Resource Report
Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP1 (Version 11.8.1.12)
Date: Wed Nov 15 23:03:38 2017

Device Selection
+--------------------------------+----------------+
| Family                         | RTG4           |
| Device                         | RT4G150        |
| Package                        | 1657 CG        |
| Speed Grade                    | -1             |
| Temp                           | -55:25:125     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      |                |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+---------------------------------------------------------------------------------------------+
| Topcell | RTG4_RV32_BaseDesign                                                                        |
| Format  | EDIF                                                                                        |
| Source  | D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\synthesis\RTG4_RV32_BaseDesign.edn |
+---------+---------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 12722 | 151824 | 8.38       |
| DFF                       | 6196  | 151824 | 4.08       |
| I/O Register              | 0     | 2157   | 0.00       |
| User I/O                  | 94    | 719    | 13.07      |
| -- Single-ended I/O       | 84    | 719    | 11.68      |
| -- Differential I/O Pairs | 5     | 359    | 1.39       |
| RAM64x18                  | 8     | 210    | 3.81       |
| RAM1K18                   | 8     | 209    | 3.83       |
| MACC                      | 2     | 462    | 0.43       |
| H-Chip Globals            | 8     | 48     | 16.67      |
| CCC                       | 1     | 8      | 12.50      |
| RCOSC_50MHZ               | 1     | 1      | 100.00     |
| SYSRESET                  | 1     | 1      | 100.00     |
| UJTAG                     | 1     | 1      | 100.00     |
| SERDESIF Blocks           | 0     | 6      | 0.00       |
| FDDR                      | 1     | 2      | 50.00      |
| GRESET                    | 1     | 1      | 100.00     |
| RGRESET                   | 6     | 206    | 2.91       |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+--------------------------+-------+------+
| Type                     | 4LUT  | DFF  |
+--------------------------+-------+------+
| Fabric Logic             | 12074 | 5548 |
| RAM64x18 Interface Logic | 288   | 288  |
| RAM1K18 Interface Logic  | 288   | 288  |
| MACC Interface Logic     | 72    | 72   |
| Total Used               | 12722 | 6196 |
+--------------------------+-------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 47   |
| 5      | 4    |
| 6      | 1    |
| 7      | 3    |
| 8      | 1    |
| 9      | 1    |
| 10     | 5    |
| 11     | 8    |
| 14     | 2    |
| 16     | 1    |
| 17     | 4    |
| 30     | 2    |
| 32     | 3    |
| 33     | 9    |
| 49     | 1    |
| 58     | 2    |
| 64     | 1    |
| 65     | 1    |
| Total  | 96   |
+--------+------+

Detailed MACC Resource Usage
+--------+------+
| Length | Used |
| 2      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+--------------------------------------+--------------+-------------+-----------------+
| Type                                 | w/o register | w/ register | w/ DDR register |
+--------------------------------------+--------------+-------------+-----------------+
| Input I/O                            | 11           | 0           | 0               |
| Output I/O                           | 37           | 0           | 0               |
| Bidirectional I/O                    | 36           | 0           | 0               |
| Differential Input I/O Pairs         | 0            | 0           | 0               |
| Differential Output I/O Pairs        | 1            | 0           | 0               |
| Differential Bidirectional I/O Pairs | 4            | 0           | 0               |
+--------------------------------------+--------------+-------------+-----------------+

I/O Technology
+-------------------------------+--------+--------+-------+--------+---------------+
| I/O Standard                  | Vddi   | Vref   | Input | Output | Bidirectional |
+-------------------------------+--------+--------+-------+--------+---------------+
| LVCMOS25                      |  2.50v |  N/A   |  9    |  9     |  0            |
| SSTL15I (Input/Bidirectional) |  1.50v |  0.75v |  2    |  0     |  44           |
| SSTL15I (Output)              |  1.50v |  N/A   |  0    |  30    |  0            |
+-------------------------------+--------+--------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  76   | 80.85%     |
| Placed   |  0    | 0.00%      |
| UnPlaced |  18   | 19.15%     |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------+
| 5143   | INT_NET | Net   : RTG4FCCC_0_GL0                                                                          |
|        |         | Driver: RTG4FCCC_0/GL0_INST/U0_RGB1                                                             |
|        |         | Source: NETLIST                                                                                 |
| 294    | INT_NET | Net   : COREJTAGDEBUG_0_TGT_TCK_0                                                               |
|        |         | Driver: COREJTAGDEBUG_0/genblk4_TGT_TCK_GLB/U0_RGB1                                             |
|        |         | Source: NETLIST                                                                                 |
| 129    | INT_NET | Net   : RTG4FCCC_0_GL1                                                                          |
|        |         | Driver: RTG4FCCC_0/GL1_INST/U0_RGB1                                                             |
|        |         | Source: NETLIST                                                                                 |
| 20     | INT_NET | Net   : COREJTAGDEBUG_0/UDRCKInt                                                                |
|        |         | Driver: COREJTAGDEBUG_0/UDRCK_GLB/U0_RGB1                                                       |
|        |         | Source: NETLIST                                                                                 |
| 3      | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/reset_n_catch_reg_io_q[0]                               |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q_RNII25E/U0_RGB1 |
|        |         | Source: NETLIST                                                                                 |
+--------+---------+-------------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                                       |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 952    | INT_NET | Net   : reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                             |
|        |         | Driver: reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                             |
| 660    | INT_NET | Net   : AND2_0_Y                                                                                                                                                                                                                           |
|        |         | Driver: AND2_0                                                                                                                                                                                                                             |
| 603    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/_T_164                                                                                                                                                                             |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q                                                                        |
| 279    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]                                                                                                                                     |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] |
| 237    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]                                                                                                                                     |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] |
| 214    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]                                                                                                                                     |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3] |
| 141    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/valid_0                                                                                                                                                                                |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/valid_0                                                                                                                                                                    |
| 130    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core_io_imem_flush_icache                                                                                                                                                              |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache                                                                                                                                                              |
| 128    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/un1__GEN_14_2_sqmuxa_or                                                                                                                                                |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNIE45L                                                                                                                                                |
| 117    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/N_121                                                                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/un1__GEN_243_i_a2                                                                                                                                                             |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                                       |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 952    | INT_NET | Net   : reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                             |
|        |         | Driver: reset_synchronizer_0/sync_asert_reg[1]                                                                                                                                                                                             |
| 660    | INT_NET | Net   : AND2_0_Y                                                                                                                                                                                                                           |
|        |         | Driver: AND2_0                                                                                                                                                                                                                             |
| 603    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/_T_164                                                                                                                                                                             |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q                                                                        |
| 279    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]                                                                                                                                     |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] |
| 237    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]                                                                                                                                     |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] |
| 214    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]                                                                                                                                     |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3] |
| 141    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/valid_0                                                                                                                                                                                |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/valid_0                                                                                                                                                                    |
| 130    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core_io_imem_flush_icache                                                                                                                                                              |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache                                                                                                                                                              |
| 128    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/un1__GEN_14_2_sqmuxa_or                                                                                                                                                |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNIE45L                                                                                                                                                |
| 117    | INT_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/N_121                                                                                                                                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/un1__GEN_243_i_a2                                                                                                                                                             |
+--------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Async Global Reset net fanout
+--------+-----------+----------------------------------------------------------------------------------------+
| Fanout | Type      | Name                                                                                   |
+--------+-----------+----------------------------------------------------------------------------------------+
| 33     | RESET_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q        |
|        |           | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q_greset |
+--------+-----------+----------------------------------------------------------------------------------------+

Async Row Reset nets fanout
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type      | Name                                                                                                                                                |
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| 20     | RESET_NET | Net   : COREJTAGDEBUG_0/URSTBInt_i_i_rgreset                                                                                                        |
|        |           | Driver: COREJTAGDEBUG_0/URSTB_GLB_rgreset                                                                                                           |
| 18     | RESET_NET | Net   : reset_synchronizer_0_reset_sync_rgreset                                                                                                     |
|        |           | Driver: reset_synchronizer_0/sync_asert_reg_RNIE9T5[1]_rgreset                                                                                      |
| 10     | RESET_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/_T_43_i_rgreset                                                                                     |
|        |           | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/RTG4_RV32_BaseDesign_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_43_rgreset |
| 7      | RESET_NET | Net   : COREJTAGDEBUG_0_TGT_TRSTB_0_i_rgreset                                                                                                       |
|        |           | Driver: COREJTAGDEBUG_0/genblk2.URSTB_INV_GLB_rgreset                                                                                               |
| 3      | RESET_NET | Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmOuter_io_ctrl_dmactive_rgreset                                                                            |
|        |           | Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_rgreset                                                           |
| 2      | RESET_NET | Net   : AND2_1_Y_rgreset                                                                                                                            |
|        |           | Driver: AND2_1_rgreset                                                                                                                              |
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

