// Seed: 3566293909
module module_0 ();
  wire id_1, id_2, id_3;
  assign id_1 = id_1;
  assign id_3 = id_3;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  logic id_2
);
  always id_1 <= id_2;
  module_0();
endmodule
module module_2 (
    input  wand  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wand  id_3
);
  assign id_1 = 1;
  module_0();
  wire id_5;
endmodule
module module_3;
  uwire id_1;
  module_0();
  wire  id_2;
  assign id_1 = 1;
endmodule
