

================================================================
== Vitis HLS Report for 'reconstructor2'
================================================================
* Date:           Tue Oct 28 17:21:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      613|      613|  6.130 us|  6.130 us|  613|  613|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1   |      612|      612|        36|          -|          -|    17|        no|
        | + VITIS_LOOP_67_2  |       34|       34|         2|          -|          -|    17|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile_w_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tile_w" [src/srcnn.cpp:61]   --->   Operation 7 'read' 'tile_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tile_h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tile_h" [src/srcnn.cpp:61]   --->   Operation 8 'read' 'tile_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i8 %tile_w_read" [src/srcnn.cpp:66]   --->   Operation 9 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln66 = store i5 0, i5 %i" [src/srcnn.cpp:66]   --->   Operation 10 'store' 'store_ln66' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln66 = br void %VITIS_LOOP_67_2" [src/srcnn.cpp:66]   --->   Operation 11 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [src/srcnn.cpp:66]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %i_1" [src/srcnn.cpp:68]   --->   Operation 13 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %i_1, i4 0" [src/srcnn.cpp:68]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln68_1 = add i9 %tmp, i9 %zext_ln68" [src/srcnn.cpp:68]   --->   Operation 15 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i5 %i_1" [src/srcnn.cpp:66]   --->   Operation 16 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.78ns)   --->   "%icmp_ln66 = icmp_eq  i5 %i_1, i5 17" [src/srcnn.cpp:66]   --->   Operation 17 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln66 = add i5 %i_1, i5 1" [src/srcnn.cpp:66]   --->   Operation 18 'add' 'add_ln66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %VITIS_LOOP_67_2.split, void %for.end16" [src/srcnn.cpp:66]   --->   Operation 19 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/srcnn.cpp:66]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/srcnn.cpp:66]   --->   Operation 21 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.76ns)   --->   "%empty = add i8 %zext_ln66_1, i8 %tile_h_read" [src/srcnn.cpp:66]   --->   Operation 22 'add' 'empty' <Predicate = (!icmp_ln66)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i8 %empty" [src/srcnn.cpp:68]   --->   Operation 23 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0" [src/srcnn.cpp:68]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%sub_ln68 = sub i16 %tmp_1, i16 %zext_ln68_1" [src/srcnn.cpp:68]   --->   Operation 25 'sub' 'sub_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln67 = br void %for.inc" [src/srcnn.cpp:67]   --->   Operation 26 'br' 'br_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [src/srcnn.cpp:71]   --->   Operation 27 'ret' 'ret_ln71' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln67, void %for.inc.split, i5 0, void %VITIS_LOOP_67_2.split" [src/srcnn.cpp:67]   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i5 %j" [src/srcnn.cpp:68]   --->   Operation 29 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln68_2 = add i9 %add_ln68_1, i9 %zext_ln68_2" [src/srcnn.cpp:68]   --->   Operation 30 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i9 %add_ln68_2" [src/srcnn.cpp:68]   --->   Operation 31 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%output_tile_addr = getelementptr i32 %output_tile, i64 0, i64 %zext_ln68_3" [src/srcnn.cpp:68]   --->   Operation 32 'getelementptr' 'output_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i5 %j, i5 17" [src/srcnn.cpp:67]   --->   Operation 33 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln67 = add i5 %j, i5 1" [src/srcnn.cpp:67]   --->   Operation 34 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc.split, void %for.inc14" [src/srcnn.cpp:67]   --->   Operation 35 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.23ns)   --->   "%output_tile_load = load i9 %output_tile_addr" [src/srcnn.cpp:68]   --->   Operation 36 'load' 'output_tile_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln68 = add i9 %zext_ln66, i9 %zext_ln68_2" [src/srcnn.cpp:68]   --->   Operation 37 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i9 %add_ln68" [src/srcnn.cpp:68]   --->   Operation 38 'zext' 'zext_ln68_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln68_3 = add i16 %sub_ln68, i16 %zext_ln68_4" [src/srcnn.cpp:68]   --->   Operation 39 'add' 'add_ln68_3' <Predicate = (!icmp_ln67)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln66 = store i5 %add_ln66, i5 %i" [src/srcnn.cpp:66]   --->   Operation 40 'store' 'store_ln66' <Predicate = (icmp_ln67)> <Delay = 0.42>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln66 = br void %VITIS_LOOP_67_2" [src/srcnn.cpp:66]   --->   Operation 41 'br' 'br_ln66' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/srcnn.cpp:67]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/srcnn.cpp:67]   --->   Operation 43 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (1.23ns)   --->   "%output_tile_load = load i9 %output_tile_addr" [src/srcnn.cpp:68]   --->   Operation 44 'load' 'output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i16 %add_ln68_3" [src/srcnn.cpp:68]   --->   Operation 45 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln68_5" [src/srcnn.cpp:68]   --->   Operation 46 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %output_tile_load" [src/srcnn.cpp:68]   --->   Operation 47 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln68 = store i32 %bitcast_ln68, i16 %output_ftmap_addr" [src/srcnn.cpp:68]   --->   Operation 48 'store' 'store_ln68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc" [src/srcnn.cpp:67]   --->   Operation 49 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111]
specinterface_ln0      (specinterface    ) [ 00000]
tile_w_read            (read             ) [ 00000]
tile_h_read            (read             ) [ 00111]
zext_ln66              (zext             ) [ 00111]
store_ln66             (store            ) [ 00000]
br_ln66                (br               ) [ 00000]
i_1                    (load             ) [ 00000]
zext_ln68              (zext             ) [ 00000]
tmp                    (bitconcatenate   ) [ 00000]
add_ln68_1             (add              ) [ 00011]
zext_ln66_1            (zext             ) [ 00000]
icmp_ln66              (icmp             ) [ 00111]
add_ln66               (add              ) [ 00011]
br_ln66                (br               ) [ 00000]
speclooptripcount_ln66 (speclooptripcount) [ 00000]
specloopname_ln66      (specloopname     ) [ 00000]
empty                  (add              ) [ 00000]
zext_ln68_1            (zext             ) [ 00000]
tmp_1                  (bitconcatenate   ) [ 00000]
sub_ln68               (sub              ) [ 00011]
br_ln67                (br               ) [ 00111]
ret_ln71               (ret              ) [ 00000]
j                      (phi              ) [ 00010]
zext_ln68_2            (zext             ) [ 00000]
add_ln68_2             (add              ) [ 00000]
zext_ln68_3            (zext             ) [ 00000]
output_tile_addr       (getelementptr    ) [ 00001]
icmp_ln67              (icmp             ) [ 00111]
add_ln67               (add              ) [ 00111]
br_ln67                (br               ) [ 00000]
add_ln68               (add              ) [ 00000]
zext_ln68_4            (zext             ) [ 00000]
add_ln68_3             (add              ) [ 00001]
store_ln66             (store            ) [ 00000]
br_ln66                (br               ) [ 00000]
speclooptripcount_ln67 (speclooptripcount) [ 00000]
specloopname_ln67      (specloopname     ) [ 00000]
output_tile_load       (load             ) [ 00000]
zext_ln68_5            (zext             ) [ 00000]
output_ftmap_addr      (getelementptr    ) [ 00000]
bitcast_ln68           (bitcast          ) [ 00000]
store_ln68             (store            ) [ 00000]
br_ln67                (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tile_h">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_h"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tile_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tile_w_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_w_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tile_h_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_h_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_tile_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_tile_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_tile_load/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="output_ftmap_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="16" slack="0"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln68_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln66_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln66_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln68_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln68_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln66_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln66_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln66_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="1"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln68_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_ln68_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln68_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln68_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="1"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln68_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_3/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln67_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln67_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln68_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="2"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln68_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_4/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln68_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="0" index="1" bw="9" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln66_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="0" index="1" bw="5" slack="2"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln68_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_5/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bitcast_ln68_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="230" class="1005" name="tile_h_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tile_h_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="zext_ln66_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="2"/>
<pin id="237" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln68_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="1"/>
<pin id="242" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_ln66_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="1"/>
<pin id="250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sub_ln68_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln68 "/>
</bind>
</comp>

<comp id="258" class="1005" name="output_tile_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_tile_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln67_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="271" class="1005" name="add_ln68_3_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="52" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="110" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="110" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="110" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="131" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="147" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="94" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="188"><net_src comp="94" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="94" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="170" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="221"><net_src comp="71" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="226"><net_src comp="48" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="233"><net_src comp="58" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="238"><net_src comp="101" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="243"><net_src comp="125" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="251"><net_src comp="141" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="256"><net_src comp="164" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="261"><net_src comp="64" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="269"><net_src comp="190" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="274"><net_src comp="205" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {4 }
 - Input state : 
	Port: reconstructor2 : output_tile | {3 4 }
	Port: reconstructor2 : tile_h | {1 }
	Port: reconstructor2 : tile_w | {1 }
  - Chain level:
	State 1
		store_ln66 : 1
	State 2
		zext_ln68 : 1
		tmp : 1
		add_ln68_1 : 2
		zext_ln66_1 : 1
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		empty : 2
		zext_ln68_1 : 3
		tmp_1 : 3
		sub_ln68 : 4
	State 3
		zext_ln68_2 : 1
		add_ln68_2 : 2
		zext_ln68_3 : 3
		output_tile_addr : 4
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		output_tile_load : 5
		add_ln68 : 2
		zext_ln68_4 : 3
		add_ln68_3 : 4
	State 4
		output_ftmap_addr : 1
		bitcast_ln68 : 1
		store_ln68 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln68_1_fu_125   |    0    |    16   |
|          |     add_ln66_fu_141    |    0    |    12   |
|          |      empty_fu_147      |    0    |    15   |
|    add   |    add_ln68_2_fu_174   |    0    |    16   |
|          |     add_ln67_fu_190    |    0    |    12   |
|          |     add_ln68_fu_196    |    0    |    15   |
|          |    add_ln68_3_fu_205   |    0    |    23   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln66_fu_135    |    0    |    12   |
|          |    icmp_ln67_fu_184    |    0    |    12   |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln68_fu_164    |    0    |    23   |
|----------|------------------------|---------|---------|
|   read   | tile_w_read_read_fu_52 |    0    |    0    |
|          | tile_h_read_read_fu_58 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln66_fu_101    |    0    |    0    |
|          |    zext_ln68_fu_113    |    0    |    0    |
|          |   zext_ln66_1_fu_131   |    0    |    0    |
|   zext   |   zext_ln68_1_fu_152   |    0    |    0    |
|          |   zext_ln68_2_fu_170   |    0    |    0    |
|          |   zext_ln68_3_fu_179   |    0    |    0    |
|          |   zext_ln68_4_fu_201   |    0    |    0    |
|          |   zext_ln68_5_fu_214   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       tmp_fu_117       |    0    |    0    |
|          |      tmp_1_fu_156      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   156   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln66_reg_248    |    5   |
|    add_ln67_reg_266    |    5   |
|   add_ln68_1_reg_240   |    9   |
|   add_ln68_3_reg_271   |   16   |
|        i_reg_223       |    5   |
|        j_reg_90        |    5   |
|output_tile_addr_reg_258|    9   |
|    sub_ln68_reg_253    |   16   |
|   tile_h_read_reg_230  |    8   |
|    zext_ln66_reg_235   |    9   |
+------------------------+--------+
|          Total         |   87   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   87   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   87   |   165  |
+-----------+--------+--------+--------+
