{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677473379829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677473379829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 10:19:39 2023 " "Processing started: Mon Feb 27 10:19:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677473379829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677473379829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PWM -c PWM " "Command: quartus_sta PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677473379829 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1677473379950 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677473380091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677473380121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677473380121 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1677473380182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM.sdc " "Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dec dec " "create_clock -period 1.000 -name dec dec" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inc1 inc1 " "create_clock -period 1.000 -name inc1 inc1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin clkin " "create_clock -period 1.000 -name clkin clkin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~18\|combout " "Node \"dc1\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[7\]~2\|dataa " "Node \"dc1\|duty\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[7\]~2\|combout " "Node \"dc1\|duty\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~16\|dataa " "Node \"dc1\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~16\|combout " "Node \"dc1\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~18\|datab " "Node \"dc1\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~14\|dataa " "Node \"dc1\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~14\|combout " "Node \"dc1\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~3\|datab " "Node \"dc1\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~3\|combout " "Node \"dc1\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~18\|datad " "Node \"dc1\|Add0~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~12\|datad " "Node \"dc1\|Add2~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~12\|combout " "Node \"dc1\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~3\|datac " "Node \"dc1\|Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~20\|combout " "Node \"dc1\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[6\]~7\|datac " "Node \"dc1\|duty\[6\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[6\]~7\|combout " "Node \"dc1\|duty\[6\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~14\|datab " "Node \"dc1\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~14\|combout " "Node \"dc1\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~20\|dataa " "Node \"dc1\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~12\|datab " "Node \"dc1\|Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~12\|combout " "Node \"dc1\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~19\|datac " "Node \"dc1\|Add0~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~19\|combout " "Node \"dc1\|Add0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~20\|datad " "Node \"dc1\|Add0~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~10\|dataa " "Node \"dc1\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~10\|combout " "Node \"dc1\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~19\|datad " "Node \"dc1\|Add0~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~22\|combout " "Node \"dc1\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[5\]~12\|datad " "Node \"dc1\|duty\[5\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[5\]~12\|combout " "Node \"dc1\|duty\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~12\|datab " "Node \"dc1\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~12\|combout " "Node \"dc1\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~22\|datab " "Node \"dc1\|Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~8\|datab " "Node \"dc1\|Add2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~8\|combout " "Node \"dc1\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~21\|datac " "Node \"dc1\|Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~21\|combout " "Node \"dc1\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~22\|datac " "Node \"dc1\|Add0~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~10\|datab " "Node \"dc1\|Add1~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~10\|combout " "Node \"dc1\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~21\|datad " "Node \"dc1\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~24\|combout " "Node \"dc1\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[4\]~17\|datac " "Node \"dc1\|duty\[4\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[4\]~17\|combout " "Node \"dc1\|duty\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~10\|dataa " "Node \"dc1\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~10\|combout " "Node \"dc1\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~24\|dataa " "Node \"dc1\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~8\|dataa " "Node \"dc1\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~8\|combout " "Node \"dc1\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~23\|datab " "Node \"dc1\|Add0~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~23\|combout " "Node \"dc1\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~24\|datad " "Node \"dc1\|Add0~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~6\|datab " "Node \"dc1\|Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~6\|combout " "Node \"dc1\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~23\|datad " "Node \"dc1\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~26\|combout " "Node \"dc1\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[3\]~22\|datab " "Node \"dc1\|duty\[3\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[3\]~22\|combout " "Node \"dc1\|duty\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~6\|datab " "Node \"dc1\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~6\|combout " "Node \"dc1\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~25\|datac " "Node \"dc1\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~25\|combout " "Node \"dc1\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~26\|datab " "Node \"dc1\|Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~4\|datab " "Node \"dc1\|Add2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~4\|combout " "Node \"dc1\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~25\|datad " "Node \"dc1\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~8\|datab " "Node \"dc1\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~8\|combout " "Node \"dc1\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~26\|datac " "Node \"dc1\|Add0~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~28\|combout " "Node \"dc1\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[2\]~27\|dataa " "Node \"dc1\|duty\[2\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[2\]~27\|combout " "Node \"dc1\|duty\[2\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~4\|dataa " "Node \"dc1\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~4\|combout " "Node \"dc1\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~27\|datab " "Node \"dc1\|Add0~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~27\|combout " "Node \"dc1\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~28\|dataa " "Node \"dc1\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~2\|datab " "Node \"dc1\|Add2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~2\|combout " "Node \"dc1\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~27\|datad " "Node \"dc1\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~6\|dataa " "Node \"dc1\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~6\|combout " "Node \"dc1\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~28\|datab " "Node \"dc1\|Add0~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[1\]~32\|combout " "Node \"dc1\|duty\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~4\|datab " "Node \"dc1\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~4\|combout " "Node \"dc1\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~30\|dataa " "Node \"dc1\|Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~30\|combout " "Node \"dc1\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|duty\[1\]~32\|datac " "Node \"dc1\|duty\[1\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~2\|datab " "Node \"dc1\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add1~2\|combout " "Node \"dc1\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~29\|datab " "Node \"dc1\|Add0~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~29\|combout " "Node \"dc1\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~30\|datad " "Node \"dc1\|Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~0\|datab " "Node \"dc1\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add2~0\|combout " "Node \"dc1\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""} { "Warning" "WSTA_SCC_NODE" "dc1\|Add0~29\|datac " "Node \"dc1\|Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677473380192 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 72 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 61 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 65 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677473380192 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1677473380208 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1677473380222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677473380222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.498 " "Worst-case setup slack is -41.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.498      -181.686 inc1  " "  -41.498      -181.686 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.215      -161.077 dec  " "  -38.215      -161.077 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531        -8.139 clkin  " "   -1.531        -8.139 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 dec  " "    0.168         0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974         0.000 clkin  " "    0.974         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.592         0.000 inc1  " "    2.592         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.747 " "Worst-case recovery slack is -0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747        -5.175 inc1  " "   -0.747        -5.175 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.990 " "Worst-case removal slack is 0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990         0.000 inc1  " "    0.990         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -11.407 clkin  " "   -1.631       -11.407 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -10.185 inc1  " "   -1.631       -10.185 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 dec  " "   -1.469        -1.469 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380236 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1677473380333 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1677473380344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677473380355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.211 " "Worst-case setup slack is -14.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.211       -60.459 inc1  " "  -14.211       -60.459 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.690       -50.472 dec  " "  -12.690       -50.472 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 clkin  " "    0.028         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.408 " "Worst-case hold slack is -0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -1.527 dec  " "   -0.408        -1.527 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 clkin  " "    0.359         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 inc1  " "    0.411         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.414 " "Worst-case recovery slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 inc1  " "    0.414         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.040 " "Worst-case removal slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040        -0.274 inc1  " "   -0.040        -0.274 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 clkin  " "   -1.380        -9.380 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 inc1  " "   -1.380        -8.380 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 dec  " "   -1.222        -1.222 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677473380381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677473380381 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1677473380505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677473380551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677473380551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677473380634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 10:19:40 2023 " "Processing ended: Mon Feb 27 10:19:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677473380634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677473380634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677473380634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677473380634 ""}
