vendor_name = ModelSim
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/db/elevator.cbx.xml
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = register2
instance = comp, \clk~I\, clk, register2, 1
instance = comp, \input[0]~I\, input[0], register2, 1
instance = comp, \reset~I\, reset, register2, 1
instance = comp, \enable~I\, enable, register2, 1
instance = comp, \s_out[0]\, s_out[0], register2, 1
instance = comp, \input[1]~I\, input[1], register2, 1
instance = comp, \s_out[1]\, s_out[1], register2, 1
instance = comp, \output[0]~I\, output[0], register2, 1
instance = comp, \output[1]~I\, output[1], register2, 1
