0.6
2018.3
Dec  7 2018
00:33:28
D:/22ECB0F07/bitx4ripplecarryfull_adder/bitx4ripplecarryfull_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/22ECB0F07/bitx4ripplecarryfull_adder/bitx4ripplecarryfull_adder.srcs/sources_1/new/4bitripple.v,1694069343,verilog,,D:/22ECB0F07/bitx4ripplecarryfull_adder/bitx4ripplecarryfull_adder.srcs/sources_1/new/ripplex4adder.v,,fulladder,,,,,,,,
D:/22ECB0F07/bitx4ripplecarryfull_adder/bitx4ripplecarryfull_adder.srcs/sources_1/new/ripplex4adder.v,1694069341,verilog,,,,rippe_adder,,,,,,,,
