

================================================================
== Vitis HLS Report for 'ini_trans'
================================================================
* Date:           Sun Nov 13 22:40:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  3.882 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  58.850 ns|  58.850 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 13 [1/1] (1.95ns)   --->   "%inStream_x_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inStream_x" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'inStream_x_read' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (1.95ns)   --->   "%inStream_y_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %inStream_y" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'read' 'inStream_y_read' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %inStream_x_read" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [3/3] (3.69ns)   --->   "%d = fpext i32 %tmp"   --->   Operation 16 'fpext' 'd' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = bitcast i32 %inStream_y_read" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'bitcast' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (3.69ns)   --->   "%d_1 = fpext i32 %tmp_5"   --->   Operation 18 'fpext' 'd_1' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 19 [2/3] (3.69ns)   --->   "%d = fpext i32 %tmp"   --->   Operation 19 'fpext' 'd' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 20 [2/3] (3.69ns)   --->   "%d_1 = fpext i32 %tmp_5"   --->   Operation 20 'fpext' 'd_1' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 21 [1/3] (3.69ns)   --->   "%d = fpext i32 %tmp"   --->   Operation 21 'fpext' 'd' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 22 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 23 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 24 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 25 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 26 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/3] (3.69ns)   --->   "%d_1 = fpext i32 %tmp_5"   --->   Operation 27 'fpext' 'd_1' <Predicate = true> <Delay = 3.69> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 28 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 29 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 30 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 31 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 32 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.53>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 33 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 34 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_11"   --->   Operation 35 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 36 'sub' 'man_V_2' <Predicate = (p_Result_10)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 37 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 38 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln610 = trunc i12 %F2"   --->   Operation 39 'trunc' 'trunc_ln610' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 13"   --->   Operation 40 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln630 = trunc i12 %F2"   --->   Operation 41 'trunc' 'trunc_ln630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 42 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 43 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_13"   --->   Operation 44 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 45 'sub' 'man_V_3' <Predicate = (p_Result_12)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 46 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 47 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln610_1 = trunc i12 %F2_1"   --->   Operation 48 'trunc' 'trunc_ln610_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 13"   --->   Operation 49 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln630_1 = trunc i12 %F2_1"   --->   Operation 50 'trunc' 'trunc_ln630_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.79>
ST_6 : Operation 51 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_10, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 51 'select' 'man_V_5' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4083"   --->   Operation 52 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 13, i12 %F2"   --->   Operation 53 'sub' 'sub_ln616' <Predicate = (!icmp_ln616 & !icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 54 'select' 'sh_amt' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 13"   --->   Operation 55 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_5"   --->   Operation 56 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln626 = icmp_sgt  i12 %add_ln616, i12 54"   --->   Operation 57 'icmp' 'icmp_ln626' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 58 'partselect' 'tmp_4' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln638 = icmp_eq  i8 %tmp_4, i8 0"   --->   Operation 59 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.99ns)   --->   "%icmp_ln629 = icmp_sgt  i12 %F2, i12 14"   --->   Operation 60 'icmp' 'icmp_ln629' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.54ns)   --->   "%add_ln630 = add i12 %F2, i12 4081"   --->   Operation 61 'add' 'add_ln630' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.99ns)   --->   "%icmp_ln630 = icmp_sgt  i12 %add_ln630, i12 53"   --->   Operation 62 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.82ns)   --->   "%sub_ln630 = sub i6 4, i6 %trunc_ln630"   --->   Operation 63 'sub' 'sub_ln630' <Predicate = (!icmp_ln606)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_12, i54 %man_V_3, i54 %zext_ln604_1"   --->   Operation 64 'select' 'man_V' <Predicate = (!icmp_ln606_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4083"   --->   Operation 65 'add' 'add_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 13, i12 %F2_1"   --->   Operation 66 'sub' 'sub_ln616_1' <Predicate = (!icmp_ln616_1 & !icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 67 'select' 'sh_amt_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 13"   --->   Operation 68 'icmp' 'icmp_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln618_1 = trunc i54 %man_V"   --->   Operation 69 'trunc' 'trunc_ln618_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.99ns)   --->   "%icmp_ln626_1 = icmp_sgt  i12 %add_ln616_1, i12 54"   --->   Operation 70 'icmp' 'icmp_ln626_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11"   --->   Operation 71 'partselect' 'tmp_8' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln638_1 = icmp_eq  i8 %tmp_8, i8 0"   --->   Operation 72 'icmp' 'icmp_ln638_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.99ns)   --->   "%icmp_ln629_1 = icmp_sgt  i12 %F2_1, i12 14"   --->   Operation 73 'icmp' 'icmp_ln629_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln630_1 = add i12 %F2_1, i12 4081"   --->   Operation 74 'add' 'add_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.99ns)   --->   "%icmp_ln630_2 = icmp_sgt  i12 %add_ln630_1, i12 53"   --->   Operation 75 'icmp' 'icmp_ln630_2' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.82ns)   --->   "%sub_ln630_1 = sub i6 4, i6 %trunc_ln630_1"   --->   Operation 76 'sub' 'sub_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.88>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 77 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 78 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 79 'zext' 'zext_ln621' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.88ns)   --->   "%ashr_ln621 = ashr i54 %man_V_5, i54 %zext_ln621"   --->   Operation 80 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 81 'trunc' 'sext_ln616cast' <Predicate = (icmp_ln638 & !icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (3.08ns)   --->   "%shl_ln639 = shl i16 %trunc_ln618, i16 %sext_ln616cast"   --->   Operation 82 'shl' 'shl_ln639' <Predicate = (icmp_ln638 & !icmp_ln606)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%select_ln630 = select i1 %icmp_ln630, i6 0, i6 %sub_ln630"   --->   Operation 83 'select' 'select_ln630' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%zext_ln630 = zext i6 %select_ln630"   --->   Operation 84 'zext' 'zext_ln630' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%lshr_ln630 = lshr i54 18014398509481983, i54 %zext_ln630"   --->   Operation 85 'lshr' 'lshr_ln630' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_1)   --->   "%p_Result_3 = and i54 %man_V_5, i54 %lshr_ln630"   --->   Operation 86 'and' 'p_Result_3' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln630_1 = icmp_ne  i54 %p_Result_3, i54 0"   --->   Operation 87 'icmp' 'icmp_ln630_1' <Predicate = (!icmp_ln606)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln616_1 = sext i12 %sh_amt_1"   --->   Operation 88 'sext' 'sext_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 89 'icmp' 'icmp_ln620_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln621_1 = zext i32 %sext_ln616_1"   --->   Operation 90 'zext' 'zext_ln621_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.88ns)   --->   "%ashr_ln621_1 = ashr i54 %man_V, i54 %zext_ln621_1"   --->   Operation 91 'ashr' 'ashr_ln621_1' <Predicate = (!icmp_ln606_1)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln616_1cast = trunc i32 %sext_ln616_1"   --->   Operation 92 'trunc' 'sext_ln616_1cast' <Predicate = (icmp_ln638_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.08ns)   --->   "%shl_ln639_1 = shl i16 %trunc_ln618_1, i16 %sext_ln616_1cast"   --->   Operation 93 'shl' 'shl_ln639_1' <Predicate = (icmp_ln638_1 & !icmp_ln606_1)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%select_ln630_1 = select i1 %icmp_ln630_2, i6 0, i6 %sub_ln630_1"   --->   Operation 94 'select' 'select_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%zext_ln630_1 = zext i6 %select_ln630_1"   --->   Operation 95 'zext' 'zext_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%lshr_ln630_1 = lshr i54 18014398509481983, i54 %zext_ln630_1"   --->   Operation 96 'lshr' 'lshr_ln630_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln630_3)   --->   "%p_Result_8 = and i54 %man_V, i54 %lshr_ln630_1"   --->   Operation 97 'and' 'p_Result_8' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln630_3 = icmp_ne  i54 %p_Result_8, i54 0"   --->   Operation 98 'icmp' 'icmp_ln630_3' <Predicate = (!icmp_ln606_1)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 99 [1/2] (3.88ns)   --->   "%ashr_ln621 = ashr i54 %man_V_5, i54 %zext_ln621"   --->   Operation 99 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/2] (3.08ns)   --->   "%shl_ln639 = shl i16 %trunc_ln618, i16 %sext_ln616cast"   --->   Operation 100 'shl' 'shl_ln639' <Predicate = (icmp_ln638 & !icmp_ln606)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (3.88ns)   --->   "%ashr_ln621_1 = ashr i54 %man_V, i54 %zext_ln621_1"   --->   Operation 101 'ashr' 'ashr_ln621_1' <Predicate = (!icmp_ln606_1)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/2] (3.08ns)   --->   "%shl_ln639_1 = shl i16 %trunc_ln618_1, i16 %sext_ln616_1cast"   --->   Operation 102 'shl' 'shl_ln639_1' <Predicate = (icmp_ln638_1 & !icmp_ln606_1)> <Delay = 3.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.97>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inStream_x_read, i32 31"   --->   Operation 103 'bitselect' 'tmp_3' <Predicate = (!icmp_ln620 & !icmp_ln606)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%select_ln623 = select i1 %tmp_3, i16 65535, i16 0"   --->   Operation 104 'select' 'select_ln623' <Predicate = (!icmp_ln620 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 105 'trunc' 'trunc_ln621' <Predicate = (icmp_ln620 & !icmp_ln606)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %icmp_ln620, i16 %trunc_ln621, i16 %select_ln623"   --->   Operation 106 'select' 'p_Val2_2' <Predicate = (!icmp_ln606)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln420)   --->   "%p_Result_4 = trunc i16 %p_Val2_2"   --->   Operation 107 'trunc' 'p_Result_4' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i16 %shl_ln639, i16 0"   --->   Operation 108 'select' 'select_ln638' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.63ns)   --->   "%add_ln626 = add i11 %trunc_ln610, i11 2034"   --->   Operation 109 'add' 'add_ln626' <Predicate = (!icmp_ln626 & !icmp_ln606)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln420)   --->   "%r = and i1 %icmp_ln629, i1 %icmp_ln630_1"   --->   Operation 110 'and' 'r' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln420 = or i1 %p_Result_4, i1 %r"   --->   Operation 111 'or' 'or_ln420' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 112 'xor' 'xor_ln606' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 113 'and' 'and_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i16 %trunc_ln618, i16 %select_ln638"   --->   Operation 114 'select' 'select_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inStream_y_read, i32 31"   --->   Operation 115 'bitselect' 'tmp_7' <Predicate = (!icmp_ln620_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%select_ln623_1 = select i1 %tmp_7, i16 65535, i16 0"   --->   Operation 116 'select' 'select_ln623_1' <Predicate = (!icmp_ln620_1 & !icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%trunc_ln621_1 = trunc i54 %ashr_ln621_1"   --->   Operation 117 'trunc' 'trunc_ln621_1' <Predicate = (icmp_ln620_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %icmp_ln620_1, i16 %trunc_ln621_1, i16 %select_ln623_1"   --->   Operation 118 'select' 'p_Val2_5' <Predicate = (!icmp_ln606_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln420_1)   --->   "%p_Result_9 = trunc i16 %p_Val2_5"   --->   Operation 119 'trunc' 'p_Result_9' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%select_ln638_1 = select i1 %icmp_ln638_1, i16 %shl_ln639_1, i16 0"   --->   Operation 120 'select' 'select_ln638_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (1.63ns)   --->   "%add_ln626_1 = add i11 %trunc_ln610_1, i11 2034"   --->   Operation 121 'add' 'add_ln626_1' <Predicate = (!icmp_ln626_1 & !icmp_ln606_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln420_1)   --->   "%r_1 = and i1 %icmp_ln629_1, i1 %icmp_ln630_3"   --->   Operation 122 'and' 'r_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln420_1 = or i1 %p_Result_9, i1 %r_1"   --->   Operation 123 'or' 'or_ln420_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 124 'xor' 'xor_ln606_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 125 'and' 'and_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln617_1 = select i1 %and_ln617_1, i16 %trunc_ln618_1, i16 %select_ln638_1"   --->   Operation 126 'select' 'select_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.05>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%zext_ln626 = zext i11 %add_ln626"   --->   Operation 127 'zext' 'zext_ln626' <Predicate = (!icmp_ln626 & !icmp_ln606)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_5, i32 %zext_ln626"   --->   Operation 128 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln626 & !icmp_ln606)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%qb = select i1 %icmp_ln626, i1 %p_Result_10, i1 %p_Result_s"   --->   Operation 129 'select' 'qb' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%and_ln420 = and i1 %or_ln420, i1 %qb"   --->   Operation 130 'and' 'and_ln420' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%zext_ln423 = zext i1 %and_ln420"   --->   Operation 131 'zext' 'zext_ln423' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln423 = add i16 %p_Val2_2, i16 %zext_ln423"   --->   Operation 132 'add' 'add_ln423' <Predicate = (!icmp_ln606)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 133 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 134 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 135 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln606)   --->   "%select_ln616 = select i1 %and_ln616, i16 %add_ln423, i16 %select_ln617"   --->   Operation 136 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln606 = select i1 %icmp_ln606, i16 0, i16 %select_ln616"   --->   Operation 137 'select' 'select_ln606' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%zext_ln626_1 = zext i11 %add_ln626_1"   --->   Operation 138 'zext' 'zext_ln626_1' <Predicate = (!icmp_ln626_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln626_1"   --->   Operation 139 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln626_1 & !icmp_ln606_1)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%qb_1 = select i1 %icmp_ln626_1, i1 %p_Result_12, i1 %p_Result_5"   --->   Operation 140 'select' 'qb_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%and_ln420_1 = and i1 %or_ln420_1, i1 %qb_1"   --->   Operation 141 'and' 'and_ln420_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln423_1)   --->   "%zext_ln423_1 = zext i1 %and_ln420_1"   --->   Operation 142 'zext' 'zext_ln423_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln423_1 = add i16 %p_Val2_5, i16 %zext_ln423_1"   --->   Operation 143 'add' 'add_ln423_1' <Predicate = (!icmp_ln606_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 144 'or' 'or_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 145 'xor' 'xor_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%and_ln616_1 = and i1 %icmp_ln616_1, i1 %xor_ln617_1"   --->   Operation 146 'and' 'and_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%select_ln616_2 = select i1 %and_ln616_1, i16 %add_ln423_1, i16 %select_ln617_1"   --->   Operation 147 'select' 'select_ln616_2' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %icmp_ln606_1, i16 0, i16 %select_ln616_2"   --->   Operation 148 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15" [cordiccart2pol.cpp:42]   --->   Operation 149 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.41>
ST_11 : Operation 150 [1/1] (0.99ns)   --->   "%r_3 = xor i16 %p_Val2_6, i16 65535"   --->   Operation 150 'xor' 'r_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.42ns)   --->   "%icmp_ln1696 = icmp_slt  i16 %select_ln606, i16 %r_3"   --->   Operation 151 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.42ns)   --->   "%icmp_ln1696_1 = icmp_slt  i16 %select_ln606, i16 %p_Val2_6"   --->   Operation 152 'icmp' 'icmp_ln1696_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.97ns)   --->   "%xor_ln42 = xor i1 %tmp_9, i1 1" [cordiccart2pol.cpp:42]   --->   Operation 153 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %xor_ln42" [cordiccart2pol.cpp:42]   --->   Operation 154 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%ini_phase_V_addr = getelementptr i16 %ini_phase_V, i64 0, i64 %zext_ln42" [cordiccart2pol.cpp:42]   --->   Operation 155 'getelementptr' 'ini_phase_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [2/2] (2.32ns)   --->   "%ini_phase_V_load = load i2 %ini_phase_V_addr" [cordiccart2pol.cpp:42]   --->   Operation 156 'load' 'ini_phase_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 12 <SV = 11> <Delay = 3.12>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node r_4)   --->   "%r_2 = xor i16 %select_ln606, i16 65535"   --->   Operation 163 'xor' 'r_2' <Predicate = (icmp_ln1696_1 & !icmp_ln1696)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %icmp_ln1696_1, i16 %p_Val2_6, i16 %select_ln606" [cordiccart2pol.cpp:49]   --->   Operation 164 'select' 'p_Val2_7' <Predicate = (!icmp_ln1696)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_4 = select i1 %icmp_ln1696_1, i16 %r_2, i16 %p_Val2_6" [cordiccart2pol.cpp:49]   --->   Operation 165 'select' 'r_4' <Predicate = (!icmp_ln1696)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_5)   --->   "%select_ln42 = select i1 %icmp_ln1696_1, i16 12868, i16 0" [cordiccart2pol.cpp:42]   --->   Operation 166 'select' 'select_ln42' <Predicate = (!icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 167 [1/2] (2.32ns)   --->   "%ini_phase_V_load = load i2 %ini_phase_V_addr" [cordiccart2pol.cpp:42]   --->   Operation 167 'load' 'ini_phase_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_12 : Operation 168 [1/1] (0.97ns)   --->   "%and_ln1696 = and i1 %icmp_ln1696, i1 %icmp_ln1696_1"   --->   Operation 168 'and' 'and_ln1696' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_1)   --->   "%select_ln1696 = select i1 %and_ln1696, i16 %p_Val2_6, i16 %select_ln606"   --->   Operation 169 'select' 'select_ln1696' <Predicate = (icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1696_1 = select i1 %icmp_ln1696, i16 %select_ln1696, i16 %r_4"   --->   Operation 170 'select' 'select_ln1696_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_3)   --->   "%select_ln1696_2 = select i1 %and_ln1696, i16 %select_ln606, i16 %r_3"   --->   Operation 171 'select' 'select_ln1696_2' <Predicate = (icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1696_3 = select i1 %icmp_ln1696, i16 %select_ln1696_2, i16 %p_Val2_7"   --->   Operation 172 'select' 'select_ln1696_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln1696_5)   --->   "%select_ln1696_4 = select i1 %and_ln1696, i16 %ini_phase_V_load, i16 52668"   --->   Operation 173 'select' 'select_ln1696_4' <Predicate = (icmp_ln1696)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1696_5 = select i1 %icmp_ln1696, i16 %select_ln1696_4, i16 %select_ln42"   --->   Operation 174 'select' 'select_ln1696_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %select_ln1696_3"   --->   Operation 175 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %select_ln1696_1"   --->   Operation 176 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %select_ln1696_5"   --->   Operation 177 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln1696 = ret i48 %mrv_2"   --->   Operation 178 'ret' 'ret_ln1696' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.35ns, clock uncertainty: 1.44ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	fifo read operation ('inStream_x_read', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'inStream_x' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [10]  (1.95 ns)

 <State 2>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d') [12]  (3.7 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d') [12]  (3.7 ns)

 <State 4>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d') [12]  (3.7 ns)

 <State 5>: 3.54ns
The critical path consists of the following:
	'sub' operation ('F2') [24]  (1.55 ns)
	'icmp' operation ('icmp_ln616') [26]  (1.99 ns)

 <State 6>: 3.79ns
The critical path consists of the following:
	'add' operation ('add_ln616') [27]  (1.55 ns)
	'select' operation ('sh_amt') [29]  (0.697 ns)
	'icmp' operation ('icmp_ln638') [43]  (1.55 ns)

 <State 7>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln621') [37]  (3.88 ns)

 <State 8>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln621') [37]  (3.88 ns)

 <State 9>: 1.97ns
The critical path consists of the following:
	'select' operation ('select_ln623') [35]  (0 ns)
	'select' operation ('__Val2__') [39]  (0.993 ns)
	'or' operation ('or_ln420') [62]  (0.978 ns)

 <State 10>: 3.05ns
The critical path consists of the following:
	'select' operation ('qb') [50]  (0 ns)
	'and' operation ('qb') [63]  (0 ns)
	'add' operation ('add_ln423') [65]  (2.08 ns)
	'select' operation ('select_ln616') [72]  (0 ns)
	'select' operation ('select_ln606') [73]  (0.978 ns)

 <State 11>: 3.42ns
The critical path consists of the following:
	'xor' operation ('r') [139]  (0.99 ns)
	'icmp' operation ('icmp_ln1696') [140]  (2.43 ns)

 <State 12>: 3.13ns
The critical path consists of the following:
	'load' operation ('ini_phase_V_load', cordiccart2pol.cpp:42) on array 'ini_phase_V' [149]  (2.32 ns)
	'select' operation ('select_ln1696_4') [155]  (0 ns)
	'select' operation ('select_ln1696_5') [156]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
