Metric,Value
design__instance__count,2701
design__instance__area,26362.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0002670171088539064
power__switching__total,0.00014835658657830209
power__leakage__total,2.1951057860292167E-8
power__total,0.0004153956542722881
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.27618422219826605
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27405886669096574
timing__hold__ws__corner:nom_tt_025C_1v80,0.31537695569954655
timing__setup__ws__corner:nom_tt_025C_1v80,42.96400512523372
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315377
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,26
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2884191578314191
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.28356881534425965
timing__hold__ws__corner:nom_ss_100C_1v60,0.8672679486708355
timing__setup__ws__corner:nom_ss_100C_1v60,27.127634240122816
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.867268
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26983924192193376
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26897693167431963
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11160839235371618
timing__setup__ws__corner:nom_ff_n40C_1v95,49.329690173382424
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111608
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,40
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2683379705500012
clock__skew__worst_setup,0.26723232716408285
timing__hold__ws,0.10955126005320855
timing__setup__ws,26.24195335309012
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109551
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 179.0 179.0
design__core__bbox,3.22 5.44 175.72 174.08
design__io,122
design__die__area,32041
design__core__area,29090.4
design__instance__count__stdcell,2701
design__instance__area__stdcell,26362.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.906237
design__instance__utilization__stdcell,0.906237
design__instance__count__class:inverter,131
design__instance__count__class:sequential_cell,328
design__instance__count__class:multi_input_combinational_cell,1339
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,851
design__instance__count__class:tap_cell,416
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73961
design__violations,0
design__instance__count__class:timing_repair_buffer,392
design__instance__count__class:clock_buffer,41
design__instance__count__class:clock_inverter,27
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,117
antenna__violating__nets,3
antenna__violating__pins,4
route__antenna_violation__count,3
antenna_diodes_count,27
design__instance__count__class:antenna_cell,27
route__net,2290
route__net__special,2
route__drc_errors__iter:1,2292
route__wirelength__iter:1,89909
route__drc_errors__iter:2,1368
route__wirelength__iter:2,88890
route__drc_errors__iter:3,1375
route__wirelength__iter:3,88634
route__drc_errors__iter:4,430
route__wirelength__iter:4,88216
route__drc_errors__iter:5,47
route__wirelength__iter:5,88127
route__drc_errors__iter:6,9
route__wirelength__iter:6,88134
route__drc_errors__iter:7,4
route__wirelength__iter:7,88131
route__drc_errors__iter:8,2
route__wirelength__iter:8,88121
route__drc_errors__iter:9,0
route__wirelength__iter:9,88118
route__drc_errors,0
route__wirelength,88118
route__vias,20243
route__vias__singlecut,20243
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,373.61
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27417838220294677
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27151634487036425
timing__hold__ws__corner:min_tt_025C_1v80,0.31248482463860294
timing__setup__ws__corner:min_tt_025C_1v80,43.52429650993611
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312485
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,26
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2856102934996773
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28132183490117185
timing__hold__ws__corner:min_ss_100C_1v60,0.8636354098538291
timing__setup__ws__corner:min_ss_100C_1v60,28.11002710165502
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.863635
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2683379705500012
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26723232716408285
timing__hold__ws__corner:min_ff_n40C_1v95,0.10955126005320855
timing__setup__ws__corner:min_ff_n40C_1v95,49.68724594627031
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109551
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2792857413275759
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.278518854751627
timing__hold__ws__corner:max_tt_025C_1v80,0.3189091303522882
timing__setup__ws__corner:max_tt_025C_1v80,42.453028960501484
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318909
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,40
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.29282918585455925
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.28948841365667616
timing__hold__ws__corner:max_ss_100C_1v60,0.8734873072083785
timing__setup__ws__corner:max_ss_100C_1v60,26.24195335309012
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873487
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.27226724423430637
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27270400598454636
timing__hold__ws__corner:max_ff_n40C_1v95,0.11421725000191514
timing__setup__ws__corner:max_ff_n40C_1v95,49.00370026242342
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114217
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000678011
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000068222
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000021981
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000068222
design_powergrid__voltage__worst,0.000068222
design_powergrid__voltage__worst__net:vccd1,1.79993
design_powergrid__drop__worst,0.000068222
design_powergrid__drop__worst__net:vccd1,0.0000678011
design_powergrid__voltage__worst__net:vssd1,0.000068222
design_powergrid__drop__worst__net:vssd1,0.000068222
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002239999999999999898635770489985219455775222741067409515380859375
ir__drop__worst,0.00006779999999999999460258137684576240644673816859722137451171875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
