
../repos/coreutils/src/printf:     file format elf32-littlearm


Disassembly of section .init:

00010c48 <.init>:
   10c48:	push	{r3, lr}
   10c4c:	bl	11da0 <abort@plt+0xebc>
   10c50:	pop	{r3, pc}

Disassembly of section .plt:

00010c54 <calloc@plt-0x14>:
   10c54:	push	{lr}		; (str lr, [sp, #-4]!)
   10c58:	ldr	lr, [pc, #4]	; 10c64 <calloc@plt-0x4>
   10c5c:	add	lr, pc, lr
   10c60:	ldr	pc, [lr, #8]!
   10c64:	muleq	r1, ip, r3

00010c68 <calloc@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #102400	; 0x19000
   10c70:	ldr	pc, [ip, #924]!	; 0x39c

00010c74 <fputs_unlocked@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #102400	; 0x19000
   10c7c:	ldr	pc, [ip, #916]!	; 0x394

00010c80 <uselocale@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #102400	; 0x19000
   10c88:	ldr	pc, [ip, #908]!	; 0x38c

00010c8c <iconv@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #102400	; 0x19000
   10c94:	ldr	pc, [ip, #900]!	; 0x384

00010c98 <strcmp@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #102400	; 0x19000
   10ca0:	ldr	pc, [ip, #892]!	; 0x37c

00010ca4 <fflush@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #102400	; 0x19000
   10cac:	ldr	pc, [ip, #884]!	; 0x374

00010cb0 <free@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #102400	; 0x19000
   10cb8:	ldr	pc, [ip, #876]!	; 0x36c

00010cbc <ferror@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #102400	; 0x19000
   10cc4:	ldr	pc, [ip, #868]!	; 0x364

00010cc8 <_exit@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #102400	; 0x19000
   10cd0:	ldr	pc, [ip, #860]!	; 0x35c

00010cd4 <memcpy@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #102400	; 0x19000
   10cdc:	ldr	pc, [ip, #852]!	; 0x354

00010ce0 <__strtoull_internal@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #102400	; 0x19000
   10ce8:	ldr	pc, [ip, #844]!	; 0x34c

00010cec <mbsinit@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #102400	; 0x19000
   10cf4:	ldr	pc, [ip, #836]!	; 0x344

00010cf8 <strtold@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #102400	; 0x19000
   10d00:	ldr	pc, [ip, #828]!	; 0x33c

00010d04 <memcmp@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #102400	; 0x19000
   10d0c:	ldr	pc, [ip, #820]!	; 0x334

00010d10 <fputc_unlocked@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #102400	; 0x19000
   10d18:	ldr	pc, [ip, #812]!	; 0x32c

00010d1c <dcgettext@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #102400	; 0x19000
   10d24:	ldr	pc, [ip, #804]!	; 0x324

00010d28 <realloc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #102400	; 0x19000
   10d30:	ldr	pc, [ip, #796]!	; 0x31c

00010d34 <textdomain@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #102400	; 0x19000
   10d3c:	ldr	pc, [ip, #788]!	; 0x314

00010d40 <iswprint@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #102400	; 0x19000
   10d48:	ldr	pc, [ip, #780]!	; 0x30c

00010d4c <fwrite@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #102400	; 0x19000
   10d54:	ldr	pc, [ip, #772]!	; 0x304

00010d58 <lseek64@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #102400	; 0x19000
   10d60:	ldr	pc, [ip, #764]!	; 0x2fc

00010d64 <__ctype_get_mb_cur_max@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #102400	; 0x19000
   10d6c:	ldr	pc, [ip, #756]!	; 0x2f4

00010d70 <__fpending@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #102400	; 0x19000
   10d78:	ldr	pc, [ip, #748]!	; 0x2ec

00010d7c <mbrtowc@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #102400	; 0x19000
   10d84:	ldr	pc, [ip, #740]!	; 0x2e4

00010d88 <error@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #102400	; 0x19000
   10d90:	ldr	pc, [ip, #732]!	; 0x2dc

00010d94 <getenv@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #102400	; 0x19000
   10d9c:	ldr	pc, [ip, #724]!	; 0x2d4

00010da0 <malloc@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #102400	; 0x19000
   10da8:	ldr	pc, [ip, #716]!	; 0x2cc

00010dac <iconv_open@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #102400	; 0x19000
   10db4:	ldr	pc, [ip, #708]!	; 0x2c4

00010db8 <__libc_start_main@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #102400	; 0x19000
   10dc0:	ldr	pc, [ip, #700]!	; 0x2bc

00010dc4 <__vfprintf_chk@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #102400	; 0x19000
   10dcc:	ldr	pc, [ip, #692]!	; 0x2b4

00010dd0 <__freading@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #102400	; 0x19000
   10dd8:	ldr	pc, [ip, #684]!	; 0x2ac

00010ddc <__gmon_start__@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #102400	; 0x19000
   10de4:	ldr	pc, [ip, #676]!	; 0x2a4

00010de8 <mempcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #102400	; 0x19000
   10df0:	ldr	pc, [ip, #668]!	; 0x29c

00010df4 <__ctype_b_loc@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #102400	; 0x19000
   10dfc:	ldr	pc, [ip, #660]!	; 0x294

00010e00 <exit@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #102400	; 0x19000
   10e08:	ldr	pc, [ip, #652]!	; 0x28c

00010e0c <strlen@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #102400	; 0x19000
   10e14:	ldr	pc, [ip, #644]!	; 0x284

00010e18 <strchr@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #102400	; 0x19000
   10e20:	ldr	pc, [ip, #636]!	; 0x27c

00010e24 <__errno_location@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #102400	; 0x19000
   10e2c:	ldr	pc, [ip, #628]!	; 0x274

00010e30 <__cxa_atexit@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #102400	; 0x19000
   10e38:	ldr	pc, [ip, #620]!	; 0x26c

00010e3c <memset@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #102400	; 0x19000
   10e44:	ldr	pc, [ip, #612]!	; 0x264

00010e48 <__printf_chk@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #102400	; 0x19000
   10e50:	ldr	pc, [ip, #604]!	; 0x25c

00010e54 <fileno@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #102400	; 0x19000
   10e5c:	ldr	pc, [ip, #596]!	; 0x254

00010e60 <__fprintf_chk@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #102400	; 0x19000
   10e68:	ldr	pc, [ip, #588]!	; 0x24c

00010e6c <fclose@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #102400	; 0x19000
   10e74:	ldr	pc, [ip, #580]!	; 0x244

00010e78 <fseeko64@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #102400	; 0x19000
   10e80:	ldr	pc, [ip, #572]!	; 0x23c

00010e84 <__overflow@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #102400	; 0x19000
   10e8c:	ldr	pc, [ip, #564]!	; 0x234

00010e90 <setlocale@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #102400	; 0x19000
   10e98:	ldr	pc, [ip, #556]!	; 0x22c

00010e9c <strrchr@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #102400	; 0x19000
   10ea4:	ldr	pc, [ip, #548]!	; 0x224

00010ea8 <nl_langinfo@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #102400	; 0x19000
   10eb0:	ldr	pc, [ip, #540]!	; 0x21c

00010eb4 <newlocale@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #102400	; 0x19000
   10ebc:	ldr	pc, [ip, #532]!	; 0x214

00010ec0 <__strtoll_internal@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #102400	; 0x19000
   10ec8:	ldr	pc, [ip, #524]!	; 0x20c

00010ecc <bindtextdomain@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #102400	; 0x19000
   10ed4:	ldr	pc, [ip, #516]!	; 0x204

00010ed8 <strncmp@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #102400	; 0x19000
   10ee0:	ldr	pc, [ip, #508]!	; 0x1fc

00010ee4 <abort@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #102400	; 0x19000
   10eec:	ldr	pc, [ip, #500]!	; 0x1f4

Disassembly of section .text:

00010ef0 <.text>:
   10ef0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   10ef4:	mov	r4, r0
   10ef8:	mov	r5, r1
   10efc:	ldr	r0, [r1]
   10f00:	strd	r6, [sp, #8]
   10f04:	movw	r6, #41292	; 0xa14c
   10f08:	movt	r6, #2
   10f0c:	strd	r8, [sp, #16]
   10f10:	strd	sl, [sp, #24]
   10f14:	str	lr, [sp, #32]
   10f18:	vpush	{d8}
   10f1c:	sub	sp, sp, #356	; 0x164
   10f20:	str	r6, [sp, #80]	; 0x50
   10f24:	bl	12d20 <abort@plt+0x1e3c>
   10f28:	movw	r1, #34488	; 0x86b8
   10f2c:	movt	r1, #1
   10f30:	mov	r0, #6
   10f34:	bl	10e90 <setlocale@plt>
   10f38:	movw	r1, #36064	; 0x8ce0
   10f3c:	movt	r1, #1
   10f40:	movw	r0, #35888	; 0x8c30
   10f44:	movt	r0, #1
   10f48:	bl	10ecc <bindtextdomain@plt>
   10f4c:	movw	r0, #35888	; 0x8c30
   10f50:	movt	r0, #1
   10f54:	bl	10d34 <textdomain@plt>
   10f58:	movw	r0, #11220	; 0x2bd4
   10f5c:	movt	r0, #1
   10f60:	bl	184c0 <abort@plt+0x75dc>
   10f64:	mov	r3, #0
   10f68:	movw	r0, #36088	; 0x8cf8
   10f6c:	movt	r0, #1
   10f70:	str	r3, [r6]
   10f74:	bl	10d94 <getenv@plt>
   10f78:	adds	r0, r0, #0
   10f7c:	movne	r0, #1
   10f80:	cmp	r4, #2
   10f84:	strb	r0, [r6, #4]
   10f88:	beq	11b64 <abort@plt+0xc80>
   10f8c:	cmp	r4, #1
   10f90:	bgt	10fc0 <abort@plt+0xdc>
   10f94:	mov	r2, #5
   10f98:	movw	r1, #36144	; 0x8d30
   10f9c:	movt	r1, #1
   10fa0:	mov	r0, #0
   10fa4:	bl	10d1c <dcgettext@plt>
   10fa8:	mov	r1, #0
   10fac:	mov	r2, r0
   10fb0:	mov	r0, r1
   10fb4:	bl	10d88 <error@plt>
   10fb8:	mov	r0, #1
   10fbc:	bl	12770 <abort@plt+0x188c>
   10fc0:	movw	r1, #36140	; 0x8d2c
   10fc4:	movt	r1, #1
   10fc8:	ldr	r0, [r5, #4]
   10fcc:	bl	10c98 <strcmp@plt>
   10fd0:	cmp	r0, #0
   10fd4:	bne	10fe0 <abort@plt+0xfc>
   10fd8:	sub	r4, r4, #1
   10fdc:	add	r5, r5, #4
   10fe0:	ldr	r3, [r5, #4]
   10fe4:	str	r3, [sp, #64]	; 0x40
   10fe8:	sub	r3, r4, #2
   10fec:	str	r3, [sp, #20]
   10ff0:	movw	r3, #257	; 0x101
   10ff4:	movt	r3, #257	; 0x101
   10ff8:	str	r3, [sp, #68]	; 0x44
   10ffc:	movw	r3, #41284	; 0xa144
   11000:	movt	r3, #2
   11004:	str	r3, [sp, #12]
   11008:	movw	r3, #34240	; 0x85c0
   1100c:	movt	r3, #1
   11010:	str	r3, [sp, #84]	; 0x54
   11014:	add	r3, r5, #8
   11018:	str	r3, [sp, #16]
   1101c:	ldr	r8, [sp, #64]	; 0x40
   11020:	ldrb	r1, [r8]
   11024:	cmp	r1, #0
   11028:	beq	119f0 <abort@plt+0xb0c>
   1102c:	mov	r3, #0
   11030:	mov	r7, #1
   11034:	ldr	fp, [sp, #16]
   11038:	ldr	r9, [sp, #20]
   1103c:	str	r3, [sp, #36]	; 0x24
   11040:	str	r3, [sp, #52]	; 0x34
   11044:	mov	sl, r9
   11048:	b	11088 <abort@plt+0x1a4>
   1104c:	ldr	r3, [sp, #12]
   11050:	add	r9, r8, #1
   11054:	ldr	r0, [r3]
   11058:	ldr	r3, [r0, #20]
   1105c:	ldr	r2, [r0, #24]
   11060:	cmp	r3, r2
   11064:	movcc	r5, r8
   11068:	bcs	11120 <abort@plt+0x23c>
   1106c:	add	r2, r3, #1
   11070:	str	r2, [r0, #20]
   11074:	strb	r1, [r3]
   11078:	ldrb	r1, [r5, #1]
   1107c:	cmp	r1, #0
   11080:	beq	110b8 <abort@plt+0x1d4>
   11084:	mov	r8, r9
   11088:	cmp	r1, #37	; 0x25
   1108c:	beq	110e0 <abort@plt+0x1fc>
   11090:	cmp	r1, #92	; 0x5c
   11094:	bne	1104c <abort@plt+0x168>
   11098:	mov	r1, #0
   1109c:	mov	r0, r8
   110a0:	bl	11e54 <abort@plt+0xf70>
   110a4:	add	r5, r8, r0
   110a8:	ldrb	r1, [r5, #1]
   110ac:	add	r9, r5, #1
   110b0:	cmp	r1, #0
   110b4:	bne	11084 <abort@plt+0x1a0>
   110b8:	ldrd	r2, [sp, #16]
   110bc:	str	sl, [sp, #20]
   110c0:	sub	r3, r3, sl
   110c4:	cmp	r3, #0
   110c8:	cmpgt	sl, #0
   110cc:	add	r3, r2, r3, lsl #2
   110d0:	str	r3, [sp, #16]
   110d4:	bgt	1101c <abort@plt+0x138>
   110d8:	mov	r8, sl
   110dc:	b	119f4 <abort@plt+0xb10>
   110e0:	ldrb	r4, [r8, #1]
   110e4:	add	r5, r8, #1
   110e8:	add	r9, r8, #2
   110ec:	cmp	r4, #37	; 0x25
   110f0:	beq	111d0 <abort@plt+0x2ec>
   110f4:	cmp	r4, #98	; 0x62
   110f8:	beq	1114c <abort@plt+0x268>
   110fc:	cmp	r4, #113	; 0x71
   11100:	bne	111f0 <abort@plt+0x30c>
   11104:	cmp	sl, #0
   11108:	bne	1112c <abort@plt+0x248>
   1110c:	ldrb	r1, [r8, #2]
   11110:	cmp	r1, #0
   11114:	beq	11a34 <abort@plt+0xb50>
   11118:	mov	sl, #0
   1111c:	b	11084 <abort@plt+0x1a0>
   11120:	bl	10e84 <__overflow@plt>
   11124:	mov	r5, r8
   11128:	b	11078 <abort@plt+0x194>
   1112c:	mov	r0, #3
   11130:	ldr	r1, [fp], #4
   11134:	sub	sl, sl, #1
   11138:	bl	15364 <abort@plt+0x4480>
   1113c:	ldr	r3, [sp, #12]
   11140:	ldr	r1, [r3]
   11144:	bl	10c74 <fputs_unlocked@plt>
   11148:	b	11078 <abort@plt+0x194>
   1114c:	cmp	sl, #0
   11150:	beq	1110c <abort@plt+0x228>
   11154:	ldr	r4, [fp]
   11158:	ldrb	r1, [r4]
   1115c:	cmp	r1, #0
   11160:	bne	1119c <abort@plt+0x2b8>
   11164:	b	111c4 <abort@plt+0x2e0>
   11168:	ldr	r3, [sp, #12]
   1116c:	ldr	r0, [r3]
   11170:	ldr	r3, [r0, #20]
   11174:	ldr	r2, [r0, #24]
   11178:	cmp	r3, r2
   1117c:	addcc	r2, r3, #1
   11180:	strcc	r2, [r0, #20]
   11184:	strbcc	r1, [r3]
   11188:	bcs	11924 <abort@plt+0xa40>
   1118c:	ldrb	r1, [r4, #1]
   11190:	add	r4, r4, #1
   11194:	cmp	r1, #0
   11198:	beq	111c4 <abort@plt+0x2e0>
   1119c:	cmp	r1, #92	; 0x5c
   111a0:	bne	11168 <abort@plt+0x284>
   111a4:	mov	r1, #1
   111a8:	mov	r0, r4
   111ac:	bl	11e54 <abort@plt+0xf70>
   111b0:	add	r4, r4, r0
   111b4:	ldrb	r1, [r4, #1]
   111b8:	add	r4, r4, #1
   111bc:	cmp	r1, #0
   111c0:	bne	1119c <abort@plt+0x2b8>
   111c4:	add	fp, fp, #4
   111c8:	sub	sl, sl, #1
   111cc:	b	11078 <abort@plt+0x194>
   111d0:	ldr	r3, [sp, #12]
   111d4:	ldr	r0, [r3]
   111d8:	ldr	r3, [r0, #20]
   111dc:	ldr	r2, [r0, #24]
   111e0:	cmp	r3, r2
   111e4:	bcc	1106c <abort@plt+0x188>
   111e8:	bl	10e84 <__overflow@plt>
   111ec:	b	11078 <abort@plt+0x194>
   111f0:	mov	r2, #256	; 0x100
   111f4:	mov	r1, #0
   111f8:	add	r0, sp, #96	; 0x60
   111fc:	movw	r9, #257	; 0x101
   11200:	bl	10e3c <memset@plt>
   11204:	ldr	r2, [sp, #68]	; 0x44
   11208:	mov	r3, #0
   1120c:	mov	r0, #1
   11210:	mov	r1, r3
   11214:	mov	lr, r3
   11218:	mov	ip, r0
   1121c:	mov	r6, r0
   11220:	str	r3, [sp, #24]
   11224:	str	r3, [sp, #32]
   11228:	str	r3, [sp, #40]	; 0x28
   1122c:	strb	r7, [sp, #161]	; 0xa1
   11230:	str	r2, [sp, #195]	; 0xc3
   11234:	mov	r2, r0
   11238:	strb	r7, [sp, #165]	; 0xa5
   1123c:	strh	r9, [sp, #166]	; 0xa6
   11240:	strb	r7, [sp, #184]	; 0xb8
   11244:	strb	r7, [sp, #193]	; 0xc1
   11248:	strb	r7, [sp, #199]	; 0xc7
   1124c:	strb	r7, [sp, #201]	; 0xc9
   11250:	strb	r7, [sp, #207]	; 0xcf
   11254:	strb	r7, [sp, #211]	; 0xd3
   11258:	strb	r7, [sp, #213]	; 0xd5
   1125c:	strb	r7, [sp, #216]	; 0xd8
   11260:	sub	r9, r4, #32
   11264:	cmp	r9, #41	; 0x29
   11268:	ldrls	pc, [pc, r9, lsl #2]
   1126c:	b	11378 <abort@plt+0x494>
   11270:	andeq	r1, r1, ip, lsr #6
   11274:	andeq	r1, r1, r8, ror r3
   11278:	andeq	r1, r1, r8, ror r3
   1127c:	andeq	r1, r1, r8, lsr r3
   11280:	andeq	r1, r1, r8, ror r3
   11284:	andeq	r1, r1, r8, ror r3
   11288:	andeq	r1, r1, r8, ror r3
   1128c:	andeq	r1, r1, r8, lsl r3
   11290:	andeq	r1, r1, r8, ror r3
   11294:	andeq	r1, r1, r8, ror r3
   11298:	andeq	r1, r1, r8, ror r3
   1129c:	andeq	r1, r1, ip, lsr #6
   112a0:	andeq	r1, r1, r8, ror r3
   112a4:	andeq	r1, r1, ip, lsr #6
   112a8:	andeq	r1, r1, r8, ror r3
   112ac:	andeq	r1, r1, r8, ror r3
   112b0:	andeq	r1, r1, r0, ror #6
   112b4:	andeq	r1, r1, r8, ror r3
   112b8:	andeq	r1, r1, r8, ror r3
   112bc:	andeq	r1, r1, r8, ror r3
   112c0:	andeq	r1, r1, r8, ror r3
   112c4:	andeq	r1, r1, r8, ror r3
   112c8:	andeq	r1, r1, r8, ror r3
   112cc:	andeq	r1, r1, r8, ror r3
   112d0:	andeq	r1, r1, r8, ror r3
   112d4:	andeq	r1, r1, r8, ror r3
   112d8:	andeq	r1, r1, r8, ror r3
   112dc:	andeq	r1, r1, r8, ror r3
   112e0:	andeq	r1, r1, r8, ror r3
   112e4:	andeq	r1, r1, r8, ror r3
   112e8:	andeq	r1, r1, r8, ror r3
   112ec:	andeq	r1, r1, r8, ror r3
   112f0:	andeq	r1, r1, r8, ror r3
   112f4:	andeq	r1, r1, r8, ror r3
   112f8:	andeq	r1, r1, r8, ror r3
   112fc:	andeq	r1, r1, r8, ror r3
   11300:	andeq	r1, r1, r8, ror r3
   11304:	andeq	r1, r1, r8, ror r3
   11308:	andeq	r1, r1, r8, ror r3
   1130c:	andeq	r1, r1, r8, ror r3
   11310:	andeq	r1, r1, r8, ror r3
   11314:	andeq	r1, r1, r8, lsl r3
   11318:	mov	r1, #1
   1131c:	mov	ip, #0
   11320:	mov	lr, r1
   11324:	mov	r6, ip
   11328:	str	r1, [sp, #24]
   1132c:	add	r2, r2, #1
   11330:	ldrb	r4, [r5, #1]!
   11334:	b	11260 <abort@plt+0x37c>
   11338:	mov	r3, #1
   1133c:	mov	r0, #0
   11340:	ldrb	r4, [r5, #1]!
   11344:	mov	r1, r3
   11348:	mov	lr, r3
   1134c:	mov	ip, r0
   11350:	add	r2, r2, #1
   11354:	str	r3, [sp, #32]
   11358:	str	r3, [sp, #40]	; 0x28
   1135c:	b	11260 <abort@plt+0x37c>
   11360:	mov	r1, #1
   11364:	mov	ip, #0
   11368:	ldrb	r4, [r5, #1]!
   1136c:	mov	lr, r1
   11370:	add	r2, r2, #1
   11374:	b	11260 <abort@plt+0x37c>
   11378:	ldr	r9, [sp, #24]
   1137c:	cmp	r9, #0
   11380:	beq	119dc <abort@plt+0xaf8>
   11384:	cmp	lr, #0
   11388:	strb	r6, [sp, #184]	; 0xb8
   1138c:	strb	r6, [sp, #216]	; 0xd8
   11390:	beq	113a4 <abort@plt+0x4c0>
   11394:	ldr	lr, [sp, #24]
   11398:	strb	ip, [sp, #211]	; 0xd3
   1139c:	cmp	lr, #0
   113a0:	beq	119e4 <abort@plt+0xb00>
   113a4:	cmp	r1, #0
   113a8:	strb	r6, [sp, #165]	; 0xa5
   113ac:	strb	r6, [sp, #197]	; 0xc5
   113b0:	strb	r6, [sp, #207]	; 0xcf
   113b4:	beq	11c2c <abort@plt+0xd48>
   113b8:	ldr	r1, [sp, #24]
   113bc:	strb	ip, [sp, #195]	; 0xc3
   113c0:	cmp	r1, #0
   113c4:	bne	11c2c <abort@plt+0xd48>
   113c8:	ldr	r1, [sp, #32]
   113cc:	add	r6, r5, #1
   113d0:	cmp	r1, #0
   113d4:	ldr	r1, [sp, #40]	; 0x28
   113d8:	strbne	r0, [sp, #213]	; 0xd5
   113dc:	cmp	r1, #0
   113e0:	strbne	r0, [sp, #201]	; 0xc9
   113e4:	cmp	r3, #0
   113e8:	strbne	r0, [sp, #196]	; 0xc4
   113ec:	cmp	r4, #42	; 0x2a
   113f0:	bne	118c4 <abort@plt+0x9e0>
   113f4:	cmp	sl, #0
   113f8:	add	r2, r2, #1
   113fc:	bne	11980 <abort@plt+0xa9c>
   11400:	ldrb	r4, [r5, #1]
   11404:	mov	r3, #1
   11408:	add	r9, r5, #2
   1140c:	str	sl, [sp, #36]	; 0x24
   11410:	str	r3, [sp, #56]	; 0x38
   11414:	cmp	r4, #46	; 0x2e
   11418:	bne	11918 <abort@plt+0xa34>
   1141c:	ldrb	r4, [r6, #1]
   11420:	mov	r3, #0
   11424:	strb	r3, [sp, #195]	; 0xc3
   11428:	cmp	r4, #42	; 0x2a
   1142c:	bne	1192c <abort@plt+0xa48>
   11430:	cmp	sl, #0
   11434:	add	r2, r2, #2
   11438:	add	r5, r6, #2
   1143c:	beq	11a78 <abort@plt+0xb94>
   11440:	ldr	r0, [fp]
   11444:	str	r2, [sp, #24]
   11448:	bl	1269c <abort@plt+0x17b8>
   1144c:	cmp	r0, #0
   11450:	ldr	r2, [sp, #24]
   11454:	sbcs	r3, r1, #0
   11458:	blt	11b3c <abort@plt+0xc58>
   1145c:	cmp	r0, #-2147483648	; 0x80000000
   11460:	sbcs	r3, r1, #0
   11464:	bge	11d54 <abort@plt+0xe70>
   11468:	str	r0, [sp, #52]	; 0x34
   1146c:	ldrb	r4, [r6, #2]
   11470:	add	r9, r6, #3
   11474:	mov	r3, #1
   11478:	add	fp, fp, #4
   1147c:	sub	sl, sl, #1
   11480:	mov	r6, r5
   11484:	str	r3, [sp, #60]	; 0x3c
   11488:	cmp	r4, #122	; 0x7a
   1148c:	cmpne	r4, #116	; 0x74
   11490:	and	r1, r4, #223	; 0xdf
   11494:	moveq	r3, #1
   11498:	movne	r3, #0
   1149c:	cmp	r1, #76	; 0x4c
   114a0:	orreq	r3, r3, #1
   114a4:	and	r1, r4, #253	; 0xfd
   114a8:	cmp	r1, #104	; 0x68
   114ac:	orreq	r3, r3, #1
   114b0:	cmp	r3, #0
   114b4:	bne	114c0 <abort@plt+0x5dc>
   114b8:	b	11ca8 <abort@plt+0xdc4>
   114bc:	mov	r6, r5
   114c0:	ldrb	r4, [r6, #1]
   114c4:	add	r5, r6, #1
   114c8:	cmp	r4, #122	; 0x7a
   114cc:	cmpne	r4, #116	; 0x74
   114d0:	and	r1, r4, #223	; 0xdf
   114d4:	moveq	r3, #1
   114d8:	movne	r3, #0
   114dc:	cmp	r1, #76	; 0x4c
   114e0:	orreq	r3, r3, #1
   114e4:	and	r1, r4, #253	; 0xfd
   114e8:	cmp	r1, #104	; 0x68
   114ec:	orreq	r3, r3, #1
   114f0:	cmp	r3, #0
   114f4:	bne	114bc <abort@plt+0x5d8>
   114f8:	add	r9, r6, #2
   114fc:	add	r3, sp, #352	; 0x160
   11500:	add	r3, r3, r4
   11504:	ldrb	r3, [r3, #-256]	; 0xffffff00
   11508:	cmp	r3, #0
   1150c:	beq	11cec <abort@plt+0xe08>
   11510:	cmp	sl, #0
   11514:	movweq	r6, #34488	; 0x86b8
   11518:	movteq	r6, #1
   1151c:	beq	11530 <abort@plt+0x64c>
   11520:	mov	r3, fp
   11524:	sub	sl, sl, #1
   11528:	ldr	r6, [r3], #4
   1152c:	mov	fp, r3
   11530:	sub	r3, r4, #65	; 0x41
   11534:	str	r3, [sp, #40]	; 0x28
   11538:	cmp	r3, #55	; 0x37
   1153c:	ldrls	pc, [pc, r3, lsl #2]
   11540:	b	11778 <abort@plt+0x894>
   11544:	andeq	r1, r1, r4, ror #14
   11548:	andeq	r1, r1, r8, ror r7
   1154c:	andeq	r1, r1, r8, ror r7
   11550:	andeq	r1, r1, r8, ror r7
   11554:	andeq	r1, r1, r4, ror #14
   11558:	andeq	r1, r1, r4, ror #14
   1155c:	andeq	r1, r1, r4, ror #14
   11560:	andeq	r1, r1, r8, ror r7
   11564:	andeq	r1, r1, r8, ror r7
   11568:	andeq	r1, r1, r8, ror r7
   1156c:	andeq	r1, r1, r8, ror r7
   11570:	andeq	r1, r1, r8, ror r7
   11574:	andeq	r1, r1, r8, ror r7
   11578:	andeq	r1, r1, r8, ror r7
   1157c:	andeq	r1, r1, r8, ror r7
   11580:	andeq	r1, r1, r8, ror r7
   11584:	andeq	r1, r1, r8, ror r7
   11588:	andeq	r1, r1, r8, ror r7
   1158c:	andeq	r1, r1, r8, ror r7
   11590:	andeq	r1, r1, r8, ror r7
   11594:	andeq	r1, r1, r8, ror r7
   11598:	andeq	r1, r1, r8, ror r7
   1159c:	andeq	r1, r1, r8, ror r7
   115a0:	andeq	r1, r1, r4, lsr #12
   115a4:	andeq	r1, r1, r8, ror r7
   115a8:	andeq	r1, r1, r8, ror r7
   115ac:	andeq	r1, r1, r8, ror r7
   115b0:	andeq	r1, r1, r8, ror r7
   115b4:	andeq	r1, r1, r8, ror r7
   115b8:	andeq	r1, r1, r8, ror r7
   115bc:	andeq	r1, r1, r8, ror r7
   115c0:	andeq	r1, r1, r8, ror r7
   115c4:	andeq	r1, r1, r4, ror #14
   115c8:	andeq	r1, r1, r8, ror r7
   115cc:	andeq	r1, r1, r8, ror r7
   115d0:	andeq	r1, r1, r4, lsr #12
   115d4:	andeq	r1, r1, r4, ror #14
   115d8:	andeq	r1, r1, r4, ror #14
   115dc:	andeq	r1, r1, r4, ror #14
   115e0:	andeq	r1, r1, r8, ror r7
   115e4:	andeq	r1, r1, r4, lsr #12
   115e8:	andeq	r1, r1, r8, ror r7
   115ec:	andeq	r1, r1, r8, ror r7
   115f0:	andeq	r1, r1, r8, ror r7
   115f4:	andeq	r1, r1, r8, ror r7
   115f8:	andeq	r1, r1, r8, ror r7
   115fc:	andeq	r1, r1, r4, lsr #12
   11600:	andeq	r1, r1, r8, ror r7
   11604:	andeq	r1, r1, r8, ror r7
   11608:	andeq	r1, r1, r8, ror r7
   1160c:	andeq	r1, r1, r8, ror r7
   11610:	andeq	r1, r1, r8, ror r7
   11614:	andeq	r1, r1, r4, lsr #12
   11618:	andeq	r1, r1, r8, ror r7
   1161c:	andeq	r1, r1, r8, ror r7
   11620:	andeq	r1, r1, r4, lsr #12
   11624:	movw	r3, #36056	; 0x8cd8
   11628:	movt	r3, #1
   1162c:	mov	r1, #2
   11630:	str	r1, [sp, #24]
   11634:	strd	r2, [sp, #44]	; 0x2c
   11638:	add	r0, r2, #2
   1163c:	ldr	r3, [sp, #24]
   11640:	add	r0, r0, r3
   11644:	bl	1759c <abort@plt+0x66b8>
   11648:	mov	r1, r8
   1164c:	ldr	r2, [sp, #44]	; 0x2c
   11650:	str	r0, [sp, #32]
   11654:	bl	10de8 <mempcpy@plt>
   11658:	ldr	r2, [sp, #24]
   1165c:	ldr	r3, [sp, #48]	; 0x30
   11660:	mov	r1, r3
   11664:	bl	10de8 <mempcpy@plt>
   11668:	mov	r3, #0
   1166c:	strb	r4, [r0]
   11670:	strb	r3, [r0, #1]
   11674:	ldr	r3, [sp, #40]	; 0x28
   11678:	cmp	r3, #55	; 0x37
   1167c:	ldrls	pc, [pc, r3, lsl #2]
   11680:	b	11804 <abort@plt+0x920>
   11684:	andeq	r1, r1, r8, lsl #15
   11688:	andeq	r1, r1, r4, lsl #16
   1168c:	andeq	r1, r1, r4, lsl #16
   11690:	andeq	r1, r1, r4, lsl #16
   11694:	andeq	r1, r1, r8, lsl #15
   11698:	andeq	r1, r1, r8, lsl #15
   1169c:	andeq	r1, r1, r8, lsl #15
   116a0:	andeq	r1, r1, r4, lsl #16
   116a4:	andeq	r1, r1, r4, lsl #16
   116a8:	andeq	r1, r1, r4, lsl #16
   116ac:	andeq	r1, r1, r4, lsl #16
   116b0:	andeq	r1, r1, r4, lsl #16
   116b4:	andeq	r1, r1, r4, lsl #16
   116b8:	andeq	r1, r1, r4, lsl #16
   116bc:	andeq	r1, r1, r4, lsl #16
   116c0:	andeq	r1, r1, r4, lsl #16
   116c4:	andeq	r1, r1, r4, lsl #16
   116c8:	andeq	r1, r1, r4, lsl #16
   116cc:	andeq	r1, r1, r4, lsl #16
   116d0:	andeq	r1, r1, r4, lsl #16
   116d4:	andeq	r1, r1, r4, lsl #16
   116d8:	andeq	r1, r1, r4, lsl #16
   116dc:	andeq	r1, r1, r4, lsl #16
   116e0:	andeq	r1, r1, r4, ror #16
   116e4:	andeq	r1, r1, r4, lsl #16
   116e8:	andeq	r1, r1, r4, lsl #16
   116ec:	andeq	r1, r1, r4, lsl #16
   116f0:	andeq	r1, r1, r4, lsl #16
   116f4:	andeq	r1, r1, r4, lsl #16
   116f8:	andeq	r1, r1, r4, lsl #16
   116fc:	andeq	r1, r1, r4, lsl #16
   11700:	andeq	r1, r1, r4, lsl #16
   11704:	andeq	r1, r1, r8, lsl #15
   11708:	andeq	r1, r1, r4, lsl #16
   1170c:	andeq	r1, r1, r4, asr #16
   11710:	andeq	r1, r1, r0, lsl r8
   11714:	andeq	r1, r1, r8, lsl #15
   11718:	andeq	r1, r1, r8, lsl #15
   1171c:	andeq	r1, r1, r8, lsl #15
   11720:	andeq	r1, r1, r4, lsl #16
   11724:	andeq	r1, r1, r0, lsl r8
   11728:	andeq	r1, r1, r4, lsl #16
   1172c:	andeq	r1, r1, r4, lsl #16
   11730:	andeq	r1, r1, r4, lsl #16
   11734:	andeq	r1, r1, r4, lsl #16
   11738:	andeq	r1, r1, r4, lsl #16
   1173c:	andeq	r1, r1, r4, ror #16
   11740:	andeq	r1, r1, r4, lsl #16
   11744:	andeq	r1, r1, r4, lsl #16
   11748:	andeq	r1, r1, r4, lsl #16
   1174c:	andeq	r1, r1, r0, ror #15
   11750:	andeq	r1, r1, r4, lsl #16
   11754:	andeq	r1, r1, r4, ror #16
   11758:	andeq	r1, r1, r4, lsl #16
   1175c:	andeq	r1, r1, r4, lsl #16
   11760:	andeq	r1, r1, r4, ror #16
   11764:	mov	r1, #1
   11768:	movw	r3, #36060	; 0x8cdc
   1176c:	movt	r3, #1
   11770:	str	r1, [sp, #24]
   11774:	b	11634 <abort@plt+0x750>
   11778:	mov	r1, #0
   1177c:	mov	r3, r8
   11780:	str	r1, [sp, #24]
   11784:	b	11634 <abort@plt+0x750>
   11788:	ldrb	r3, [r6]
   1178c:	cmp	r3, #39	; 0x27
   11790:	cmpne	r3, #34	; 0x22
   11794:	bne	11aec <abort@plt+0xc08>
   11798:	ldrb	r3, [r6, #1]
   1179c:	cmp	r3, #0
   117a0:	beq	11aec <abort@plt+0xc08>
   117a4:	vmov	s15, r3
   117a8:	ldrb	r2, [r6, #2]
   117ac:	cmp	r2, #0
   117b0:	vcvt.f64.u32	d8, s15
   117b4:	bne	11c70 <abort@plt+0xd8c>
   117b8:	ldr	r3, [sp, #56]	; 0x38
   117bc:	cmp	r3, #0
   117c0:	ldr	r3, [sp, #60]	; 0x3c
   117c4:	bne	11b24 <abort@plt+0xc40>
   117c8:	cmp	r3, #0
   117cc:	vmov	r2, r3, d8
   117d0:	bne	11bf0 <abort@plt+0xd0c>
   117d4:	ldr	r0, [sp, #32]
   117d8:	bl	17b98 <abort@plt+0x6cb4>
   117dc:	b	11804 <abort@plt+0x920>
   117e0:	ldr	r3, [sp, #56]	; 0x38
   117e4:	cmp	r3, #0
   117e8:	ldr	r3, [sp, #60]	; 0x3c
   117ec:	bne	11a60 <abort@plt+0xb7c>
   117f0:	cmp	r3, #0
   117f4:	bne	11bc8 <abort@plt+0xce4>
   117f8:	mov	r1, r6
   117fc:	ldr	r0, [sp, #32]
   11800:	bl	17b98 <abort@plt+0x6cb4>
   11804:	ldr	r0, [sp, #32]
   11808:	bl	12cc0 <abort@plt+0x1ddc>
   1180c:	b	11078 <abort@plt+0x194>
   11810:	mov	r0, r6
   11814:	bl	1269c <abort@plt+0x17b8>
   11818:	ldr	r3, [sp, #56]	; 0x38
   1181c:	cmp	r3, #0
   11820:	ldr	r3, [sp, #60]	; 0x3c
   11824:	bne	11b48 <abort@plt+0xc64>
   11828:	cmp	r3, #0
   1182c:	mov	r2, r0
   11830:	mov	r3, r1
   11834:	bne	118b4 <abort@plt+0x9d0>
   11838:	ldr	r0, [sp, #32]
   1183c:	bl	17b98 <abort@plt+0x6cb4>
   11840:	b	11804 <abort@plt+0x920>
   11844:	ldr	r3, [sp, #56]	; 0x38
   11848:	ldrb	r2, [r6]
   1184c:	cmp	r3, #0
   11850:	bne	11a6c <abort@plt+0xb88>
   11854:	mov	r1, r2
   11858:	ldr	r0, [sp, #32]
   1185c:	bl	17b98 <abort@plt+0x6cb4>
   11860:	b	11804 <abort@plt+0x920>
   11864:	ldrb	r3, [r6]
   11868:	cmp	r3, #39	; 0x27
   1186c:	cmpne	r3, #34	; 0x22
   11870:	bne	11a94 <abort@plt+0xbb0>
   11874:	ldrb	r8, [r6, #1]
   11878:	cmp	r8, #0
   1187c:	beq	11a94 <abort@plt+0xbb0>
   11880:	ldrb	r3, [r6, #2]
   11884:	uxtb	r0, r8
   11888:	mov	r1, #0
   1188c:	strd	r0, [sp, #24]
   11890:	cmp	r3, #0
   11894:	bne	11c38 <abort@plt+0xd54>
   11898:	ldr	r3, [sp, #56]	; 0x38
   1189c:	cmp	r3, #0
   118a0:	ldr	r3, [sp, #60]	; 0x3c
   118a4:	bne	11ad4 <abort@plt+0xbf0>
   118a8:	cmp	r3, #0
   118ac:	ldrd	r2, [sp, #24]
   118b0:	beq	11838 <abort@plt+0x954>
   118b4:	ldr	r0, [sp, #32]
   118b8:	ldr	r1, [sp, #52]	; 0x34
   118bc:	bl	17b98 <abort@plt+0x6cb4>
   118c0:	b	11804 <abort@plt+0x920>
   118c4:	sub	r3, r4, #48	; 0x30
   118c8:	cmp	r3, #9
   118cc:	movhi	r3, #0
   118d0:	movhi	r9, r6
   118d4:	movhi	r6, r5
   118d8:	strhi	r3, [sp, #56]	; 0x38
   118dc:	bhi	11414 <abort@plt+0x530>
   118e0:	mov	r3, r6
   118e4:	sub	r5, r2, r5
   118e8:	ldrb	r4, [r3]
   118ec:	mov	r6, r3
   118f0:	add	r2, r5, r3
   118f4:	add	r3, r3, #1
   118f8:	sub	r1, r4, #48	; 0x30
   118fc:	cmp	r1, #9
   11900:	bls	118e8 <abort@plt+0xa04>
   11904:	mov	r9, r3
   11908:	mov	r3, #0
   1190c:	cmp	r4, #46	; 0x2e
   11910:	str	r3, [sp, #56]	; 0x38
   11914:	beq	1141c <abort@plt+0x538>
   11918:	mov	r3, #0
   1191c:	str	r3, [sp, #60]	; 0x3c
   11920:	b	11488 <abort@plt+0x5a4>
   11924:	bl	10e84 <__overflow@plt>
   11928:	b	1118c <abort@plt+0x2a8>
   1192c:	sub	r3, r4, #48	; 0x30
   11930:	add	r2, r2, #1
   11934:	cmp	r3, #9
   11938:	movhi	r3, #0
   1193c:	movhi	r6, r9
   11940:	addhi	r9, r9, #1
   11944:	strhi	r3, [sp, #60]	; 0x3c
   11948:	bhi	11488 <abort@plt+0x5a4>
   1194c:	sub	r0, r2, r9
   11950:	add	r3, r9, #1
   11954:	ldrb	r4, [r3]
   11958:	mov	r6, r3
   1195c:	add	r2, r0, r3
   11960:	add	r3, r3, #1
   11964:	sub	r1, r4, #48	; 0x30
   11968:	cmp	r1, #9
   1196c:	bls	11954 <abort@plt+0xa70>
   11970:	mov	r9, r3
   11974:	mov	r3, #0
   11978:	str	r3, [sp, #60]	; 0x3c
   1197c:	b	11488 <abort@plt+0x5a4>
   11980:	ldr	r0, [fp]
   11984:	str	r2, [sp, #24]
   11988:	bl	1269c <abort@plt+0x17b8>
   1198c:	adds	r3, r0, #-2147483648	; 0x80000000
   11990:	mov	ip, r0
   11994:	mvn	r0, #0
   11998:	str	r3, [sp, #72]	; 0x48
   1199c:	adc	r3, r1, #0
   119a0:	mov	r1, #0
   119a4:	str	r3, [sp, #76]	; 0x4c
   119a8:	ldrd	r2, [sp, #72]	; 0x48
   119ac:	cmp	r3, r1
   119b0:	cmpeq	r2, r0
   119b4:	bhi	11d1c <abort@plt+0xe38>
   119b8:	mov	r3, #1
   119bc:	add	fp, fp, #4
   119c0:	ldrb	r4, [r5, #1]
   119c4:	sub	sl, sl, #1
   119c8:	add	r9, r5, #2
   119cc:	str	ip, [sp, #36]	; 0x24
   119d0:	str	r3, [sp, #56]	; 0x38
   119d4:	ldr	r2, [sp, #24]
   119d8:	b	11414 <abort@plt+0x530>
   119dc:	cmp	lr, #0
   119e0:	bne	11394 <abort@plt+0x4b0>
   119e4:	cmp	r1, #0
   119e8:	bne	113b8 <abort@plt+0x4d4>
   119ec:	b	113c8 <abort@plt+0x4e4>
   119f0:	ldr	r8, [sp, #20]
   119f4:	cmp	r8, #0
   119f8:	beq	11a34 <abort@plt+0xb50>
   119fc:	mov	r2, #5
   11a00:	movw	r1, #36248	; 0x8d98
   11a04:	movt	r1, #1
   11a08:	mov	r0, #0
   11a0c:	bl	10d1c <dcgettext@plt>
   11a10:	ldr	r3, [sp, #16]
   11a14:	mov	r4, r0
   11a18:	ldr	r0, [r3]
   11a1c:	bl	16690 <abort@plt+0x57ac>
   11a20:	mov	r1, #0
   11a24:	mov	r3, r0
   11a28:	mov	r2, r4
   11a2c:	mov	r0, r1
   11a30:	bl	10d88 <error@plt>
   11a34:	ldr	r3, [sp, #80]	; 0x50
   11a38:	ldr	r6, [r3]
   11a3c:	mov	r0, r6
   11a40:	add	sp, sp, #356	; 0x164
   11a44:	vpop	{d8}
   11a48:	ldrd	r4, [sp]
   11a4c:	ldrd	r6, [sp, #8]
   11a50:	ldrd	r8, [sp, #16]
   11a54:	ldrd	sl, [sp, #24]
   11a58:	add	sp, sp, #32
   11a5c:	pop	{pc}		; (ldr pc, [sp], #4)
   11a60:	cmp	r3, #0
   11a64:	bne	11c18 <abort@plt+0xd34>
   11a68:	mov	r2, r6
   11a6c:	ldrd	r0, [sp, #32]
   11a70:	bl	17b98 <abort@plt+0x6cb4>
   11a74:	b	11804 <abort@plt+0x920>
   11a78:	mov	r3, #1
   11a7c:	ldrb	r4, [r6, #2]
   11a80:	add	r9, r6, #3
   11a84:	mov	r6, r5
   11a88:	str	sl, [sp, #52]	; 0x34
   11a8c:	str	r3, [sp, #60]	; 0x3c
   11a90:	b	11488 <abort@plt+0x5a4>
   11a94:	bl	10e24 <__errno_location@plt>
   11a98:	mov	r1, #0
   11a9c:	mov	r3, r1
   11aa0:	mov	r2, r1
   11aa4:	str	r1, [r0]
   11aa8:	add	r1, sp, #92	; 0x5c
   11aac:	mov	r0, r6
   11ab0:	bl	10ce0 <__strtoull_internal@plt>
   11ab4:	strd	r0, [sp, #24]
   11ab8:	mov	r0, r6
   11abc:	ldr	r1, [sp, #92]	; 0x5c
   11ac0:	bl	125ec <abort@plt+0x1708>
   11ac4:	ldr	r3, [sp, #56]	; 0x38
   11ac8:	cmp	r3, #0
   11acc:	ldr	r3, [sp, #60]	; 0x3c
   11ad0:	beq	118a8 <abort@plt+0x9c4>
   11ad4:	cmp	r3, #0
   11ad8:	bne	11c00 <abort@plt+0xd1c>
   11adc:	ldrd	r2, [sp, #24]
   11ae0:	ldrd	r0, [sp, #32]
   11ae4:	bl	17b98 <abort@plt+0x6cb4>
   11ae8:	b	11804 <abort@plt+0x920>
   11aec:	bl	10e24 <__errno_location@plt>
   11af0:	mov	r3, #0
   11af4:	add	r1, sp, #92	; 0x5c
   11af8:	str	r3, [r0]
   11afc:	mov	r0, r6
   11b00:	bl	12b24 <abort@plt+0x1c40>
   11b04:	mov	r0, r6
   11b08:	ldr	r1, [sp, #92]	; 0x5c
   11b0c:	vmov.f64	d8, d0
   11b10:	bl	125ec <abort@plt+0x1708>
   11b14:	ldr	r3, [sp, #56]	; 0x38
   11b18:	cmp	r3, #0
   11b1c:	ldr	r3, [sp, #60]	; 0x3c
   11b20:	beq	117c8 <abort@plt+0x8e4>
   11b24:	cmp	r3, #0
   11b28:	bne	11bdc <abort@plt+0xcf8>
   11b2c:	vmov	r2, r3, d8
   11b30:	ldrd	r0, [sp, #32]
   11b34:	bl	17b98 <abort@plt+0x6cb4>
   11b38:	b	11804 <abort@plt+0x920>
   11b3c:	mvn	r3, #0
   11b40:	str	r3, [sp, #52]	; 0x34
   11b44:	b	1146c <abort@plt+0x588>
   11b48:	cmp	r3, #0
   11b4c:	bne	11bb4 <abort@plt+0xcd0>
   11b50:	mov	r2, r0
   11b54:	mov	r3, r1
   11b58:	ldrd	r0, [sp, #32]
   11b5c:	bl	17b98 <abort@plt+0x6cb4>
   11b60:	b	11804 <abort@plt+0x920>
   11b64:	ldr	r7, [r5, #4]
   11b68:	movw	r1, #36104	; 0x8d08
   11b6c:	movt	r1, #1
   11b70:	mov	r0, r7
   11b74:	bl	10c98 <strcmp@plt>
   11b78:	cmp	r0, #0
   11b7c:	beq	10fbc <abort@plt+0xd8>
   11b80:	movw	r1, #36112	; 0x8d10
   11b84:	movt	r1, #1
   11b88:	mov	r0, r7
   11b8c:	bl	10c98 <strcmp@plt>
   11b90:	subs	r6, r0, #0
   11b94:	beq	11cb0 <abort@plt+0xdcc>
   11b98:	mov	r0, r7
   11b9c:	movw	r1, #36140	; 0x8d2c
   11ba0:	movt	r1, #1
   11ba4:	bl	10c98 <strcmp@plt>
   11ba8:	cmp	r0, #0
   11bac:	bne	10fe0 <abort@plt+0xfc>
   11bb0:	b	10f94 <abort@plt+0xb0>
   11bb4:	strd	r0, [sp]
   11bb8:	ldrd	r0, [sp, #32]
   11bbc:	ldr	r2, [sp, #52]	; 0x34
   11bc0:	bl	17b98 <abort@plt+0x6cb4>
   11bc4:	b	11804 <abort@plt+0x920>
   11bc8:	mov	r2, r6
   11bcc:	ldr	r0, [sp, #32]
   11bd0:	ldr	r1, [sp, #52]	; 0x34
   11bd4:	bl	17b98 <abort@plt+0x6cb4>
   11bd8:	b	11804 <abort@plt+0x920>
   11bdc:	vstr	d8, [sp]
   11be0:	ldrd	r0, [sp, #32]
   11be4:	ldr	r2, [sp, #52]	; 0x34
   11be8:	bl	17b98 <abort@plt+0x6cb4>
   11bec:	b	11804 <abort@plt+0x920>
   11bf0:	ldr	r0, [sp, #32]
   11bf4:	ldr	r1, [sp, #52]	; 0x34
   11bf8:	bl	17b98 <abort@plt+0x6cb4>
   11bfc:	b	11804 <abort@plt+0x920>
   11c00:	ldrd	r0, [sp, #24]
   11c04:	ldr	r2, [sp, #52]	; 0x34
   11c08:	strd	r0, [sp]
   11c0c:	ldrd	r0, [sp, #32]
   11c10:	bl	17b98 <abort@plt+0x6cb4>
   11c14:	b	11804 <abort@plt+0x920>
   11c18:	mov	r3, r6
   11c1c:	ldrd	r0, [sp, #32]
   11c20:	ldr	r2, [sp, #52]	; 0x34
   11c24:	bl	17b98 <abort@plt+0x6cb4>
   11c28:	b	11804 <abort@plt+0x920>
   11c2c:	strb	r6, [sp, #161]	; 0xa1
   11c30:	strb	r6, [sp, #193]	; 0xc1
   11c34:	b	113c8 <abort@plt+0x4e4>
   11c38:	ldr	r3, [sp, #80]	; 0x50
   11c3c:	ldrb	r4, [r3, #4]
   11c40:	cmp	r4, #0
   11c44:	bne	11898 <abort@plt+0x9b4>
   11c48:	mov	r2, #5
   11c4c:	mov	r0, r4
   11c50:	ldr	r1, [sp, #84]	; 0x54
   11c54:	bl	10d1c <dcgettext@plt>
   11c58:	mov	r2, r0
   11c5c:	add	r3, r6, #2
   11c60:	mov	r1, r4
   11c64:	mov	r0, r4
   11c68:	bl	10d88 <error@plt>
   11c6c:	b	11898 <abort@plt+0x9b4>
   11c70:	ldr	r3, [sp, #80]	; 0x50
   11c74:	ldrb	r4, [r3, #4]
   11c78:	cmp	r4, #0
   11c7c:	bne	117b8 <abort@plt+0x8d4>
   11c80:	mov	r2, #5
   11c84:	mov	r0, r4
   11c88:	ldr	r1, [sp, #84]	; 0x54
   11c8c:	bl	10d1c <dcgettext@plt>
   11c90:	mov	r2, r0
   11c94:	add	r3, r6, #2
   11c98:	mov	r1, r4
   11c9c:	mov	r0, r4
   11ca0:	bl	10d88 <error@plt>
   11ca4:	b	117b8 <abort@plt+0x8d4>
   11ca8:	mov	r5, r6
   11cac:	b	114fc <abort@plt+0x618>
   11cb0:	movw	r2, #36124	; 0x8d1c
   11cb4:	movt	r2, #1
   11cb8:	movw	r3, #41200	; 0xa0f0
   11cbc:	movt	r3, #2
   11cc0:	movw	r0, #41284	; 0xa144
   11cc4:	movt	r0, #2
   11cc8:	stm	sp, {r2, r6}
   11ccc:	movw	r1, #34316	; 0x860c
   11cd0:	movt	r1, #1
   11cd4:	ldr	r0, [r0]
   11cd8:	movw	r2, #35884	; 0x8c2c
   11cdc:	movt	r2, #1
   11ce0:	ldr	r3, [r3]
   11ce4:	bl	1738c <abort@plt+0x64a8>
   11ce8:	b	11a3c <abort@plt+0xb58>
   11cec:	mov	r2, #5
   11cf0:	mov	r0, r3
   11cf4:	movw	r1, #36208	; 0x8d70
   11cf8:	movt	r1, #1
   11cfc:	mov	r7, r3
   11d00:	bl	10d1c <dcgettext@plt>
   11d04:	mov	r2, r0
   11d08:	sub	r3, r9, r8
   11d0c:	str	r8, [sp]
   11d10:	mov	r1, r7
   11d14:	mov	r0, #1
   11d18:	bl	10d88 <error@plt>
   11d1c:	movw	r1, #36160	; 0x8d40
   11d20:	movt	r1, #1
   11d24:	mov	r9, fp
   11d28:	mov	r2, #5
   11d2c:	mov	r0, #0
   11d30:	bl	10d1c <dcgettext@plt>
   11d34:	mov	r4, r0
   11d38:	ldr	r0, [r9]
   11d3c:	bl	16690 <abort@plt+0x57ac>
   11d40:	mov	r3, r0
   11d44:	mov	r2, r4
   11d48:	mov	r1, #0
   11d4c:	mov	r0, #1
   11d50:	bl	10d88 <error@plt>
   11d54:	movw	r1, #36184	; 0x8d58
   11d58:	movt	r1, #1
   11d5c:	mov	r9, fp
   11d60:	b	11d28 <abort@plt+0xe44>
   11d64:	mov	fp, #0
   11d68:	mov	lr, #0
   11d6c:	pop	{r1}		; (ldr r1, [sp], #4)
   11d70:	mov	r2, sp
   11d74:	push	{r2}		; (str r2, [sp, #-4]!)
   11d78:	push	{r0}		; (str r0, [sp, #-4]!)
   11d7c:	ldr	ip, [pc, #16]	; 11d94 <abort@plt+0xeb0>
   11d80:	push	{ip}		; (str ip, [sp, #-4]!)
   11d84:	ldr	r0, [pc, #12]	; 11d98 <abort@plt+0xeb4>
   11d88:	ldr	r3, [pc, #12]	; 11d9c <abort@plt+0xeb8>
   11d8c:	bl	10db8 <__libc_start_main@plt>
   11d90:	bl	10ee4 <abort@plt>
   11d94:			; <UNDEFINED> instruction: 0x000184bc
   11d98:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   11d9c:	andeq	r8, r1, ip, asr r4
   11da0:	ldr	r3, [pc, #20]	; 11dbc <abort@plt+0xed8>
   11da4:	ldr	r2, [pc, #20]	; 11dc0 <abort@plt+0xedc>
   11da8:	add	r3, pc, r3
   11dac:	ldr	r2, [r3, r2]
   11db0:	cmp	r2, #0
   11db4:	bxeq	lr
   11db8:	b	10ddc <__gmon_start__@plt>
   11dbc:	andeq	r8, r1, r0, asr r2
   11dc0:	andeq	r0, r0, r4, ror #1
   11dc4:	ldr	r0, [pc, #24]	; 11de4 <abort@plt+0xf00>
   11dc8:	ldr	r3, [pc, #24]	; 11de8 <abort@plt+0xf04>
   11dcc:	cmp	r3, r0
   11dd0:	bxeq	lr
   11dd4:	ldr	r3, [pc, #16]	; 11dec <abort@plt+0xf08>
   11dd8:	cmp	r3, #0
   11ddc:	bxeq	lr
   11de0:	bx	r3
   11de4:	andeq	sl, r2, r8, lsr r1
   11de8:	andeq	sl, r2, r8, lsr r1
   11dec:	andeq	r0, r0, r0
   11df0:	ldr	r0, [pc, #36]	; 11e1c <abort@plt+0xf38>
   11df4:	ldr	r1, [pc, #36]	; 11e20 <abort@plt+0xf3c>
   11df8:	sub	r1, r1, r0
   11dfc:	asr	r1, r1, #2
   11e00:	add	r1, r1, r1, lsr #31
   11e04:	asrs	r1, r1, #1
   11e08:	bxeq	lr
   11e0c:	ldr	r3, [pc, #16]	; 11e24 <abort@plt+0xf40>
   11e10:	cmp	r3, #0
   11e14:	bxeq	lr
   11e18:	bx	r3
   11e1c:	andeq	sl, r2, r8, lsr r1
   11e20:	andeq	sl, r2, r8, lsr r1
   11e24:	andeq	r0, r0, r0
   11e28:	push	{r4, lr}
   11e2c:	ldr	r4, [pc, #24]	; 11e4c <abort@plt+0xf68>
   11e30:	ldrb	r3, [r4]
   11e34:	cmp	r3, #0
   11e38:	popne	{r4, pc}
   11e3c:	bl	11dc4 <abort@plt+0xee0>
   11e40:	mov	r3, #1
   11e44:	strb	r3, [r4]
   11e48:	pop	{r4, pc}
   11e4c:	andeq	sl, r2, r8, asr #2
   11e50:	b	11df0 <abort@plt+0xf0c>
   11e54:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11e58:	mov	r4, r0
   11e5c:	strd	r6, [sp, #8]
   11e60:	str	r8, [sp, #16]
   11e64:	str	lr, [sp, #20]
   11e68:	sub	sp, sp, #8
   11e6c:	ldrb	r6, [r0, #1]
   11e70:	cmp	r6, #120	; 0x78
   11e74:	beq	11f9c <abort@plt+0x10b8>
   11e78:	sub	r3, r6, #48	; 0x30
   11e7c:	cmp	r3, #7
   11e80:	bhi	11f34 <abort@plt+0x1050>
   11e84:	cmp	r6, #48	; 0x30
   11e88:	movne	r3, #0
   11e8c:	andeq	r3, r1, #1
   11e90:	add	r3, r3, #1
   11e94:	ldrb	r1, [r0, r3]
   11e98:	add	r3, r0, r3
   11e9c:	sub	r1, r1, #48	; 0x30
   11ea0:	uxtb	r2, r1
   11ea4:	cmp	r2, #7
   11ea8:	bhi	12578 <abort@plt+0x1694>
   11eac:	ldrb	r2, [r3, #1]
   11eb0:	add	ip, r3, #1
   11eb4:	sub	r2, r2, #48	; 0x30
   11eb8:	uxtb	r0, r2
   11ebc:	cmp	r0, #7
   11ec0:	bhi	12570 <abort@plt+0x168c>
   11ec4:	ldrb	r0, [r3, #2]
   11ec8:	add	r1, r2, r1, lsl #3
   11ecc:	add	ip, r3, #2
   11ed0:	sub	r2, r0, #48	; 0x30
   11ed4:	uxtb	r0, r2
   11ed8:	cmp	r0, #7
   11edc:	bhi	12570 <abort@plt+0x168c>
   11ee0:	add	r1, r2, r1, lsl #3
   11ee4:	add	r3, r3, #3
   11ee8:	movw	r2, #41284	; 0xa144
   11eec:	movt	r2, #2
   11ef0:	ldr	r0, [r2]
   11ef4:	sub	r3, r3, r4
   11ef8:	sub	r4, r3, #1
   11efc:	ldr	r3, [r0, #20]
   11f00:	ldr	r2, [r0, #24]
   11f04:	cmp	r3, r2
   11f08:	bcs	12020 <abort@plt+0x113c>
   11f0c:	add	r2, r3, #1
   11f10:	str	r2, [r0, #20]
   11f14:	strb	r1, [r3]
   11f18:	mov	r0, r4
   11f1c:	add	sp, sp, #8
   11f20:	ldrd	r4, [sp]
   11f24:	ldrd	r6, [sp, #8]
   11f28:	ldr	r8, [sp, #16]
   11f2c:	add	sp, sp, #20
   11f30:	pop	{pc}		; (ldr pc, [sp], #4)
   11f34:	cmp	r6, #0
   11f38:	bne	1202c <abort@plt+0x1148>
   11f3c:	movw	r5, #41284	; 0xa144
   11f40:	movt	r5, #2
   11f44:	ldr	r0, [r5]
   11f48:	ldr	r3, [r0, #20]
   11f4c:	ldr	r2, [r0, #24]
   11f50:	cmp	r3, r2
   11f54:	addcc	r1, r3, #1
   11f58:	movcc	r2, #92	; 0x5c
   11f5c:	strcc	r1, [r0, #20]
   11f60:	strbcc	r2, [r3]
   11f64:	bcs	12580 <abort@plt+0x169c>
   11f68:	ldrb	r4, [r4, #1]
   11f6c:	cmp	r4, #0
   11f70:	beq	11f18 <abort@plt+0x1034>
   11f74:	ldr	r0, [r5]
   11f78:	ldr	r3, [r0, #20]
   11f7c:	ldr	r2, [r0, #24]
   11f80:	cmp	r3, r2
   11f84:	addcc	r2, r3, #1
   11f88:	strcc	r2, [r0, #20]
   11f8c:	strbcc	r4, [r3]
   11f90:	bcs	1258c <abort@plt+0x16a8>
   11f94:	mov	r4, #1
   11f98:	b	11f18 <abort@plt+0x1034>
   11f9c:	bl	10df4 <__ctype_b_loc@plt>
   11fa0:	ldrb	r2, [r4, #2]
   11fa4:	ldr	r0, [r0]
   11fa8:	lsl	r3, r2, #1
   11fac:	ldrh	r3, [r0, r3]
   11fb0:	tst	r3, #4096	; 0x1000
   11fb4:	beq	12598 <abort@plt+0x16b4>
   11fb8:	sub	r3, r2, #97	; 0x61
   11fbc:	cmp	r3, #5
   11fc0:	subls	r1, r2, #87	; 0x57
   11fc4:	bhi	120ac <abort@plt+0x11c8>
   11fc8:	ldrb	r2, [r4, #3]
   11fcc:	add	r3, r4, #3
   11fd0:	lsl	ip, r2, #1
   11fd4:	ldrh	r0, [r0, ip]
   11fd8:	tst	r0, #4096	; 0x1000
   11fdc:	beq	11ffc <abort@plt+0x1118>
   11fe0:	sub	r3, r2, #97	; 0x61
   11fe4:	lsl	r1, r1, #4
   11fe8:	cmp	r3, #5
   11fec:	subls	r2, r2, #87	; 0x57
   11ff0:	bhi	120c0 <abort@plt+0x11dc>
   11ff4:	add	r1, r1, r2
   11ff8:	add	r3, r4, #4
   11ffc:	movw	r0, #41284	; 0xa144
   12000:	movt	r0, #2
   12004:	ldr	r0, [r0]
   12008:	sub	r4, r3, r4
   1200c:	sub	r4, r4, #1
   12010:	ldr	r3, [r0, #20]
   12014:	ldr	ip, [r0, #24]
   12018:	cmp	r3, ip
   1201c:	bcc	11f0c <abort@plt+0x1028>
   12020:	uxtb	r1, r1
   12024:	bl	10e84 <__overflow@plt>
   12028:	b	11f18 <abort@plt+0x1034>
   1202c:	movw	r0, #34116	; 0x8544
   12030:	movt	r0, #1
   12034:	mov	r1, r6
   12038:	bl	10e18 <strchr@plt>
   1203c:	cmp	r0, #0
   12040:	beq	120d4 <abort@plt+0x11f0>
   12044:	sub	r3, r6, #97	; 0x61
   12048:	cmp	r3, #21
   1204c:	ldrls	pc, [pc, r3, lsl #2]
   12050:	b	12538 <abort@plt+0x1654>
   12054:	strdeq	r2, [r1], -ip
   12058:	andeq	r2, r1, r0, asr #9
   1205c:			; <UNDEFINED> instruction: 0x000124b8
   12060:	andeq	r2, r1, r8, lsr r5
   12064:	andeq	r2, r1, ip, ror r4
   12068:	andeq	r2, r1, r0, asr #8
   1206c:	andeq	r2, r1, r8, lsr r5
   12070:	andeq	r2, r1, r8, lsr r5
   12074:	andeq	r2, r1, r8, lsr r5
   12078:	andeq	r2, r1, r8, lsr r5
   1207c:	andeq	r2, r1, r8, lsr r5
   12080:	andeq	r2, r1, r8, lsr r5
   12084:	andeq	r2, r1, r8, lsr r5
   12088:	andeq	r2, r1, r4, lsl #8
   1208c:	andeq	r2, r1, r8, lsr r5
   12090:	andeq	r2, r1, r8, lsr r5
   12094:	andeq	r2, r1, r8, lsr r5
   12098:	andeq	r2, r1, r8, asr #7
   1209c:	andeq	r2, r1, r8, lsr r5
   120a0:	andeq	r2, r1, ip, lsl #7
   120a4:	andeq	r2, r1, r8, lsr r5
   120a8:	andeq	r2, r1, r0, asr r3
   120ac:	sub	r3, r2, #65	; 0x41
   120b0:	cmp	r3, #5
   120b4:	subhi	r1, r2, #48	; 0x30
   120b8:	subls	r1, r2, #55	; 0x37
   120bc:	b	11fc8 <abort@plt+0x10e4>
   120c0:	sub	r3, r2, #65	; 0x41
   120c4:	cmp	r3, #5
   120c8:	subls	r2, r2, #55	; 0x37
   120cc:	subhi	r2, r2, #48	; 0x30
   120d0:	b	11ff4 <abort@plt+0x1110>
   120d4:	and	r3, r6, #223	; 0xdf
   120d8:	cmp	r3, #85	; 0x55
   120dc:	bne	11f3c <abort@plt+0x1058>
   120e0:	cmp	r6, #117	; 0x75
   120e4:	moveq	r7, #4
   120e8:	movne	r7, #8
   120ec:	bl	10df4 <__ctype_b_loc@plt>
   120f0:	ldrb	r3, [r4, #2]
   120f4:	ldr	r1, [r0]
   120f8:	lsl	r2, r3, #1
   120fc:	ldrh	r2, [r1, r2]
   12100:	tst	r2, #4096	; 0x1000
   12104:	beq	12598 <abort@plt+0x16b4>
   12108:	sub	r2, r3, #97	; 0x61
   1210c:	cmp	r2, #5
   12110:	subls	r2, r3, #87	; 0x57
   12114:	bls	12128 <abort@plt+0x1244>
   12118:	sub	r2, r3, #65	; 0x41
   1211c:	cmp	r2, #5
   12120:	subhi	r2, r3, #48	; 0x30
   12124:	subls	r2, r3, #55	; 0x37
   12128:	ldrb	r3, [r4, #3]
   1212c:	lsl	r0, r3, #1
   12130:	ldrh	r0, [r1, r0]
   12134:	tst	r0, #4096	; 0x1000
   12138:	beq	12598 <abort@plt+0x16b4>
   1213c:	sub	ip, r3, #97	; 0x61
   12140:	lsl	r0, r2, #4
   12144:	cmp	ip, #5
   12148:	subls	r3, r3, #87	; 0x57
   1214c:	bls	12160 <abort@plt+0x127c>
   12150:	sub	r2, r3, #65	; 0x41
   12154:	cmp	r2, #5
   12158:	subhi	r3, r3, #48	; 0x30
   1215c:	subls	r3, r3, #55	; 0x37
   12160:	ldrb	r2, [r4, #4]
   12164:	add	r3, r3, r0
   12168:	lsl	r0, r2, #1
   1216c:	ldrh	r0, [r1, r0]
   12170:	tst	r0, #4096	; 0x1000
   12174:	beq	12598 <abort@plt+0x16b4>
   12178:	sub	r0, r2, #97	; 0x61
   1217c:	lsl	r3, r3, #4
   12180:	cmp	r0, #5
   12184:	subls	r2, r2, #87	; 0x57
   12188:	bls	1219c <abort@plt+0x12b8>
   1218c:	sub	r0, r2, #65	; 0x41
   12190:	cmp	r0, #5
   12194:	subhi	r2, r2, #48	; 0x30
   12198:	subls	r2, r2, #55	; 0x37
   1219c:	ldrb	r5, [r4, #5]
   121a0:	add	r3, r2, r3
   121a4:	lsl	r2, r5, #1
   121a8:	ldrh	r2, [r1, r2]
   121ac:	tst	r2, #4096	; 0x1000
   121b0:	beq	12598 <abort@plt+0x16b4>
   121b4:	sub	r2, r5, #97	; 0x61
   121b8:	lsl	r3, r3, #4
   121bc:	cmp	r2, #5
   121c0:	subls	r5, r5, #87	; 0x57
   121c4:	bls	121d8 <abort@plt+0x12f4>
   121c8:	sub	r2, r5, #65	; 0x41
   121cc:	cmp	r2, #5
   121d0:	subhi	r5, r5, #48	; 0x30
   121d4:	subls	r5, r5, #55	; 0x37
   121d8:	cmp	r7, #4
   121dc:	add	r5, r3, r5
   121e0:	add	r8, r4, #6
   121e4:	beq	122a8 <abort@plt+0x13c4>
   121e8:	ldrb	r3, [r4, #6]
   121ec:	lsl	r2, r3, #1
   121f0:	ldrh	r2, [r1, r2]
   121f4:	tst	r2, #4096	; 0x1000
   121f8:	beq	12598 <abort@plt+0x16b4>
   121fc:	sub	r2, r3, #97	; 0x61
   12200:	lsl	r5, r5, #4
   12204:	cmp	r2, #5
   12208:	subls	r3, r3, #87	; 0x57
   1220c:	bhi	12300 <abort@plt+0x141c>
   12210:	ldrb	r2, [r4, #7]
   12214:	add	r5, r5, r3
   12218:	lsl	r3, r2, #1
   1221c:	ldrh	r3, [r1, r3]
   12220:	tst	r3, #4096	; 0x1000
   12224:	beq	12598 <abort@plt+0x16b4>
   12228:	sub	r3, r2, #97	; 0x61
   1222c:	lsl	r5, r5, #4
   12230:	cmp	r3, #5
   12234:	subls	r2, r2, #87	; 0x57
   12238:	bhi	12314 <abort@plt+0x1430>
   1223c:	ldrb	r3, [r4, #8]
   12240:	add	r5, r5, r2
   12244:	lsl	r2, r3, #1
   12248:	ldrh	r2, [r1, r2]
   1224c:	tst	r2, #4096	; 0x1000
   12250:	beq	12598 <abort@plt+0x16b4>
   12254:	sub	r2, r3, #97	; 0x61
   12258:	lsl	r5, r5, #4
   1225c:	cmp	r2, #5
   12260:	subls	r3, r3, #87	; 0x57
   12264:	bhi	12328 <abort@plt+0x1444>
   12268:	cmp	r7, #8
   1226c:	add	r5, r5, r3
   12270:	add	r8, r4, #9
   12274:	bne	122a8 <abort@plt+0x13c4>
   12278:	ldrb	r3, [r4, #9]
   1227c:	lsl	r2, r3, #1
   12280:	ldrh	r2, [r1, r2]
   12284:	tst	r2, #4096	; 0x1000
   12288:	beq	12598 <abort@plt+0x16b4>
   1228c:	sub	r2, r3, #97	; 0x61
   12290:	lsl	r5, r5, #4
   12294:	cmp	r2, #5
   12298:	subls	r3, r3, #87	; 0x57
   1229c:	bhi	1233c <abort@plt+0x1458>
   122a0:	add	r5, r5, r3
   122a4:	add	r8, r4, #10
   122a8:	cmp	r5, #159	; 0x9f
   122ac:	movhi	r3, #0
   122b0:	movls	r3, #1
   122b4:	cmp	r5, #36	; 0x24
   122b8:	moveq	r3, #0
   122bc:	cmp	r3, #0
   122c0:	beq	122d0 <abort@plt+0x13ec>
   122c4:	bic	r3, r5, #32
   122c8:	cmp	r3, #64	; 0x40
   122cc:	bne	125bc <abort@plt+0x16d8>
   122d0:	sub	r3, r5, #55296	; 0xd800
   122d4:	cmp	r3, #2048	; 0x800
   122d8:	bcc	125bc <abort@plt+0x16d8>
   122dc:	movw	r3, #41284	; 0xa144
   122e0:	movt	r3, #2
   122e4:	sub	r4, r8, r4
   122e8:	mov	r1, r5
   122ec:	ldr	r0, [r3]
   122f0:	mov	r2, #0
   122f4:	sub	r4, r4, #1
   122f8:	bl	16b58 <abort@plt+0x5c74>
   122fc:	b	11f18 <abort@plt+0x1034>
   12300:	sub	r2, r3, #65	; 0x41
   12304:	cmp	r2, #5
   12308:	subhi	r3, r3, #48	; 0x30
   1230c:	subls	r3, r3, #55	; 0x37
   12310:	b	12210 <abort@plt+0x132c>
   12314:	sub	r3, r2, #65	; 0x41
   12318:	cmp	r3, #5
   1231c:	subhi	r2, r2, #48	; 0x30
   12320:	subls	r2, r2, #55	; 0x37
   12324:	b	1223c <abort@plt+0x1358>
   12328:	sub	r2, r3, #65	; 0x41
   1232c:	cmp	r2, #5
   12330:	subhi	r3, r3, #48	; 0x30
   12334:	subls	r3, r3, #55	; 0x37
   12338:	b	12268 <abort@plt+0x1384>
   1233c:	sub	r2, r3, #65	; 0x41
   12340:	cmp	r2, #5
   12344:	subls	r3, r3, #55	; 0x37
   12348:	subhi	r3, r3, #48	; 0x30
   1234c:	b	122a0 <abort@plt+0x13bc>
   12350:	movw	r3, #41284	; 0xa144
   12354:	movt	r3, #2
   12358:	ldr	r0, [r3]
   1235c:	mov	r4, #1
   12360:	ldr	r3, [r0, #20]
   12364:	ldr	r2, [r0, #24]
   12368:	cmp	r3, r2
   1236c:	addcc	r1, r3, #1
   12370:	movcc	r2, #11
   12374:	strcc	r1, [r0, #20]
   12378:	strbcc	r2, [r3]
   1237c:	bcc	11f18 <abort@plt+0x1034>
   12380:	mov	r1, #11
   12384:	bl	10e84 <__overflow@plt>
   12388:	b	11f18 <abort@plt+0x1034>
   1238c:	movw	r3, #41284	; 0xa144
   12390:	movt	r3, #2
   12394:	ldr	r0, [r3]
   12398:	mov	r4, #1
   1239c:	ldr	r3, [r0, #20]
   123a0:	ldr	r2, [r0, #24]
   123a4:	cmp	r3, r2
   123a8:	addcc	r1, r3, #1
   123ac:	movcc	r2, #9
   123b0:	strcc	r1, [r0, #20]
   123b4:	strbcc	r2, [r3]
   123b8:	bcc	11f18 <abort@plt+0x1034>
   123bc:	mov	r1, #9
   123c0:	bl	10e84 <__overflow@plt>
   123c4:	b	11f18 <abort@plt+0x1034>
   123c8:	movw	r3, #41284	; 0xa144
   123cc:	movt	r3, #2
   123d0:	ldr	r0, [r3]
   123d4:	mov	r4, #1
   123d8:	ldr	r3, [r0, #20]
   123dc:	ldr	r2, [r0, #24]
   123e0:	cmp	r3, r2
   123e4:	addcc	r1, r3, #1
   123e8:	movcc	r2, #13
   123ec:	strcc	r1, [r0, #20]
   123f0:	strbcc	r2, [r3]
   123f4:	bcc	11f18 <abort@plt+0x1034>
   123f8:	mov	r1, #13
   123fc:	bl	10e84 <__overflow@plt>
   12400:	b	11f18 <abort@plt+0x1034>
   12404:	movw	r3, #41284	; 0xa144
   12408:	movt	r3, #2
   1240c:	ldr	r0, [r3]
   12410:	mov	r4, #1
   12414:	ldr	r3, [r0, #20]
   12418:	ldr	r2, [r0, #24]
   1241c:	cmp	r3, r2
   12420:	addcc	r1, r3, #1
   12424:	movcc	r2, #10
   12428:	strcc	r1, [r0, #20]
   1242c:	strbcc	r2, [r3]
   12430:	bcc	11f18 <abort@plt+0x1034>
   12434:	mov	r1, #10
   12438:	bl	10e84 <__overflow@plt>
   1243c:	b	11f18 <abort@plt+0x1034>
   12440:	movw	r3, #41284	; 0xa144
   12444:	movt	r3, #2
   12448:	ldr	r0, [r3]
   1244c:	mov	r4, #1
   12450:	ldr	r3, [r0, #20]
   12454:	ldr	r2, [r0, #24]
   12458:	cmp	r3, r2
   1245c:	addcc	r1, r3, #1
   12460:	movcc	r2, #12
   12464:	strcc	r1, [r0, #20]
   12468:	strbcc	r2, [r3]
   1246c:	bcc	11f18 <abort@plt+0x1034>
   12470:	mov	r1, #12
   12474:	bl	10e84 <__overflow@plt>
   12478:	b	11f18 <abort@plt+0x1034>
   1247c:	movw	r3, #41284	; 0xa144
   12480:	movt	r3, #2
   12484:	ldr	r0, [r3]
   12488:	mov	r4, #1
   1248c:	ldr	r3, [r0, #20]
   12490:	ldr	r2, [r0, #24]
   12494:	cmp	r3, r2
   12498:	addcc	r1, r3, #1
   1249c:	movcc	r2, #27
   124a0:	strcc	r1, [r0, #20]
   124a4:	strbcc	r2, [r3]
   124a8:	bcc	11f18 <abort@plt+0x1034>
   124ac:	mov	r1, #27
   124b0:	bl	10e84 <__overflow@plt>
   124b4:	b	11f18 <abort@plt+0x1034>
   124b8:	mov	r0, #0
   124bc:	bl	10e00 <exit@plt>
   124c0:	movw	r3, #41284	; 0xa144
   124c4:	movt	r3, #2
   124c8:	ldr	r0, [r3]
   124cc:	mov	r4, #1
   124d0:	ldr	r3, [r0, #20]
   124d4:	ldr	r2, [r0, #24]
   124d8:	cmp	r3, r2
   124dc:	addcc	r1, r3, #1
   124e0:	movcc	r2, #8
   124e4:	strcc	r1, [r0, #20]
   124e8:	strbcc	r2, [r3]
   124ec:	bcc	11f18 <abort@plt+0x1034>
   124f0:	mov	r1, #8
   124f4:	bl	10e84 <__overflow@plt>
   124f8:	b	11f18 <abort@plt+0x1034>
   124fc:	movw	r3, #41284	; 0xa144
   12500:	movt	r3, #2
   12504:	ldr	r0, [r3]
   12508:	mov	r4, #1
   1250c:	ldr	r3, [r0, #20]
   12510:	ldr	r2, [r0, #24]
   12514:	cmp	r3, r2
   12518:	addcc	r1, r3, #1
   1251c:	movcc	r2, #7
   12520:	strcc	r1, [r0, #20]
   12524:	strbcc	r2, [r3]
   12528:	bcc	11f18 <abort@plt+0x1034>
   1252c:	mov	r1, #7
   12530:	bl	10e84 <__overflow@plt>
   12534:	b	11f18 <abort@plt+0x1034>
   12538:	movw	r3, #41284	; 0xa144
   1253c:	movt	r3, #2
   12540:	ldr	r0, [r3]
   12544:	mov	r4, #1
   12548:	ldr	r3, [r0, #20]
   1254c:	ldr	r2, [r0, #24]
   12550:	cmp	r3, r2
   12554:	addcc	r2, r3, #1
   12558:	strcc	r2, [r0, #20]
   1255c:	strbcc	r6, [r3]
   12560:	bcc	11f18 <abort@plt+0x1034>
   12564:	mov	r1, r6
   12568:	bl	10e84 <__overflow@plt>
   1256c:	b	11f18 <abort@plt+0x1034>
   12570:	mov	r3, ip
   12574:	b	11ee8 <abort@plt+0x1004>
   12578:	mov	r1, #0
   1257c:	b	11ee8 <abort@plt+0x1004>
   12580:	mov	r1, #92	; 0x5c
   12584:	bl	10e84 <__overflow@plt>
   12588:	b	11f68 <abort@plt+0x1084>
   1258c:	mov	r1, r4
   12590:	bl	10e84 <__overflow@plt>
   12594:	b	11f94 <abort@plt+0x10b0>
   12598:	mov	r2, #5
   1259c:	movw	r1, #34076	; 0x851c
   125a0:	movt	r1, #1
   125a4:	mov	r0, #0
   125a8:	bl	10d1c <dcgettext@plt>
   125ac:	mov	r2, r0
   125b0:	mov	r1, #0
   125b4:	mov	r0, #1
   125b8:	bl	10d88 <error@plt>
   125bc:	mov	r2, #5
   125c0:	movw	r1, #34128	; 0x8550
   125c4:	movt	r1, #1
   125c8:	mov	r0, #0
   125cc:	bl	10d1c <dcgettext@plt>
   125d0:	mov	r2, r0
   125d4:	mov	r3, r6
   125d8:	str	r7, [sp]
   125dc:	mov	r1, #0
   125e0:	mov	r0, #1
   125e4:	str	r5, [sp, #4]
   125e8:	bl	10d88 <error@plt>
   125ec:	strd	r4, [sp, #-16]!
   125f0:	mov	r5, r1
   125f4:	str	r6, [sp, #8]
   125f8:	mov	r6, r0
   125fc:	str	lr, [sp, #12]
   12600:	bl	10e24 <__errno_location@plt>
   12604:	ldr	r4, [r0]
   12608:	cmp	r4, #0
   1260c:	bne	1267c <abort@plt+0x1798>
   12610:	ldrb	r3, [r5]
   12614:	cmp	r3, #0
   12618:	beq	1266c <abort@plt+0x1788>
   1261c:	cmp	r6, r5
   12620:	mov	r2, #5
   12624:	movweq	r1, #34172	; 0x857c
   12628:	movwne	r1, #34204	; 0x859c
   1262c:	movteq	r1, #1
   12630:	movtne	r1, #1
   12634:	mov	r0, r4
   12638:	bl	10d1c <dcgettext@plt>
   1263c:	mov	r5, r0
   12640:	mov	r0, r6
   12644:	bl	16690 <abort@plt+0x57ac>
   12648:	mov	r3, r0
   1264c:	mov	r2, r5
   12650:	mov	r1, r4
   12654:	mov	r0, r4
   12658:	bl	10d88 <error@plt>
   1265c:	movw	r3, #41292	; 0xa14c
   12660:	movt	r3, #2
   12664:	mov	r2, #1
   12668:	str	r2, [r3]
   1266c:	ldrd	r4, [sp]
   12670:	ldr	r6, [sp, #8]
   12674:	add	sp, sp, #12
   12678:	pop	{pc}		; (ldr pc, [sp], #4)
   1267c:	mov	r0, r6
   12680:	bl	16690 <abort@plt+0x57ac>
   12684:	mov	r3, r0
   12688:	movw	r2, #36444	; 0x8e5c
   1268c:	movt	r2, #1
   12690:	mov	r1, r4
   12694:	mov	r0, #0
   12698:	b	12658 <abort@plt+0x1774>
   1269c:	strd	r4, [sp, #-20]!	; 0xffffffec
   126a0:	mov	r4, r0
   126a4:	strd	r6, [sp, #8]
   126a8:	str	lr, [sp, #16]
   126ac:	sub	sp, sp, #12
   126b0:	ldrb	r3, [r0]
   126b4:	cmp	r3, #39	; 0x27
   126b8:	cmpne	r3, #34	; 0x22
   126bc:	bne	126cc <abort@plt+0x17e8>
   126c0:	ldrb	r6, [r0, #1]
   126c4:	cmp	r6, #0
   126c8:	bne	1271c <abort@plt+0x1838>
   126cc:	bl	10e24 <__errno_location@plt>
   126d0:	mov	r1, #0
   126d4:	mov	r3, r1
   126d8:	mov	r2, r1
   126dc:	str	r1, [r0]
   126e0:	add	r1, sp, #4
   126e4:	mov	r0, r4
   126e8:	bl	10ec0 <__strtoll_internal@plt>
   126ec:	mov	r6, r0
   126f0:	mov	r7, r1
   126f4:	ldr	r1, [sp, #4]
   126f8:	mov	r0, r4
   126fc:	bl	125ec <abort@plt+0x1708>
   12700:	mov	r0, r6
   12704:	mov	r1, r7
   12708:	add	sp, sp, #12
   1270c:	ldrd	r4, [sp]
   12710:	ldrd	r6, [sp, #8]
   12714:	add	sp, sp, #16
   12718:	pop	{pc}		; (ldr pc, [sp], #4)
   1271c:	ldrb	r3, [r0, #2]
   12720:	uxtb	r6, r6
   12724:	mov	r7, #0
   12728:	cmp	r3, #0
   1272c:	beq	12700 <abort@plt+0x181c>
   12730:	movw	r3, #41292	; 0xa14c
   12734:	movt	r3, #2
   12738:	ldrb	r5, [r3, #4]
   1273c:	cmp	r5, #0
   12740:	bne	12700 <abort@plt+0x181c>
   12744:	mov	r2, #5
   12748:	mov	r0, r5
   1274c:	movw	r1, #34240	; 0x85c0
   12750:	movt	r1, #1
   12754:	bl	10d1c <dcgettext@plt>
   12758:	mov	r2, r0
   1275c:	add	r3, r4, #2
   12760:	mov	r1, r5
   12764:	mov	r0, r5
   12768:	bl	10d88 <error@plt>
   1276c:	b	12700 <abort@plt+0x181c>
   12770:	subs	r6, r0, #0
   12774:	str	r7, [sp, #-8]!
   12778:	str	lr, [sp, #4]
   1277c:	sub	sp, sp, #56	; 0x38
   12780:	beq	127c8 <abort@plt+0x18e4>
   12784:	movw	r3, #41280	; 0xa140
   12788:	movt	r3, #2
   1278c:	ldr	r4, [r3]
   12790:	mov	r2, #5
   12794:	movw	r1, #34324	; 0x8614
   12798:	movt	r1, #1
   1279c:	mov	r0, #0
   127a0:	bl	10d1c <dcgettext@plt>
   127a4:	movw	r3, #41308	; 0xa15c
   127a8:	movt	r3, #2
   127ac:	mov	r2, r0
   127b0:	mov	r1, #1
   127b4:	ldr	r3, [r3]
   127b8:	mov	r0, r4
   127bc:	bl	10e60 <__fprintf_chk@plt>
   127c0:	mov	r0, r6
   127c4:	bl	10e00 <exit@plt>
   127c8:	mov	r2, #5
   127cc:	movw	r1, #34364	; 0x863c
   127d0:	movt	r1, #1
   127d4:	movw	r7, #41284	; 0xa144
   127d8:	movt	r7, #2
   127dc:	bl	10d1c <dcgettext@plt>
   127e0:	movw	r3, #41308	; 0xa15c
   127e4:	movt	r3, #2
   127e8:	ldr	r3, [r3]
   127ec:	mov	r1, r0
   127f0:	mov	r0, #1
   127f4:	mov	r2, r3
   127f8:	bl	10e48 <__printf_chk@plt>
   127fc:	mov	r2, #5
   12800:	movw	r1, #34416	; 0x8670
   12804:	movt	r1, #1
   12808:	mov	r0, r6
   1280c:	bl	10d1c <dcgettext@plt>
   12810:	ldr	r1, [r7]
   12814:	bl	10c74 <fputs_unlocked@plt>
   12818:	mov	r2, #5
   1281c:	movw	r1, #34492	; 0x86bc
   12820:	movt	r1, #1
   12824:	mov	r0, r6
   12828:	bl	10d1c <dcgettext@plt>
   1282c:	ldr	r1, [r7]
   12830:	bl	10c74 <fputs_unlocked@plt>
   12834:	mov	r2, #5
   12838:	movw	r1, #34540	; 0x86ec
   1283c:	movt	r1, #1
   12840:	mov	r0, r6
   12844:	bl	10d1c <dcgettext@plt>
   12848:	ldr	r1, [r7]
   1284c:	bl	10c74 <fputs_unlocked@plt>
   12850:	mov	r2, #5
   12854:	movw	r1, #34596	; 0x8724
   12858:	movt	r1, #1
   1285c:	mov	r0, r6
   12860:	bl	10d1c <dcgettext@plt>
   12864:	ldr	r1, [r7]
   12868:	bl	10c74 <fputs_unlocked@plt>
   1286c:	mov	r2, #5
   12870:	movw	r1, #34696	; 0x8788
   12874:	movt	r1, #1
   12878:	mov	r0, r6
   1287c:	bl	10d1c <dcgettext@plt>
   12880:	ldr	r1, [r7]
   12884:	bl	10c74 <fputs_unlocked@plt>
   12888:	mov	r2, #5
   1288c:	movw	r1, #34928	; 0x8870
   12890:	movt	r1, #1
   12894:	mov	r0, r6
   12898:	bl	10d1c <dcgettext@plt>
   1289c:	ldr	r1, [r7]
   128a0:	bl	10c74 <fputs_unlocked@plt>
   128a4:	mov	r2, #5
   128a8:	movw	r1, #35180	; 0x896c
   128ac:	movt	r1, #1
   128b0:	mov	r0, r6
   128b4:	bl	10d1c <dcgettext@plt>
   128b8:	ldr	r1, [r7]
   128bc:	bl	10c74 <fputs_unlocked@plt>
   128c0:	mov	r2, #5
   128c4:	movw	r1, #35628	; 0x8b2c
   128c8:	movt	r1, #1
   128cc:	mov	r0, r6
   128d0:	bl	10d1c <dcgettext@plt>
   128d4:	mov	r1, r0
   128d8:	movw	r2, #34316	; 0x860c
   128dc:	movt	r2, #1
   128e0:	mov	r0, #1
   128e4:	bl	10e48 <__printf_chk@plt>
   128e8:	movw	lr, #34020	; 0x84e4
   128ec:	movt	lr, #1
   128f0:	ldr	ip, [lr]
   128f4:	ldr	r4, [lr, #4]
   128f8:	ldrd	r8, [lr, #8]
   128fc:	subs	r1, ip, #0
   12900:	str	ip, [sp]
   12904:	ldrd	r2, [lr, #16]
   12908:	str	r4, [sp, #4]
   1290c:	ldrd	r4, [lr, #24]
   12910:	strd	r8, [sp, #8]
   12914:	ldrd	r8, [lr, #32]
   12918:	strd	r2, [sp, #16]
   1291c:	ldrd	r2, [lr, #40]	; 0x28
   12920:	strd	r4, [sp, #24]
   12924:	ldrd	r4, [lr, #48]	; 0x30
   12928:	strd	r8, [sp, #32]
   1292c:	strd	r2, [sp, #40]	; 0x28
   12930:	strd	r4, [sp, #48]	; 0x30
   12934:	movwne	r5, #34316	; 0x860c
   12938:	mov	r4, sp
   1293c:	movtne	r5, #1
   12940:	bne	12a38 <abort@plt+0x1b54>
   12944:	ldr	r4, [r4, #4]
   12948:	movw	r1, #35820	; 0x8bec
   1294c:	movt	r1, #1
   12950:	mov	r2, #5
   12954:	cmp	r4, #0
   12958:	beq	12a4c <abort@plt+0x1b68>
   1295c:	mov	r0, #0
   12960:	bl	10d1c <dcgettext@plt>
   12964:	mov	r1, r0
   12968:	movw	r3, #35844	; 0x8c04
   1296c:	movt	r3, #1
   12970:	movw	r2, #35884	; 0x8c2c
   12974:	movt	r2, #1
   12978:	mov	r0, #1
   1297c:	bl	10e48 <__printf_chk@plt>
   12980:	mov	r1, #0
   12984:	mov	r0, #5
   12988:	bl	10e90 <setlocale@plt>
   1298c:	cmp	r0, #0
   12990:	movweq	r5, #34316	; 0x860c
   12994:	movteq	r5, #1
   12998:	beq	129bc <abort@plt+0x1ad8>
   1299c:	movw	r1, #35900	; 0x8c3c
   129a0:	movt	r1, #1
   129a4:	mov	r2, #3
   129a8:	movw	r5, #34316	; 0x860c
   129ac:	movt	r5, #1
   129b0:	bl	10ed8 <strncmp@plt>
   129b4:	cmp	r0, #0
   129b8:	bne	12b04 <abort@plt+0x1c20>
   129bc:	mov	r2, #5
   129c0:	movw	r1, #35976	; 0x8c88
   129c4:	movt	r1, #1
   129c8:	mov	r0, #0
   129cc:	bl	10d1c <dcgettext@plt>
   129d0:	mov	r1, r0
   129d4:	movw	r3, #34316	; 0x860c
   129d8:	movt	r3, #1
   129dc:	movw	r2, #35844	; 0x8c04
   129e0:	movt	r2, #1
   129e4:	mov	r0, #1
   129e8:	bl	10e48 <__printf_chk@plt>
   129ec:	mov	r2, #5
   129f0:	movw	r1, #36004	; 0x8ca4
   129f4:	movt	r1, #1
   129f8:	mov	r0, #0
   129fc:	bl	10d1c <dcgettext@plt>
   12a00:	movw	r2, #36312	; 0x8dd8
   12a04:	movt	r2, #1
   12a08:	cmp	r4, r5
   12a0c:	movw	r3, #34488	; 0x86b8
   12a10:	movt	r3, #1
   12a14:	mov	r1, r0
   12a18:	moveq	r3, r2
   12a1c:	mov	r2, r4
   12a20:	mov	r0, #1
   12a24:	bl	10e48 <__printf_chk@plt>
   12a28:	b	127c0 <abort@plt+0x18dc>
   12a2c:	ldr	r1, [r4, #8]!
   12a30:	cmp	r1, #0
   12a34:	beq	12944 <abort@plt+0x1a60>
   12a38:	mov	r0, r5
   12a3c:	bl	10c98 <strcmp@plt>
   12a40:	cmp	r0, #0
   12a44:	bne	12a2c <abort@plt+0x1b48>
   12a48:	b	12944 <abort@plt+0x1a60>
   12a4c:	mov	r0, r4
   12a50:	bl	10d1c <dcgettext@plt>
   12a54:	mov	r1, r0
   12a58:	movw	r3, #35844	; 0x8c04
   12a5c:	movt	r3, #1
   12a60:	movw	r2, #35884	; 0x8c2c
   12a64:	movt	r2, #1
   12a68:	mov	r0, #1
   12a6c:	bl	10e48 <__printf_chk@plt>
   12a70:	mov	r1, r4
   12a74:	mov	r0, #5
   12a78:	bl	10e90 <setlocale@plt>
   12a7c:	cmp	r0, #0
   12a80:	beq	12a9c <abort@plt+0x1bb8>
   12a84:	movw	r1, #35900	; 0x8c3c
   12a88:	movt	r1, #1
   12a8c:	mov	r2, #3
   12a90:	bl	10ed8 <strncmp@plt>
   12a94:	cmp	r0, #0
   12a98:	bne	12af8 <abort@plt+0x1c14>
   12a9c:	mov	r2, #5
   12aa0:	movw	r1, #35976	; 0x8c88
   12aa4:	movt	r1, #1
   12aa8:	mov	r0, #0
   12aac:	bl	10d1c <dcgettext@plt>
   12ab0:	mov	r1, r0
   12ab4:	movw	r3, #34316	; 0x860c
   12ab8:	movt	r3, #1
   12abc:	movw	r2, #35844	; 0x8c04
   12ac0:	movt	r2, #1
   12ac4:	mov	r0, #1
   12ac8:	bl	10e48 <__printf_chk@plt>
   12acc:	movw	r1, #36004	; 0x8ca4
   12ad0:	movt	r1, #1
   12ad4:	mov	r2, #5
   12ad8:	mov	r0, #0
   12adc:	bl	10d1c <dcgettext@plt>
   12ae0:	movw	r4, #34316	; 0x860c
   12ae4:	movt	r4, #1
   12ae8:	movw	r3, #36312	; 0x8dd8
   12aec:	movt	r3, #1
   12af0:	mov	r1, r0
   12af4:	b	12a1c <abort@plt+0x1b38>
   12af8:	movw	r5, #34316	; 0x860c
   12afc:	movt	r5, #1
   12b00:	mov	r4, r5
   12b04:	mov	r2, #5
   12b08:	movw	r1, #35904	; 0x8c40
   12b0c:	movt	r1, #1
   12b10:	mov	r0, #0
   12b14:	bl	10d1c <dcgettext@plt>
   12b18:	ldr	r1, [r7]
   12b1c:	bl	10c74 <fputs_unlocked@plt>
   12b20:	b	129bc <abort@plt+0x1ad8>
   12b24:	strd	r4, [sp, #-16]!
   12b28:	mov	r4, r1
   12b2c:	mov	r5, r0
   12b30:	str	r6, [sp, #8]
   12b34:	str	lr, [sp, #12]
   12b38:	vpush	{d8}
   12b3c:	sub	sp, sp, #8
   12b40:	mov	r1, sp
   12b44:	bl	10cf8 <strtold@plt>
   12b48:	ldr	r3, [sp]
   12b4c:	vmov.f64	d8, d0
   12b50:	ldrb	r3, [r3]
   12b54:	cmp	r3, #0
   12b58:	bne	12b84 <abort@plt+0x1ca0>
   12b5c:	cmp	r4, #0
   12b60:	vmov.f64	d0, d8
   12b64:	ldrne	r3, [sp]
   12b68:	strne	r3, [r4]
   12b6c:	add	sp, sp, #8
   12b70:	vpop	{d8}
   12b74:	ldrd	r4, [sp]
   12b78:	ldr	r6, [sp, #8]
   12b7c:	add	sp, sp, #12
   12b80:	pop	{pc}		; (ldr pc, [sp], #4)
   12b84:	bl	10e24 <__errno_location@plt>
   12b88:	mov	r6, r0
   12b8c:	add	r1, sp, #4
   12b90:	mov	r0, r5
   12b94:	ldr	r5, [r6]
   12b98:	bl	17f18 <abort@plt+0x7034>
   12b9c:	ldrd	r2, [sp]
   12ba0:	cmp	r2, r3
   12ba4:	vmovcc.f64	d8, d0
   12ba8:	strcc	r3, [sp]
   12bac:	strcs	r5, [r6]
   12bb0:	b	12b5c <abort@plt+0x1c78>
   12bb4:	movw	r3, #41300	; 0xa154
   12bb8:	movt	r3, #2
   12bbc:	str	r0, [r3]
   12bc0:	bx	lr
   12bc4:	movw	r3, #41300	; 0xa154
   12bc8:	movt	r3, #2
   12bcc:	strb	r0, [r3, #4]
   12bd0:	bx	lr
   12bd4:	movw	r3, #41284	; 0xa144
   12bd8:	movt	r3, #2
   12bdc:	strd	r4, [sp, #-16]!
   12be0:	ldr	r0, [r3]
   12be4:	str	r6, [sp, #8]
   12be8:	str	lr, [sp, #12]
   12bec:	sub	sp, sp, #8
   12bf0:	bl	17fe0 <abort@plt+0x70fc>
   12bf4:	cmp	r0, #0
   12bf8:	beq	12c24 <abort@plt+0x1d40>
   12bfc:	movw	r4, #41300	; 0xa154
   12c00:	movt	r4, #2
   12c04:	ldrb	r6, [r4, #4]
   12c08:	bl	10e24 <__errno_location@plt>
   12c0c:	mov	r5, r0
   12c10:	cmp	r6, #0
   12c14:	beq	12c50 <abort@plt+0x1d6c>
   12c18:	ldr	r3, [r0]
   12c1c:	cmp	r3, #32
   12c20:	bne	12c50 <abort@plt+0x1d6c>
   12c24:	movw	r3, #41280	; 0xa140
   12c28:	movt	r3, #2
   12c2c:	ldr	r0, [r3]
   12c30:	bl	17fe0 <abort@plt+0x70fc>
   12c34:	cmp	r0, #0
   12c38:	bne	12c98 <abort@plt+0x1db4>
   12c3c:	add	sp, sp, #8
   12c40:	ldrd	r4, [sp]
   12c44:	ldr	r6, [sp, #8]
   12c48:	add	sp, sp, #12
   12c4c:	pop	{pc}		; (ldr pc, [sp], #4)
   12c50:	movw	r1, #36428	; 0x8e4c
   12c54:	movt	r1, #1
   12c58:	mov	r2, #5
   12c5c:	mov	r0, #0
   12c60:	bl	10d1c <dcgettext@plt>
   12c64:	mov	r6, r0
   12c68:	ldr	r0, [r4]
   12c6c:	cmp	r0, #0
   12c70:	beq	12ca8 <abort@plt+0x1dc4>
   12c74:	ldr	r4, [r5]
   12c78:	bl	15b14 <abort@plt+0x4c30>
   12c7c:	mov	r3, r0
   12c80:	movw	r2, #36440	; 0x8e58
   12c84:	movt	r2, #1
   12c88:	mov	r0, #0
   12c8c:	str	r6, [sp]
   12c90:	mov	r1, r4
   12c94:	bl	10d88 <error@plt>
   12c98:	movw	r3, #41204	; 0xa0f4
   12c9c:	movt	r3, #2
   12ca0:	ldr	r0, [r3]
   12ca4:	bl	10cc8 <_exit@plt>
   12ca8:	mov	r3, r6
   12cac:	movw	r2, #36444	; 0x8e5c
   12cb0:	movt	r2, #1
   12cb4:	ldr	r1, [r5]
   12cb8:	bl	10d88 <error@plt>
   12cbc:	b	12c98 <abort@plt+0x1db4>
   12cc0:	strd	r4, [sp, #-12]!
   12cc4:	mov	r5, r0
   12cc8:	str	lr, [sp, #8]
   12ccc:	sub	sp, sp, #12
   12cd0:	bl	10e24 <__errno_location@plt>
   12cd4:	mov	r4, r0
   12cd8:	mov	r2, #0
   12cdc:	ldr	r3, [r4]
   12ce0:	mov	r0, r5
   12ce4:	str	r2, [r4]
   12ce8:	str	r3, [sp]
   12cec:	str	r3, [sp, #4]
   12cf0:	bl	10cb0 <free@plt>
   12cf4:	ldr	r3, [r4]
   12cf8:	add	r2, sp, #8
   12cfc:	clz	r3, r3
   12d00:	lsr	r3, r3, #5
   12d04:	add	r3, r2, r3, lsl #2
   12d08:	ldr	r3, [r3, #-8]
   12d0c:	str	r3, [r4]
   12d10:	add	sp, sp, #12
   12d14:	ldrd	r4, [sp]
   12d18:	add	sp, sp, #8
   12d1c:	pop	{pc}		; (ldr pc, [sp], #4)
   12d20:	strd	r4, [sp, #-16]!
   12d24:	subs	r4, r0, #0
   12d28:	str	r6, [sp, #8]
   12d2c:	str	lr, [sp, #12]
   12d30:	beq	12dc8 <abort@plt+0x1ee4>
   12d34:	mov	r1, #47	; 0x2f
   12d38:	bl	10e9c <strrchr@plt>
   12d3c:	subs	r5, r0, #0
   12d40:	beq	12da0 <abort@plt+0x1ebc>
   12d44:	add	r6, r5, #1
   12d48:	sub	r3, r6, r4
   12d4c:	cmp	r3, #6
   12d50:	ble	12da0 <abort@plt+0x1ebc>
   12d54:	movw	r1, #36504	; 0x8e98
   12d58:	movt	r1, #1
   12d5c:	mov	r2, #7
   12d60:	sub	r0, r5, #6
   12d64:	bl	10ed8 <strncmp@plt>
   12d68:	cmp	r0, #0
   12d6c:	bne	12da0 <abort@plt+0x1ebc>
   12d70:	movw	r1, #36512	; 0x8ea0
   12d74:	movt	r1, #1
   12d78:	mov	r2, #3
   12d7c:	mov	r0, r6
   12d80:	bl	10ed8 <strncmp@plt>
   12d84:	cmp	r0, #0
   12d88:	movne	r4, r6
   12d8c:	bne	12da0 <abort@plt+0x1ebc>
   12d90:	add	r4, r5, #4
   12d94:	movw	r3, #41272	; 0xa138
   12d98:	movt	r3, #2
   12d9c:	str	r4, [r3]
   12da0:	movw	r2, #41308	; 0xa15c
   12da4:	movt	r2, #2
   12da8:	ldr	r6, [sp, #8]
   12dac:	movw	r3, #41276	; 0xa13c
   12db0:	movt	r3, #2
   12db4:	str	r4, [r2]
   12db8:	str	r4, [r3]
   12dbc:	ldrd	r4, [sp]
   12dc0:	add	sp, sp, #12
   12dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   12dc8:	movw	r3, #41280	; 0xa140
   12dcc:	movt	r3, #2
   12dd0:	movw	r0, #36448	; 0x8e60
   12dd4:	movt	r0, #1
   12dd8:	ldr	r3, [r3]
   12ddc:	mov	r2, #55	; 0x37
   12de0:	mov	r1, #1
   12de4:	bl	10d4c <fwrite@plt>
   12de8:	bl	10ee4 <abort@plt>
   12dec:	mov	r2, #5
   12df0:	strd	r4, [sp, #-16]!
   12df4:	mov	r5, r0
   12df8:	str	r6, [sp, #8]
   12dfc:	mov	r6, r1
   12e00:	mov	r1, r0
   12e04:	mov	r0, #0
   12e08:	str	lr, [sp, #12]
   12e0c:	bl	10d1c <dcgettext@plt>
   12e10:	cmp	r5, r0
   12e14:	mov	r4, r0
   12e18:	beq	12e30 <abort@plt+0x1f4c>
   12e1c:	mov	r0, r4
   12e20:	ldrd	r4, [sp]
   12e24:	ldr	r6, [sp, #8]
   12e28:	add	sp, sp, #12
   12e2c:	pop	{pc}		; (ldr pc, [sp], #4)
   12e30:	bl	1824c <abort@plt+0x7368>
   12e34:	ldrb	r3, [r0]
   12e38:	bic	r3, r3, #32
   12e3c:	cmp	r3, #85	; 0x55
   12e40:	bne	12ea8 <abort@plt+0x1fc4>
   12e44:	ldrb	r3, [r0, #1]
   12e48:	bic	r3, r3, #32
   12e4c:	cmp	r3, #84	; 0x54
   12e50:	bne	12f28 <abort@plt+0x2044>
   12e54:	ldrb	r3, [r0, #2]
   12e58:	bic	r3, r3, #32
   12e5c:	cmp	r3, #70	; 0x46
   12e60:	bne	12f28 <abort@plt+0x2044>
   12e64:	ldrb	r3, [r0, #3]
   12e68:	cmp	r3, #45	; 0x2d
   12e6c:	bne	12f28 <abort@plt+0x2044>
   12e70:	ldrb	r3, [r0, #4]
   12e74:	cmp	r3, #56	; 0x38
   12e78:	bne	12f28 <abort@plt+0x2044>
   12e7c:	ldrb	r3, [r0, #5]
   12e80:	cmp	r3, #0
   12e84:	bne	12f28 <abort@plt+0x2044>
   12e88:	ldrb	r2, [r4]
   12e8c:	movw	r3, #36604	; 0x8efc
   12e90:	movt	r3, #1
   12e94:	movw	r4, #36616	; 0x8f08
   12e98:	movt	r4, #1
   12e9c:	cmp	r2, #96	; 0x60
   12ea0:	movne	r4, r3
   12ea4:	b	12e1c <abort@plt+0x1f38>
   12ea8:	cmp	r3, #71	; 0x47
   12eac:	bne	12f28 <abort@plt+0x2044>
   12eb0:	ldrb	r3, [r0, #1]
   12eb4:	bic	r3, r3, #32
   12eb8:	cmp	r3, #66	; 0x42
   12ebc:	bne	12f28 <abort@plt+0x2044>
   12ec0:	ldrb	r3, [r0, #2]
   12ec4:	cmp	r3, #49	; 0x31
   12ec8:	bne	12f28 <abort@plt+0x2044>
   12ecc:	ldrb	r3, [r0, #3]
   12ed0:	cmp	r3, #56	; 0x38
   12ed4:	bne	12f28 <abort@plt+0x2044>
   12ed8:	ldrb	r3, [r0, #4]
   12edc:	cmp	r3, #48	; 0x30
   12ee0:	bne	12f28 <abort@plt+0x2044>
   12ee4:	ldrb	r3, [r0, #5]
   12ee8:	cmp	r3, #51	; 0x33
   12eec:	bne	12f28 <abort@plt+0x2044>
   12ef0:	ldrb	r3, [r0, #6]
   12ef4:	cmp	r3, #48	; 0x30
   12ef8:	bne	12f28 <abort@plt+0x2044>
   12efc:	ldrb	r3, [r0, #7]
   12f00:	cmp	r3, #0
   12f04:	bne	12f28 <abort@plt+0x2044>
   12f08:	ldrb	r2, [r4]
   12f0c:	movw	r3, #36608	; 0x8f00
   12f10:	movt	r3, #1
   12f14:	movw	r4, #36612	; 0x8f04
   12f18:	movt	r4, #1
   12f1c:	cmp	r2, #96	; 0x60
   12f20:	movne	r4, r3
   12f24:	b	12e1c <abort@plt+0x1f38>
   12f28:	movw	r3, #36620	; 0x8f0c
   12f2c:	movt	r3, #1
   12f30:	cmp	r6, #9
   12f34:	movw	r4, #36600	; 0x8ef8
   12f38:	movt	r4, #1
   12f3c:	movne	r4, r3
   12f40:	b	12e1c <abort@plt+0x1f38>
   12f44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12f48:	strd	r6, [sp, #8]
   12f4c:	strd	r8, [sp, #16]
   12f50:	mov	r8, r3
   12f54:	strd	sl, [sp, #24]
   12f58:	mov	fp, r0
   12f5c:	mov	sl, r1
   12f60:	str	lr, [sp, #32]
   12f64:	sub	sp, sp, #140	; 0x8c
   12f68:	ldr	r3, [sp, #180]	; 0xb4
   12f6c:	str	r2, [sp, #28]
   12f70:	and	r4, r3, #2
   12f74:	ubfx	r3, r3, #1, #1
   12f78:	str	r3, [sp, #44]	; 0x2c
   12f7c:	bl	10d64 <__ctype_get_mb_cur_max@plt>
   12f80:	ldr	r3, [sp, #176]	; 0xb0
   12f84:	str	r0, [sp, #76]	; 0x4c
   12f88:	cmp	r3, #10
   12f8c:	ldrls	pc, [pc, r3, lsl #2]
   12f90:	b	1492c <abort@plt+0x3a48>
   12f94:	andeq	r3, r1, r4, lsl r4
   12f98:	andeq	r3, r1, r0, lsr r5
   12f9c:	andeq	r3, r1, ip, lsr #21
   12fa0:	muleq	r1, ip, r5
   12fa4:	andeq	r3, r1, ip, lsl r3
   12fa8:	muleq	r1, r8, r3
   12fac:	andeq	r3, r1, r0, ror r4
   12fb0:	ldrdeq	r3, [r1], -r8
   12fb4:	andeq	r2, r1, r0, asr #31
   12fb8:	andeq	r2, r1, r0, asr #31
   12fbc:	andeq	r2, r1, r0, asr #31
   12fc0:	ldr	r3, [sp, #176]	; 0xb0
   12fc4:	cmp	r3, #10
   12fc8:	beq	12ff4 <abort@plt+0x2110>
   12fcc:	mov	r1, r3
   12fd0:	movw	r0, #36624	; 0x8f10
   12fd4:	movt	r0, #1
   12fd8:	bl	12dec <abort@plt+0x1f08>
   12fdc:	str	r0, [sp, #188]	; 0xbc
   12fe0:	movw	r0, #36620	; 0x8f0c
   12fe4:	movt	r0, #1
   12fe8:	ldr	r1, [sp, #176]	; 0xb0
   12fec:	bl	12dec <abort@plt+0x1f08>
   12ff0:	str	r0, [sp, #192]	; 0xc0
   12ff4:	cmp	r4, #0
   12ff8:	movne	r4, #0
   12ffc:	beq	146b8 <abort@plt+0x37d4>
   13000:	mov	r5, #0
   13004:	ldr	r0, [sp, #192]	; 0xc0
   13008:	mov	r9, r5
   1300c:	str	r5, [sp, #64]	; 0x40
   13010:	bl	10e0c <strlen@plt>
   13014:	mov	r3, #1
   13018:	ldr	r2, [sp, #44]	; 0x2c
   1301c:	cmp	r0, r5
   13020:	moveq	r2, r5
   13024:	str	r3, [sp, #32]
   13028:	str	r3, [sp, #48]	; 0x30
   1302c:	str	r5, [sp, #52]	; 0x34
   13030:	str	r3, [sp, #60]	; 0x3c
   13034:	ldr	r3, [sp, #180]	; 0xb4
   13038:	str	r0, [sp, #56]	; 0x38
   1303c:	str	r5, [sp, #68]	; 0x44
   13040:	str	r5, [sp, #80]	; 0x50
   13044:	str	r5, [sp, #84]	; 0x54
   13048:	and	r3, r3, #1
   1304c:	str	r2, [sp, #88]	; 0x58
   13050:	str	r3, [sp, #92]	; 0x5c
   13054:	ldr	r3, [sp, #180]	; 0xb4
   13058:	and	r3, r3, #4
   1305c:	str	r3, [sp, #96]	; 0x60
   13060:	ldr	r3, [sp, #192]	; 0xc0
   13064:	str	r3, [sp, #72]	; 0x48
   13068:	mov	r3, fp
   1306c:	mov	r7, #0
   13070:	mov	fp, r9
   13074:	mov	r9, r3
   13078:	cmn	r8, #1
   1307c:	beq	13680 <abort@plt+0x279c>
   13080:	subs	r6, r8, r7
   13084:	movne	r6, #1
   13088:	cmp	r6, #0
   1308c:	beq	13698 <abort@plt+0x27b4>
   13090:	ldr	r0, [sp, #28]
   13094:	ldr	r3, [sp, #48]	; 0x30
   13098:	cmp	r3, #0
   1309c:	add	r3, r0, r7
   130a0:	str	r3, [sp, #36]	; 0x24
   130a4:	beq	13b24 <abort@plt+0x2c40>
   130a8:	ldr	r2, [sp, #56]	; 0x38
   130ac:	cmp	r2, #0
   130b0:	beq	14024 <abort@plt+0x3140>
   130b4:	cmp	r2, #1
   130b8:	mov	r3, r2
   130bc:	movls	r3, #0
   130c0:	movhi	r3, #1
   130c4:	cmn	r8, #1
   130c8:	add	r5, r7, r2
   130cc:	movne	r3, #0
   130d0:	cmp	r3, #0
   130d4:	beq	130e0 <abort@plt+0x21fc>
   130d8:	bl	10e0c <strlen@plt>
   130dc:	mov	r8, r0
   130e0:	cmp	r5, r8
   130e4:	bhi	14024 <abort@plt+0x3140>
   130e8:	ldr	r0, [sp, #36]	; 0x24
   130ec:	ldr	r2, [sp, #56]	; 0x38
   130f0:	ldr	r1, [sp, #72]	; 0x48
   130f4:	bl	10d04 <memcmp@plt>
   130f8:	cmp	r0, #0
   130fc:	bne	14024 <abort@plt+0x3140>
   13100:	ldr	r3, [sp, #44]	; 0x2c
   13104:	cmp	r3, #0
   13108:	bne	147d0 <abort@plt+0x38ec>
   1310c:	ldr	r3, [sp, #36]	; 0x24
   13110:	ldrb	r5, [r3]
   13114:	cmp	r5, #126	; 0x7e
   13118:	ldrls	pc, [pc, r5, lsl #2]
   1311c:	b	145b8 <abort@plt+0x36d4>
   13120:	strdeq	r3, [r1], -r4
   13124:			; <UNDEFINED> instruction: 0x000145b8
   13128:			; <UNDEFINED> instruction: 0x000145b8
   1312c:			; <UNDEFINED> instruction: 0x000145b8
   13130:			; <UNDEFINED> instruction: 0x000145b8
   13134:			; <UNDEFINED> instruction: 0x000145b8
   13138:			; <UNDEFINED> instruction: 0x000145b8
   1313c:	andeq	r3, r1, ip, asr #14
   13140:	andeq	r3, r1, r4, asr #14
   13144:	andeq	r3, r1, r4, asr r7
   13148:	ldrdeq	r3, [r1], -r8
   1314c:	andeq	r3, r1, r8, asr #17
   13150:	strdeq	r3, [r1], -r0
   13154:	andeq	r3, r1, r4, lsr #17
   13158:			; <UNDEFINED> instruction: 0x000145b8
   1315c:			; <UNDEFINED> instruction: 0x000145b8
   13160:			; <UNDEFINED> instruction: 0x000145b8
   13164:			; <UNDEFINED> instruction: 0x000145b8
   13168:			; <UNDEFINED> instruction: 0x000145b8
   1316c:			; <UNDEFINED> instruction: 0x000145b8
   13170:			; <UNDEFINED> instruction: 0x000145b8
   13174:			; <UNDEFINED> instruction: 0x000145b8
   13178:			; <UNDEFINED> instruction: 0x000145b8
   1317c:			; <UNDEFINED> instruction: 0x000145b8
   13180:			; <UNDEFINED> instruction: 0x000145b8
   13184:			; <UNDEFINED> instruction: 0x000145b8
   13188:			; <UNDEFINED> instruction: 0x000145b8
   1318c:			; <UNDEFINED> instruction: 0x000145b8
   13190:			; <UNDEFINED> instruction: 0x000145b8
   13194:			; <UNDEFINED> instruction: 0x000145b8
   13198:			; <UNDEFINED> instruction: 0x000145b8
   1319c:			; <UNDEFINED> instruction: 0x000145b8
   131a0:	andeq	r3, r1, r0, asr r9
   131a4:	andeq	r3, r1, r4, asr #18
   131a8:	andeq	r3, r1, r4, asr #18
   131ac:	andeq	r3, r1, r8, lsr r9
   131b0:	andeq	r3, r1, r4, asr #18
   131b4:	andeq	r3, r1, ip, lsl sl
   131b8:	andeq	r3, r1, r4, asr #18
   131bc:	andeq	r3, r1, ip, lsl #21
   131c0:	andeq	r3, r1, r4, asr #18
   131c4:	andeq	r3, r1, r4, asr #18
   131c8:	andeq	r3, r1, r4, asr #18
   131cc:	andeq	r3, r1, ip, lsl sl
   131d0:	andeq	r3, r1, ip, lsl sl
   131d4:	andeq	r3, r1, ip, lsl sl
   131d8:	andeq	r3, r1, ip, lsl sl
   131dc:	andeq	r3, r1, ip, lsl sl
   131e0:	andeq	r3, r1, ip, lsl sl
   131e4:	andeq	r3, r1, ip, lsl sl
   131e8:	andeq	r3, r1, ip, lsl sl
   131ec:	andeq	r3, r1, ip, lsl sl
   131f0:	andeq	r3, r1, ip, lsl sl
   131f4:	andeq	r3, r1, ip, lsl sl
   131f8:	andeq	r3, r1, ip, lsl sl
   131fc:	andeq	r3, r1, ip, lsl sl
   13200:	andeq	r3, r1, ip, lsl sl
   13204:	andeq	r3, r1, ip, lsl sl
   13208:	andeq	r3, r1, ip, lsl sl
   1320c:	andeq	r3, r1, r4, asr #18
   13210:	andeq	r3, r1, r4, asr #18
   13214:	andeq	r3, r1, r4, asr #18
   13218:	andeq	r3, r1, r4, asr #18
   1321c:	andeq	r3, r1, ip, lsr sl
   13220:			; <UNDEFINED> instruction: 0x000145b8
   13224:	andeq	r3, r1, ip, lsl sl
   13228:	andeq	r3, r1, ip, lsl sl
   1322c:	andeq	r3, r1, ip, lsl sl
   13230:	andeq	r3, r1, ip, lsl sl
   13234:	andeq	r3, r1, ip, lsl sl
   13238:	andeq	r3, r1, ip, lsl sl
   1323c:	andeq	r3, r1, ip, lsl sl
   13240:	andeq	r3, r1, ip, lsl sl
   13244:	andeq	r3, r1, ip, lsl sl
   13248:	andeq	r3, r1, ip, lsl sl
   1324c:	andeq	r3, r1, ip, lsl sl
   13250:	andeq	r3, r1, ip, lsl sl
   13254:	andeq	r3, r1, ip, lsl sl
   13258:	andeq	r3, r1, ip, lsl sl
   1325c:	andeq	r3, r1, ip, lsl sl
   13260:	andeq	r3, r1, ip, lsl sl
   13264:	andeq	r3, r1, ip, lsl sl
   13268:	andeq	r3, r1, ip, lsl sl
   1326c:	andeq	r3, r1, ip, lsl sl
   13270:	andeq	r3, r1, ip, lsl sl
   13274:	andeq	r3, r1, ip, lsl sl
   13278:	andeq	r3, r1, ip, lsl sl
   1327c:	andeq	r3, r1, ip, lsl sl
   13280:	andeq	r3, r1, ip, lsl sl
   13284:	andeq	r3, r1, ip, lsl sl
   13288:	andeq	r3, r1, ip, lsl sl
   1328c:	andeq	r3, r1, r4, asr #18
   13290:	andeq	r3, r1, r0, ror #19
   13294:	andeq	r3, r1, ip, lsl sl
   13298:	andeq	r3, r1, r4, asr #18
   1329c:	andeq	r3, r1, ip, lsl sl
   132a0:	andeq	r3, r1, r4, asr #18
   132a4:	andeq	r3, r1, ip, lsl sl
   132a8:	andeq	r3, r1, ip, lsl sl
   132ac:	andeq	r3, r1, ip, lsl sl
   132b0:	andeq	r3, r1, ip, lsl sl
   132b4:	andeq	r3, r1, ip, lsl sl
   132b8:	andeq	r3, r1, ip, lsl sl
   132bc:	andeq	r3, r1, ip, lsl sl
   132c0:	andeq	r3, r1, ip, lsl sl
   132c4:	andeq	r3, r1, ip, lsl sl
   132c8:	andeq	r3, r1, ip, lsl sl
   132cc:	andeq	r3, r1, ip, lsl sl
   132d0:	andeq	r3, r1, ip, lsl sl
   132d4:	andeq	r3, r1, ip, lsl sl
   132d8:	andeq	r3, r1, ip, lsl sl
   132dc:	andeq	r3, r1, ip, lsl sl
   132e0:	andeq	r3, r1, ip, lsl sl
   132e4:	andeq	r3, r1, ip, lsl sl
   132e8:	andeq	r3, r1, ip, lsl sl
   132ec:	andeq	r3, r1, ip, lsl sl
   132f0:	andeq	r3, r1, ip, lsl sl
   132f4:	andeq	r3, r1, ip, lsl sl
   132f8:	andeq	r3, r1, ip, lsl sl
   132fc:	andeq	r3, r1, ip, lsl sl
   13300:	andeq	r3, r1, ip, lsl sl
   13304:	andeq	r3, r1, ip, lsl sl
   13308:	andeq	r3, r1, ip, lsl sl
   1330c:	andeq	r3, r1, ip, ror #17
   13310:	andeq	r3, r1, r4, asr #18
   13314:	andeq	r3, r1, ip, ror #17
   13318:	andeq	r3, r1, r8, lsr r9
   1331c:	ldr	r3, [sp, #180]	; 0xb4
   13320:	cmp	r4, #0
   13324:	and	r3, r3, #1
   13328:	str	r3, [sp, #92]	; 0x5c
   1332c:	ldr	r3, [sp, #180]	; 0xb4
   13330:	and	r3, r3, #4
   13334:	str	r3, [sp, #96]	; 0x60
   13338:	moveq	r3, #1
   1333c:	streq	r3, [sp, #60]	; 0x3c
   13340:	beq	13ad0 <abort@plt+0x2bec>
   13344:	mov	r3, #0
   13348:	mov	r2, #1
   1334c:	mov	r4, r3
   13350:	mov	r9, r3
   13354:	str	r2, [sp, #32]
   13358:	str	r2, [sp, #44]	; 0x2c
   1335c:	str	r3, [sp, #48]	; 0x30
   13360:	str	r2, [sp, #52]	; 0x34
   13364:	str	r2, [sp, #56]	; 0x38
   13368:	str	r3, [sp, #60]	; 0x3c
   1336c:	str	r2, [sp, #64]	; 0x40
   13370:	str	r2, [sp, #68]	; 0x44
   13374:	str	r3, [sp, #80]	; 0x50
   13378:	str	r3, [sp, #84]	; 0x54
   1337c:	str	r3, [sp, #88]	; 0x58
   13380:	movw	r3, #36620	; 0x8f0c
   13384:	movt	r3, #1
   13388:	str	r3, [sp, #72]	; 0x48
   1338c:	mov	r3, #2
   13390:	str	r3, [sp, #176]	; 0xb0
   13394:	b	13068 <abort@plt+0x2184>
   13398:	ldr	r3, [sp, #180]	; 0xb4
   1339c:	cmp	r4, #0
   133a0:	and	r3, r3, #1
   133a4:	str	r3, [sp, #92]	; 0x5c
   133a8:	ldr	r3, [sp, #180]	; 0xb4
   133ac:	and	r3, r3, #4
   133b0:	str	r3, [sp, #96]	; 0x60
   133b4:	bne	14788 <abort@plt+0x38a4>
   133b8:	cmp	sl, #0
   133bc:	beq	14534 <abort@plt+0x3650>
   133c0:	mov	r3, #34	; 0x22
   133c4:	mov	r2, r4
   133c8:	mov	r1, #1
   133cc:	mov	r9, r2
   133d0:	strb	r3, [fp]
   133d4:	movw	r3, #36600	; 0x8ef8
   133d8:	movt	r3, #1
   133dc:	mov	r4, r1
   133e0:	str	r1, [sp, #32]
   133e4:	str	r2, [sp, #44]	; 0x2c
   133e8:	str	r1, [sp, #48]	; 0x30
   133ec:	str	r2, [sp, #52]	; 0x34
   133f0:	str	r1, [sp, #56]	; 0x38
   133f4:	str	r1, [sp, #60]	; 0x3c
   133f8:	str	r2, [sp, #64]	; 0x40
   133fc:	str	r2, [sp, #68]	; 0x44
   13400:	str	r3, [sp, #72]	; 0x48
   13404:	str	r2, [sp, #80]	; 0x50
   13408:	str	r2, [sp, #84]	; 0x54
   1340c:	str	r2, [sp, #88]	; 0x58
   13410:	b	13068 <abort@plt+0x2184>
   13414:	mov	r3, #0
   13418:	mov	r2, #1
   1341c:	mov	r9, r3
   13420:	str	r2, [sp, #32]
   13424:	str	r3, [sp, #44]	; 0x2c
   13428:	str	r3, [sp, #48]	; 0x30
   1342c:	str	r3, [sp, #52]	; 0x34
   13430:	str	r3, [sp, #60]	; 0x3c
   13434:	strd	r2, [sp, #64]	; 0x40
   13438:	str	r3, [sp, #72]	; 0x48
   1343c:	str	r3, [sp, #80]	; 0x50
   13440:	str	r3, [sp, #88]	; 0x58
   13444:	ldr	r3, [sp, #180]	; 0xb4
   13448:	and	r3, r3, r2
   1344c:	str	r3, [sp, #92]	; 0x5c
   13450:	ldr	r3, [sp, #180]	; 0xb4
   13454:	and	r3, r3, #4
   13458:	str	r3, [sp, #96]	; 0x60
   1345c:	ldr	r3, [sp, #176]	; 0xb0
   13460:	mov	r4, r3
   13464:	str	r3, [sp, #56]	; 0x38
   13468:	str	r3, [sp, #84]	; 0x54
   1346c:	b	13068 <abort@plt+0x2184>
   13470:	mov	r3, #1
   13474:	mov	r4, #0
   13478:	mov	r9, r4
   1347c:	str	r3, [sp, #32]
   13480:	str	r3, [sp, #44]	; 0x2c
   13484:	str	r3, [sp, #48]	; 0x30
   13488:	str	r4, [sp, #52]	; 0x34
   1348c:	str	r3, [sp, #56]	; 0x38
   13490:	str	r3, [sp, #60]	; 0x3c
   13494:	str	r3, [sp, #88]	; 0x58
   13498:	movw	r3, #36600	; 0x8ef8
   1349c:	movt	r3, #1
   134a0:	str	r4, [sp, #64]	; 0x40
   134a4:	str	r4, [sp, #68]	; 0x44
   134a8:	str	r3, [sp, #72]	; 0x48
   134ac:	ldr	r3, [sp, #180]	; 0xb4
   134b0:	str	r4, [sp, #80]	; 0x50
   134b4:	str	r4, [sp, #84]	; 0x54
   134b8:	and	r3, r3, #1
   134bc:	str	r3, [sp, #92]	; 0x5c
   134c0:	ldr	r3, [sp, #180]	; 0xb4
   134c4:	and	r3, r3, #4
   134c8:	str	r3, [sp, #96]	; 0x60
   134cc:	mov	r3, #5
   134d0:	str	r3, [sp, #176]	; 0xb0
   134d4:	b	13068 <abort@plt+0x2184>
   134d8:	mov	r3, #1
   134dc:	mov	r4, #0
   134e0:	mov	r9, r4
   134e4:	str	r3, [sp, #32]
   134e8:	str	r4, [sp, #44]	; 0x2c
   134ec:	str	r3, [sp, #48]	; 0x30
   134f0:	str	r3, [sp, #60]	; 0x3c
   134f4:	ldr	r3, [sp, #180]	; 0xb4
   134f8:	str	r4, [sp, #52]	; 0x34
   134fc:	str	r4, [sp, #56]	; 0x38
   13500:	str	r4, [sp, #64]	; 0x40
   13504:	str	r4, [sp, #68]	; 0x44
   13508:	and	r3, r3, #1
   1350c:	str	r4, [sp, #72]	; 0x48
   13510:	str	r4, [sp, #80]	; 0x50
   13514:	str	r4, [sp, #84]	; 0x54
   13518:	str	r3, [sp, #92]	; 0x5c
   1351c:	ldr	r3, [sp, #180]	; 0xb4
   13520:	str	r4, [sp, #88]	; 0x58
   13524:	and	r3, r3, #4
   13528:	str	r3, [sp, #96]	; 0x60
   1352c:	b	13068 <abort@plt+0x2184>
   13530:	mov	r3, #0
   13534:	mov	r2, #1
   13538:	ldr	r1, [sp, #176]	; 0xb0
   1353c:	mov	r4, r3
   13540:	mov	r9, r3
   13544:	movw	r3, #36620	; 0x8f0c
   13548:	movt	r3, #1
   1354c:	str	r2, [sp, #32]
   13550:	str	r2, [sp, #44]	; 0x2c
   13554:	str	r4, [sp, #48]	; 0x30
   13558:	strd	r2, [sp, #68]	; 0x44
   1355c:	ldr	r3, [sp, #180]	; 0xb4
   13560:	str	r2, [sp, #52]	; 0x34
   13564:	str	r1, [sp, #56]	; 0x38
   13568:	str	r4, [sp, #60]	; 0x3c
   1356c:	str	r2, [sp, #64]	; 0x40
   13570:	and	r3, r3, r2
   13574:	str	r4, [sp, #80]	; 0x50
   13578:	str	r4, [sp, #84]	; 0x54
   1357c:	str	r4, [sp, #88]	; 0x58
   13580:	str	r3, [sp, #92]	; 0x5c
   13584:	ldr	r3, [sp, #180]	; 0xb4
   13588:	and	r3, r3, #4
   1358c:	str	r3, [sp, #96]	; 0x60
   13590:	mov	r3, #2
   13594:	str	r3, [sp, #176]	; 0xb0
   13598:	b	13068 <abort@plt+0x2184>
   1359c:	mov	r3, #1
   135a0:	mov	r2, #0
   135a4:	mov	r4, r2
   135a8:	mov	r9, r2
   135ac:	str	r3, [sp, #32]
   135b0:	str	r3, [sp, #44]	; 0x2c
   135b4:	str	r2, [sp, #48]	; 0x30
   135b8:	str	r3, [sp, #52]	; 0x34
   135bc:	str	r3, [sp, #56]	; 0x38
   135c0:	str	r3, [sp, #60]	; 0x3c
   135c4:	str	r3, [sp, #64]	; 0x40
   135c8:	str	r3, [sp, #68]	; 0x44
   135cc:	str	r3, [sp, #88]	; 0x58
   135d0:	movw	r3, #36620	; 0x8f0c
   135d4:	movt	r3, #1
   135d8:	str	r3, [sp, #72]	; 0x48
   135dc:	ldr	r3, [sp, #180]	; 0xb4
   135e0:	str	r2, [sp, #80]	; 0x50
   135e4:	str	r2, [sp, #84]	; 0x54
   135e8:	and	r3, r3, #1
   135ec:	b	13580 <abort@plt+0x269c>
   135f0:	mov	r5, #102	; 0x66
   135f4:	mov	r6, #0
   135f8:	ldr	r3, [sp, #44]	; 0x2c
   135fc:	cmp	r3, #0
   13600:	bne	144b0 <abort@plt+0x35cc>
   13604:	ldr	r2, [sp, #52]	; 0x34
   13608:	eor	r3, fp, #1
   1360c:	ands	r3, r2, r3
   13610:	beq	13648 <abort@plt+0x2764>
   13614:	cmp	sl, r4
   13618:	mov	fp, r3
   1361c:	movhi	r2, #39	; 0x27
   13620:	strbhi	r2, [r9, r4]
   13624:	add	r2, r4, #1
   13628:	cmp	sl, r2
   1362c:	movhi	r1, #36	; 0x24
   13630:	strbhi	r1, [r9, r2]
   13634:	add	r2, r4, #2
   13638:	add	r4, r4, #3
   1363c:	cmp	sl, r2
   13640:	movhi	r1, #39	; 0x27
   13644:	strbhi	r1, [r9, r2]
   13648:	cmp	sl, r4
   1364c:	add	r7, r7, #1
   13650:	movhi	r3, #92	; 0x5c
   13654:	strbhi	r3, [r9, r4]
   13658:	add	r4, r4, #1
   1365c:	cmp	r4, sl
   13660:	ldr	r3, [sp, #32]
   13664:	strbcc	r5, [r9, r4]
   13668:	cmp	r6, #0
   1366c:	add	r4, r4, #1
   13670:	moveq	r3, #0
   13674:	cmn	r8, #1
   13678:	str	r3, [sp, #32]
   1367c:	bne	13080 <abort@plt+0x219c>
   13680:	ldr	r3, [sp, #28]
   13684:	ldrb	r6, [r3, r7]
   13688:	adds	r6, r6, #0
   1368c:	movne	r6, #1
   13690:	cmp	r6, #0
   13694:	bne	13090 <abort@plt+0x21ac>
   13698:	mov	r3, r9
   1369c:	mov	r9, fp
   136a0:	mov	fp, r3
   136a4:	ldr	r3, [sp, #68]	; 0x44
   136a8:	cmp	r4, #0
   136ac:	movne	r3, #0
   136b0:	cmp	r3, #0
   136b4:	bne	148a8 <abort@plt+0x39c4>
   136b8:	ldr	r3, [sp, #44]	; 0x2c
   136bc:	ldr	r2, [sp, #52]	; 0x34
   136c0:	eor	r3, r3, #1
   136c4:	ands	r2, r3, r2
   136c8:	beq	147e0 <abort@plt+0x38fc>
   136cc:	ldr	r3, [sp, #80]	; 0x50
   136d0:	cmp	r3, #0
   136d4:	beq	147e4 <abort@plt+0x3900>
   136d8:	ldr	r3, [sp, #32]
   136dc:	cmp	r3, #0
   136e0:	bne	14858 <abort@plt+0x3974>
   136e4:	ldr	r3, [sp, #84]	; 0x54
   136e8:	adds	r3, r3, #0
   136ec:	movne	r3, #1
   136f0:	cmp	sl, #0
   136f4:	movne	r3, #0
   136f8:	cmp	r3, #0
   136fc:	ldreq	r2, [sp, #80]	; 0x50
   13700:	beq	147e4 <abort@plt+0x3900>
   13704:	ldr	r2, [sp, #84]	; 0x54
   13708:	mov	sl, r2
   1370c:	mov	r0, #0
   13710:	mov	r4, #1
   13714:	mov	r1, #39	; 0x27
   13718:	str	r0, [sp, #44]	; 0x2c
   1371c:	strb	r1, [fp]
   13720:	str	r0, [sp, #48]	; 0x30
   13724:	str	r4, [sp, #52]	; 0x34
   13728:	str	r4, [sp, #56]	; 0x38
   1372c:	str	r4, [sp, #64]	; 0x40
   13730:	str	r0, [sp, #68]	; 0x44
   13734:	str	r3, [sp, #80]	; 0x50
   13738:	str	r2, [sp, #84]	; 0x54
   1373c:	str	r0, [sp, #88]	; 0x58
   13740:	b	13380 <abort@plt+0x249c>
   13744:	mov	r5, #98	; 0x62
   13748:	b	135f4 <abort@plt+0x2710>
   1374c:	mov	r5, #97	; 0x61
   13750:	b	135f4 <abort@plt+0x2710>
   13754:	ldr	r3, [sp, #48]	; 0x30
   13758:	str	r3, [sp, #40]	; 0x28
   1375c:	mov	r3, #116	; 0x74
   13760:	ldr	r2, [sp, #68]	; 0x44
   13764:	cmp	r2, #0
   13768:	bne	13964 <abort@plt+0x2a80>
   1376c:	ldr	r2, [sp, #60]	; 0x3c
   13770:	cmp	r2, #0
   13774:	bne	138c0 <abort@plt+0x29dc>
   13778:	ldr	r3, [sp, #44]	; 0x2c
   1377c:	mov	r6, #0
   13780:	cmp	r3, #0
   13784:	beq	13930 <abort@plt+0x2a4c>
   13788:	mov	r3, fp
   1378c:	ldr	r2, [sp, #184]	; 0xb8
   13790:	cmp	r2, #0
   13794:	beq	137b4 <abort@plt+0x28d0>
   13798:	ubfx	r1, r5, #5, #8
   1379c:	mov	r0, r2
   137a0:	and	r2, r5, #31
   137a4:	ldr	r1, [r0, r1, lsl #2]
   137a8:	lsr	r2, r1, r2
   137ac:	tst	r2, #1
   137b0:	bne	135f8 <abort@plt+0x2714>
   137b4:	ldr	r2, [sp, #40]	; 0x28
   137b8:	cmp	r2, #0
   137bc:	addeq	r7, r7, #1
   137c0:	bne	135f8 <abort@plt+0x2714>
   137c4:	cmp	r3, #0
   137c8:	beq	1365c <abort@plt+0x2778>
   137cc:	cmp	sl, r4
   137d0:	mov	fp, #0
   137d4:	movhi	r3, #39	; 0x27
   137d8:	strbhi	r3, [r9, r4]
   137dc:	add	r3, r4, #1
   137e0:	add	r4, r4, #2
   137e4:	cmp	sl, r3
   137e8:	movhi	r2, #39	; 0x27
   137ec:	strbhi	r2, [r9, r3]
   137f0:	b	1365c <abort@plt+0x2778>
   137f4:	ldr	r3, [sp, #48]	; 0x30
   137f8:	str	r3, [sp, #40]	; 0x28
   137fc:	eor	r3, fp, #1
   13800:	ldr	r2, [sp, #52]	; 0x34
   13804:	ands	r2, r2, r3
   13808:	beq	144c8 <abort@plt+0x35e4>
   1380c:	cmp	sl, r4
   13810:	movhi	r3, #39	; 0x27
   13814:	strbhi	r3, [r9, r4]
   13818:	add	r3, r4, #1
   1381c:	cmp	sl, r3
   13820:	movhi	r1, #36	; 0x24
   13824:	strbhi	r1, [r9, r3]
   13828:	add	r3, r4, #2
   1382c:	cmp	sl, r3
   13830:	movhi	r1, #39	; 0x27
   13834:	strbhi	r1, [r9, r3]
   13838:	add	r3, r4, #3
   1383c:	cmp	sl, r3
   13840:	bls	14514 <abort@plt+0x3630>
   13844:	mov	r4, r3
   13848:	mov	r3, #92	; 0x5c
   1384c:	mov	fp, r2
   13850:	mov	r2, r4
   13854:	strb	r3, [r9, r4]
   13858:	ldr	r3, [sp, #176]	; 0xb0
   1385c:	add	r4, r4, #1
   13860:	cmp	r3, #2
   13864:	beq	1457c <abort@plt+0x3698>
   13868:	add	r3, r7, #1
   1386c:	cmp	r3, r8
   13870:	bcs	13888 <abort@plt+0x29a4>
   13874:	ldr	r1, [sp, #28]
   13878:	ldrb	r3, [r1, r3]
   1387c:	sub	r3, r3, #48	; 0x30
   13880:	cmp	r3, #9
   13884:	bls	1458c <abort@plt+0x36a8>
   13888:	mov	r3, #0
   1388c:	mov	r5, #48	; 0x30
   13890:	ldr	r6, [sp, #64]	; 0x40
   13894:	cmp	r6, #0
   13898:	beq	1378c <abort@plt+0x28a8>
   1389c:	mov	r6, #0
   138a0:	b	137b4 <abort@plt+0x28d0>
   138a4:	ldr	r3, [sp, #48]	; 0x30
   138a8:	str	r3, [sp, #40]	; 0x28
   138ac:	ldr	r2, [sp, #60]	; 0x3c
   138b0:	mov	r5, #13
   138b4:	mov	r3, #114	; 0x72
   138b8:	cmp	r2, #0
   138bc:	beq	13778 <abort@plt+0x2894>
   138c0:	mov	r5, r3
   138c4:	b	135f4 <abort@plt+0x2710>
   138c8:	ldr	r3, [sp, #48]	; 0x30
   138cc:	str	r3, [sp, #40]	; 0x28
   138d0:	mov	r3, #118	; 0x76
   138d4:	b	1376c <abort@plt+0x2888>
   138d8:	ldr	r3, [sp, #48]	; 0x30
   138dc:	str	r3, [sp, #40]	; 0x28
   138e0:	mov	r5, #10
   138e4:	mov	r3, #110	; 0x6e
   138e8:	b	1376c <abort@plt+0x2888>
   138ec:	ldr	r3, [sp, #48]	; 0x30
   138f0:	cmn	r8, #1
   138f4:	str	r3, [sp, #40]	; 0x28
   138f8:	beq	13d40 <abort@plt+0x2e5c>
   138fc:	subs	r3, r8, #1
   13900:	movne	r3, #1
   13904:	cmp	r3, #0
   13908:	bne	13914 <abort@plt+0x2a30>
   1390c:	cmp	r7, #0
   13910:	beq	13958 <abort@plt+0x2a74>
   13914:	mov	r6, #0
   13918:	ldr	r3, [sp, #64]	; 0x40
   1391c:	cmp	r3, #0
   13920:	beq	13788 <abort@plt+0x28a4>
   13924:	ldr	r3, [sp, #44]	; 0x2c
   13928:	cmp	r3, #0
   1392c:	bne	13788 <abort@plt+0x28a4>
   13930:	mov	r3, fp
   13934:	b	137b4 <abort@plt+0x28d0>
   13938:	ldr	r3, [sp, #48]	; 0x30
   1393c:	str	r3, [sp, #40]	; 0x28
   13940:	b	1390c <abort@plt+0x2a28>
   13944:	ldr	r3, [sp, #48]	; 0x30
   13948:	str	r3, [sp, #40]	; 0x28
   1394c:	b	13914 <abort@plt+0x2a30>
   13950:	ldr	r6, [sp, #48]	; 0x30
   13954:	str	r6, [sp, #40]	; 0x28
   13958:	ldr	r3, [sp, #68]	; 0x44
   1395c:	cmp	r3, #0
   13960:	beq	13918 <abort@plt+0x2a34>
   13964:	mov	r3, #2
   13968:	mov	fp, r9
   1396c:	str	r3, [sp, #176]	; 0xb0
   13970:	ldr	r3, [sp, #60]	; 0x3c
   13974:	cmp	r3, #0
   13978:	ldr	r3, [sp, #176]	; 0xb0
   1397c:	movne	r3, #4
   13980:	str	r3, [sp, #176]	; 0xb0
   13984:	mov	lr, #0
   13988:	mov	r0, fp
   1398c:	ldr	r2, [sp, #28]
   13990:	ldr	r3, [sp, #180]	; 0xb4
   13994:	ldr	r1, [sp, #188]	; 0xbc
   13998:	bic	ip, r3, #2
   1399c:	ldr	r3, [sp, #176]	; 0xb0
   139a0:	stm	sp, {r3, ip, lr}
   139a4:	mov	r3, r8
   139a8:	ldr	ip, [sp, #192]	; 0xc0
   139ac:	str	r1, [sp, #12]
   139b0:	mov	r1, sl
   139b4:	str	ip, [sp, #16]
   139b8:	bl	12f44 <abort@plt+0x2060>
   139bc:	mov	r4, r0
   139c0:	mov	r0, r4
   139c4:	add	sp, sp, #140	; 0x8c
   139c8:	ldrd	r4, [sp]
   139cc:	ldrd	r6, [sp, #8]
   139d0:	ldrd	r8, [sp, #16]
   139d4:	ldrd	sl, [sp, #24]
   139d8:	add	sp, sp, #32
   139dc:	pop	{pc}		; (ldr pc, [sp], #4)
   139e0:	ldr	r3, [sp, #48]	; 0x30
   139e4:	str	r3, [sp, #40]	; 0x28
   139e8:	ldr	r3, [sp, #176]	; 0xb0
   139ec:	cmp	r3, #2
   139f0:	beq	13d68 <abort@plt+0x2e84>
   139f4:	ldr	r3, [sp, #88]	; 0x58
   139f8:	cmp	r3, #0
   139fc:	moveq	r5, #92	; 0x5c
   13a00:	moveq	r3, r5
   13a04:	beq	1376c <abort@plt+0x2888>
   13a08:	add	r7, r7, #1
   13a0c:	mov	r3, fp
   13a10:	mov	r6, #0
   13a14:	mov	r5, #92	; 0x5c
   13a18:	b	137c4 <abort@plt+0x28e0>
   13a1c:	ldr	r3, [sp, #64]	; 0x40
   13a20:	cmp	r3, #0
   13a24:	bne	1489c <abort@plt+0x39b8>
   13a28:	ldr	r2, [sp, #48]	; 0x30
   13a2c:	mov	r3, fp
   13a30:	mov	r6, r2
   13a34:	str	r2, [sp, #40]	; 0x28
   13a38:	b	1378c <abort@plt+0x28a8>
   13a3c:	ldr	r3, [sp, #176]	; 0xb0
   13a40:	cmp	r3, #2
   13a44:	beq	147d8 <abort@plt+0x38f4>
   13a48:	cmp	r3, #5
   13a4c:	ldr	r3, [sp, #48]	; 0x30
   13a50:	str	r3, [sp, #40]	; 0x28
   13a54:	bne	13a80 <abort@plt+0x2b9c>
   13a58:	ldr	r3, [sp, #96]	; 0x60
   13a5c:	cmp	r3, #0
   13a60:	beq	144dc <abort@plt+0x35f8>
   13a64:	add	r3, r7, #2
   13a68:	cmp	r3, r8
   13a6c:	bcs	13a80 <abort@plt+0x2b9c>
   13a70:	ldr	r2, [sp, #36]	; 0x24
   13a74:	ldrb	r5, [r2, #1]
   13a78:	cmp	r5, #63	; 0x3f
   13a7c:	beq	145c4 <abort@plt+0x36e0>
   13a80:	mov	r6, #0
   13a84:	mov	r5, #63	; 0x3f
   13a88:	b	13918 <abort@plt+0x2a34>
   13a8c:	ldr	r3, [sp, #176]	; 0xb0
   13a90:	cmp	r3, #2
   13a94:	ldr	r3, [sp, #48]	; 0x30
   13a98:	beq	14280 <abort@plt+0x339c>
   13a9c:	mov	r5, #39	; 0x27
   13aa0:	str	r3, [sp, #40]	; 0x28
   13aa4:	str	r6, [sp, #80]	; 0x50
   13aa8:	b	13918 <abort@plt+0x2a34>
   13aac:	ldr	r3, [sp, #180]	; 0xb4
   13ab0:	cmp	r4, #0
   13ab4:	and	r3, r3, #1
   13ab8:	str	r3, [sp, #92]	; 0x5c
   13abc:	ldr	r3, [sp, #180]	; 0xb4
   13ac0:	and	r3, r3, #4
   13ac4:	str	r3, [sp, #96]	; 0x60
   13ac8:	bne	148e8 <abort@plt+0x3a04>
   13acc:	str	r4, [sp, #60]	; 0x3c
   13ad0:	cmp	sl, #0
   13ad4:	bne	148cc <abort@plt+0x39e8>
   13ad8:	mov	r3, #1
   13adc:	movw	r2, #36620	; 0x8f0c
   13ae0:	movt	r2, #1
   13ae4:	mov	r4, r3
   13ae8:	mov	r3, #2
   13aec:	mov	r9, sl
   13af0:	str	r4, [sp, #32]
   13af4:	str	sl, [sp, #44]	; 0x2c
   13af8:	str	sl, [sp, #48]	; 0x30
   13afc:	str	r4, [sp, #52]	; 0x34
   13b00:	str	r4, [sp, #56]	; 0x38
   13b04:	str	r4, [sp, #64]	; 0x40
   13b08:	str	sl, [sp, #68]	; 0x44
   13b0c:	str	r2, [sp, #72]	; 0x48
   13b10:	str	sl, [sp, #80]	; 0x50
   13b14:	str	sl, [sp, #84]	; 0x54
   13b18:	str	sl, [sp, #88]	; 0x58
   13b1c:	str	r3, [sp, #176]	; 0xb0
   13b20:	b	13068 <abort@plt+0x2184>
   13b24:	ldrb	r5, [r0, r7]
   13b28:	cmp	r5, #126	; 0x7e
   13b2c:	ldrls	pc, [pc, r5, lsl #2]
   13b30:	b	13e94 <abort@plt+0x2fb0>
   13b34:	andeq	r3, r1, r0, ror #28
   13b38:	muleq	r1, r4, lr
   13b3c:	muleq	r1, r4, lr
   13b40:	muleq	r1, r4, lr
   13b44:	muleq	r1, r4, lr
   13b48:	muleq	r1, r4, lr
   13b4c:	muleq	r1, r4, lr
   13b50:	andeq	r3, r1, r0, asr lr
   13b54:	andeq	r3, r1, r0, asr #28
   13b58:	andeq	r3, r1, r4, asr #27
   13b5c:	andeq	r3, r1, r0, lsr lr
   13b60:	andeq	r3, r1, r4, lsr #27
   13b64:	andeq	r3, r1, r4, lsl #29
   13b68:	andeq	r3, r1, r0, lsl lr
   13b6c:	muleq	r1, r4, lr
   13b70:	muleq	r1, r4, lr
   13b74:	muleq	r1, r4, lr
   13b78:	muleq	r1, r4, lr
   13b7c:	muleq	r1, r4, lr
   13b80:	muleq	r1, r4, lr
   13b84:	muleq	r1, r4, lr
   13b88:	muleq	r1, r4, lr
   13b8c:	muleq	r1, r4, lr
   13b90:	muleq	r1, r4, lr
   13b94:	muleq	r1, r4, lr
   13b98:	muleq	r1, r4, lr
   13b9c:	muleq	r1, r4, lr
   13ba0:	muleq	r1, r4, lr
   13ba4:	muleq	r1, r4, lr
   13ba8:	muleq	r1, r4, lr
   13bac:	muleq	r1, r4, lr
   13bb0:	muleq	r1, r4, lr
   13bb4:			; <UNDEFINED> instruction: 0x00013db8
   13bb8:	andeq	r3, r1, r0, lsr #28
   13bbc:	andeq	r3, r1, r0, lsr #28
   13bc0:	muleq	r1, r8, sp
   13bc4:	andeq	r3, r1, r0, lsr #28
   13bc8:	andeq	r3, r1, ip, lsl #27
   13bcc:	andeq	r3, r1, r0, lsr #28
   13bd0:	strdeq	r3, [r1], -ip
   13bd4:	andeq	r3, r1, r0, lsr #28
   13bd8:	andeq	r3, r1, r0, lsr #28
   13bdc:	andeq	r3, r1, r0, lsr #28
   13be0:	andeq	r3, r1, ip, lsl #27
   13be4:	andeq	r3, r1, ip, lsl #27
   13be8:	andeq	r3, r1, ip, lsl #27
   13bec:	andeq	r3, r1, ip, lsl #27
   13bf0:	andeq	r3, r1, ip, lsl #27
   13bf4:	andeq	r3, r1, ip, lsl #27
   13bf8:	andeq	r3, r1, ip, lsl #27
   13bfc:	andeq	r3, r1, ip, lsl #27
   13c00:	andeq	r3, r1, ip, lsl #27
   13c04:	andeq	r3, r1, ip, lsl #27
   13c08:	andeq	r3, r1, ip, lsl #27
   13c0c:	andeq	r3, r1, ip, lsl #27
   13c10:	andeq	r3, r1, ip, lsl #27
   13c14:	andeq	r3, r1, ip, lsl #27
   13c18:	andeq	r3, r1, ip, lsl #27
   13c1c:	andeq	r3, r1, ip, lsl #27
   13c20:	andeq	r3, r1, r0, lsr #28
   13c24:	andeq	r3, r1, r0, lsr #28
   13c28:	andeq	r3, r1, r0, lsr #28
   13c2c:	andeq	r3, r1, r0, lsr #28
   13c30:	ldrdeq	r3, [r1], -r4
   13c34:	muleq	r1, r4, lr
   13c38:	andeq	r3, r1, ip, lsl #27
   13c3c:	andeq	r3, r1, ip, lsl #27
   13c40:	andeq	r3, r1, ip, lsl #27
   13c44:	andeq	r3, r1, ip, lsl #27
   13c48:	andeq	r3, r1, ip, lsl #27
   13c4c:	andeq	r3, r1, ip, lsl #27
   13c50:	andeq	r3, r1, ip, lsl #27
   13c54:	andeq	r3, r1, ip, lsl #27
   13c58:	andeq	r3, r1, ip, lsl #27
   13c5c:	andeq	r3, r1, ip, lsl #27
   13c60:	andeq	r3, r1, ip, lsl #27
   13c64:	andeq	r3, r1, ip, lsl #27
   13c68:	andeq	r3, r1, ip, lsl #27
   13c6c:	andeq	r3, r1, ip, lsl #27
   13c70:	andeq	r3, r1, ip, lsl #27
   13c74:	andeq	r3, r1, ip, lsl #27
   13c78:	andeq	r3, r1, ip, lsl #27
   13c7c:	andeq	r3, r1, ip, lsl #27
   13c80:	andeq	r3, r1, ip, lsl #27
   13c84:	andeq	r3, r1, ip, lsl #27
   13c88:	andeq	r3, r1, ip, lsl #27
   13c8c:	andeq	r3, r1, ip, lsl #27
   13c90:	andeq	r3, r1, ip, lsl #27
   13c94:	andeq	r3, r1, ip, lsl #27
   13c98:	andeq	r3, r1, ip, lsl #27
   13c9c:	andeq	r3, r1, ip, lsl #27
   13ca0:	andeq	r3, r1, r0, lsr #28
   13ca4:	andeq	r3, r1, r4, asr sp
   13ca8:	andeq	r3, r1, ip, lsl #27
   13cac:	andeq	r3, r1, r0, lsr #28
   13cb0:	andeq	r3, r1, ip, lsl #27
   13cb4:	andeq	r3, r1, r0, lsr #28
   13cb8:	andeq	r3, r1, ip, lsl #27
   13cbc:	andeq	r3, r1, ip, lsl #27
   13cc0:	andeq	r3, r1, ip, lsl #27
   13cc4:	andeq	r3, r1, ip, lsl #27
   13cc8:	andeq	r3, r1, ip, lsl #27
   13ccc:	andeq	r3, r1, ip, lsl #27
   13cd0:	andeq	r3, r1, ip, lsl #27
   13cd4:	andeq	r3, r1, ip, lsl #27
   13cd8:	andeq	r3, r1, ip, lsl #27
   13cdc:	andeq	r3, r1, ip, lsl #27
   13ce0:	andeq	r3, r1, ip, lsl #27
   13ce4:	andeq	r3, r1, ip, lsl #27
   13ce8:	andeq	r3, r1, ip, lsl #27
   13cec:	andeq	r3, r1, ip, lsl #27
   13cf0:	andeq	r3, r1, ip, lsl #27
   13cf4:	andeq	r3, r1, ip, lsl #27
   13cf8:	andeq	r3, r1, ip, lsl #27
   13cfc:	andeq	r3, r1, ip, lsl #27
   13d00:	andeq	r3, r1, ip, lsl #27
   13d04:	andeq	r3, r1, ip, lsl #27
   13d08:	andeq	r3, r1, ip, lsl #27
   13d0c:	andeq	r3, r1, ip, lsl #27
   13d10:	andeq	r3, r1, ip, lsl #27
   13d14:	andeq	r3, r1, ip, lsl #27
   13d18:	andeq	r3, r1, ip, lsl #27
   13d1c:	andeq	r3, r1, ip, lsl #27
   13d20:	andeq	r3, r1, r0, lsr sp
   13d24:	andeq	r3, r1, r0, lsr #28
   13d28:	andeq	r3, r1, r0, lsr sp
   13d2c:	muleq	r1, r8, sp
   13d30:	mov	r3, #0
   13d34:	cmn	r8, #1
   13d38:	str	r3, [sp, #40]	; 0x28
   13d3c:	bne	138fc <abort@plt+0x2a18>
   13d40:	ldr	r3, [sp, #28]
   13d44:	ldrb	r3, [r3, #1]
   13d48:	adds	r3, r3, #0
   13d4c:	movne	r3, #1
   13d50:	b	13904 <abort@plt+0x2a20>
   13d54:	mov	r3, #0
   13d58:	str	r3, [sp, #40]	; 0x28
   13d5c:	ldr	r3, [sp, #176]	; 0xb0
   13d60:	cmp	r3, #2
   13d64:	bne	139f4 <abort@plt+0x2b10>
   13d68:	ldr	r3, [sp, #44]	; 0x2c
   13d6c:	cmp	r3, #0
   13d70:	bne	146b0 <abort@plt+0x37cc>
   13d74:	mov	r6, r3
   13d78:	add	r7, r7, #1
   13d7c:	mov	r3, fp
   13d80:	mov	r5, #92	; 0x5c
   13d84:	b	137c4 <abort@plt+0x28e0>
   13d88:	ldr	r6, [sp, #48]	; 0x30
   13d8c:	mov	r3, #0
   13d90:	str	r3, [sp, #40]	; 0x28
   13d94:	b	13918 <abort@plt+0x2a34>
   13d98:	mov	r3, #0
   13d9c:	str	r3, [sp, #40]	; 0x28
   13da0:	b	1390c <abort@plt+0x2a28>
   13da4:	mov	r3, #0
   13da8:	str	r3, [sp, #40]	; 0x28
   13dac:	mov	r3, #118	; 0x76
   13db0:	b	1376c <abort@plt+0x2888>
   13db4:	ldr	r6, [sp, #48]	; 0x30
   13db8:	mov	r3, #0
   13dbc:	str	r3, [sp, #40]	; 0x28
   13dc0:	b	13958 <abort@plt+0x2a74>
   13dc4:	mov	r3, #0
   13dc8:	str	r3, [sp, #40]	; 0x28
   13dcc:	mov	r3, #116	; 0x74
   13dd0:	b	13760 <abort@plt+0x287c>
   13dd4:	ldr	r3, [sp, #176]	; 0xb0
   13dd8:	cmp	r3, #2
   13ddc:	beq	142ec <abort@plt+0x3408>
   13de0:	cmp	r3, #5
   13de4:	mov	r3, #0
   13de8:	str	r3, [sp, #40]	; 0x28
   13dec:	beq	13a58 <abort@plt+0x2b74>
   13df0:	mov	r6, #0
   13df4:	mov	r5, #63	; 0x3f
   13df8:	b	13918 <abort@plt+0x2a34>
   13dfc:	ldr	r3, [sp, #176]	; 0xb0
   13e00:	cmp	r3, #2
   13e04:	beq	14274 <abort@plt+0x3390>
   13e08:	mov	r3, #0
   13e0c:	b	13a9c <abort@plt+0x2bb8>
   13e10:	mov	r3, #0
   13e14:	str	r3, [sp, #40]	; 0x28
   13e18:	mov	r3, #114	; 0x72
   13e1c:	b	13760 <abort@plt+0x287c>
   13e20:	mov	r3, #0
   13e24:	mov	r6, r3
   13e28:	str	r3, [sp, #40]	; 0x28
   13e2c:	b	13958 <abort@plt+0x2a74>
   13e30:	mov	r3, #0
   13e34:	str	r3, [sp, #40]	; 0x28
   13e38:	mov	r3, #110	; 0x6e
   13e3c:	b	13760 <abort@plt+0x287c>
   13e40:	mov	r3, #0
   13e44:	str	r3, [sp, #40]	; 0x28
   13e48:	mov	r3, #98	; 0x62
   13e4c:	b	1376c <abort@plt+0x2888>
   13e50:	mov	r3, #0
   13e54:	str	r3, [sp, #40]	; 0x28
   13e58:	mov	r3, #97	; 0x61
   13e5c:	b	1376c <abort@plt+0x2888>
   13e60:	ldr	r3, [sp, #60]	; 0x3c
   13e64:	cmp	r3, #0
   13e68:	bne	14258 <abort@plt+0x3374>
   13e6c:	ldr	r3, [sp, #92]	; 0x5c
   13e70:	cmp	r3, #0
   13e74:	addne	r7, r7, #1
   13e78:	bne	13078 <abort@plt+0x2194>
   13e7c:	str	r3, [sp, #40]	; 0x28
   13e80:	b	13778 <abort@plt+0x2894>
   13e84:	mov	r3, #0
   13e88:	str	r3, [sp, #40]	; 0x28
   13e8c:	mov	r3, #102	; 0x66
   13e90:	b	1376c <abort@plt+0x2888>
   13e94:	mov	r3, #0
   13e98:	str	r3, [sp, #40]	; 0x28
   13e9c:	ldr	r3, [sp, #76]	; 0x4c
   13ea0:	cmp	r3, #1
   13ea4:	bne	1430c <abort@plt+0x3428>
   13ea8:	bl	10df4 <__ctype_b_loc@plt>
   13eac:	ldr	r2, [r0]
   13eb0:	sxth	r3, r5
   13eb4:	lsl	r3, r3, #1
   13eb8:	ldr	r1, [sp, #76]	; 0x4c
   13ebc:	ldrh	r3, [r2, r3]
   13ec0:	mov	r0, r1
   13ec4:	and	r3, r3, #16384	; 0x4000
   13ec8:	cmp	r3, #0
   13ecc:	ldr	r3, [sp, #60]	; 0x3c
   13ed0:	movne	r6, #1
   13ed4:	moveq	r6, #0
   13ed8:	movne	r2, #0
   13edc:	andeq	r2, r3, #1
   13ee0:	cmp	r2, #0
   13ee4:	beq	13918 <abort@plt+0x2a34>
   13ee8:	ldr	r2, [sp, #60]	; 0x3c
   13eec:	mov	r6, #0
   13ef0:	add	r1, r0, r7
   13ef4:	mov	ip, #39	; 0x27
   13ef8:	str	r6, [sp, #100]	; 0x64
   13efc:	mov	r0, #0
   13f00:	ldr	lr, [sp, #36]	; 0x24
   13f04:	str	r8, [sp, #36]	; 0x24
   13f08:	ldr	r6, [sp, #40]	; 0x28
   13f0c:	ldr	r8, [sp, #44]	; 0x2c
   13f10:	b	13fc0 <abort@plt+0x30dc>
   13f14:	cmp	r8, #0
   13f18:	bne	144f4 <abort@plt+0x3610>
   13f1c:	ldr	r0, [sp, #52]	; 0x34
   13f20:	eor	r3, fp, #1
   13f24:	ands	r3, r0, r3
   13f28:	beq	13f58 <abort@plt+0x3074>
   13f2c:	cmp	sl, r4
   13f30:	add	r0, r4, #1
   13f34:	strbhi	ip, [r9, r4]
   13f38:	cmp	sl, r0
   13f3c:	movhi	fp, #36	; 0x24
   13f40:	strbhi	fp, [r9, r0]
   13f44:	add	r0, r4, #2
   13f48:	mov	fp, r3
   13f4c:	cmp	sl, r0
   13f50:	add	r4, r4, #3
   13f54:	strbhi	ip, [r9, r0]
   13f58:	cmp	sl, r4
   13f5c:	movhi	r3, #92	; 0x5c
   13f60:	strbhi	r3, [r9, r4]
   13f64:	add	r3, r4, #1
   13f68:	cmp	sl, r3
   13f6c:	bls	13f7c <abort@plt+0x3098>
   13f70:	lsr	r0, r5, #6
   13f74:	add	r0, r0, #48	; 0x30
   13f78:	strb	r0, [r9, r3]
   13f7c:	add	r3, r4, #2
   13f80:	cmp	sl, r3
   13f84:	bls	13f94 <abort@plt+0x30b0>
   13f88:	ubfx	r0, r5, #3, #3
   13f8c:	add	r0, r0, #48	; 0x30
   13f90:	strb	r0, [r9, r3]
   13f94:	add	r7, r7, #1
   13f98:	and	r5, r5, #7
   13f9c:	cmp	r1, r7
   13fa0:	add	r5, r5, #48	; 0x30
   13fa4:	add	r4, r4, #3
   13fa8:	bls	14508 <abort@plt+0x3624>
   13fac:	mov	r0, r2
   13fb0:	cmp	sl, r4
   13fb4:	strbhi	r5, [r9, r4]
   13fb8:	add	r4, r4, #1
   13fbc:	ldrb	r5, [lr, #1]!
   13fc0:	cmp	r2, #0
   13fc4:	bne	13f14 <abort@plt+0x3030>
   13fc8:	eor	r3, r0, #1
   13fcc:	cmp	r6, #0
   13fd0:	and	r3, r3, fp
   13fd4:	uxtb	r3, r3
   13fd8:	beq	13fec <abort@plt+0x3108>
   13fdc:	cmp	sl, r4
   13fe0:	movhi	r6, #92	; 0x5c
   13fe4:	strbhi	r6, [r9, r4]
   13fe8:	add	r4, r4, #1
   13fec:	add	r7, r7, #1
   13ff0:	cmp	r7, r1
   13ff4:	bcs	144e8 <abort@plt+0x3604>
   13ff8:	cmp	r3, #0
   13ffc:	beq	1452c <abort@plt+0x3648>
   14000:	cmp	sl, r4
   14004:	add	r3, r4, #1
   14008:	mov	r6, #0
   1400c:	strbhi	ip, [r9, r4]
   14010:	cmp	sl, r3
   14014:	add	r4, r4, #2
   14018:	mov	fp, r6
   1401c:	strbhi	ip, [r9, r3]
   14020:	b	13fb0 <abort@plt+0x30cc>
   14024:	ldr	r3, [sp, #36]	; 0x24
   14028:	ldrb	r5, [r3]
   1402c:	cmp	r5, #126	; 0x7e
   14030:	ldrls	pc, [pc, r5, lsl #2]
   14034:	b	13e94 <abort@plt+0x2fb0>
   14038:	andeq	r4, r1, r8, asr r2
   1403c:	muleq	r1, r4, lr
   14040:	muleq	r1, r4, lr
   14044:	muleq	r1, r4, lr
   14048:	muleq	r1, r4, lr
   1404c:	muleq	r1, r4, lr
   14050:	muleq	r1, r4, lr
   14054:	andeq	r3, r1, ip, asr #14
   14058:	andeq	r3, r1, r4, asr #14
   1405c:	andeq	r3, r1, r4, asr #27
   14060:	andeq	r4, r1, ip, asr #4
   14064:	andeq	r3, r1, r4, lsr #27
   14068:	strdeq	r3, [r1], -r0
   1406c:	andeq	r4, r1, r0, asr #4
   14070:	muleq	r1, r4, lr
   14074:	muleq	r1, r4, lr
   14078:	muleq	r1, r4, lr
   1407c:	muleq	r1, r4, lr
   14080:	muleq	r1, r4, lr
   14084:	muleq	r1, r4, lr
   14088:	muleq	r1, r4, lr
   1408c:	muleq	r1, r4, lr
   14090:	muleq	r1, r4, lr
   14094:	muleq	r1, r4, lr
   14098:	muleq	r1, r4, lr
   1409c:	muleq	r1, r4, lr
   140a0:	muleq	r1, r4, lr
   140a4:	muleq	r1, r4, lr
   140a8:	muleq	r1, r4, lr
   140ac:	muleq	r1, r4, lr
   140b0:	muleq	r1, r4, lr
   140b4:	muleq	r1, r4, lr
   140b8:			; <UNDEFINED> instruction: 0x00013db4
   140bc:	andeq	r4, r1, r4, lsr r2
   140c0:	andeq	r4, r1, r4, lsr r2
   140c4:	muleq	r1, r8, sp
   140c8:	andeq	r4, r1, r4, lsr r2
   140cc:	andeq	r3, r1, r8, lsl #27
   140d0:	andeq	r4, r1, r4, lsr r2
   140d4:	strdeq	r3, [r1], -ip
   140d8:	andeq	r4, r1, r4, lsr r2
   140dc:	andeq	r4, r1, r4, lsr r2
   140e0:	andeq	r4, r1, r4, lsr r2
   140e4:	andeq	r3, r1, r8, lsl #27
   140e8:	andeq	r3, r1, r8, lsl #27
   140ec:	andeq	r3, r1, r8, lsl #27
   140f0:	andeq	r3, r1, r8, lsl #27
   140f4:	andeq	r3, r1, r8, lsl #27
   140f8:	andeq	r3, r1, r8, lsl #27
   140fc:	andeq	r3, r1, r8, lsl #27
   14100:	andeq	r3, r1, r8, lsl #27
   14104:	andeq	r3, r1, r8, lsl #27
   14108:	andeq	r3, r1, r8, lsl #27
   1410c:	andeq	r3, r1, r8, lsl #27
   14110:	andeq	r3, r1, r8, lsl #27
   14114:	andeq	r3, r1, r8, lsl #27
   14118:	andeq	r3, r1, r8, lsl #27
   1411c:	andeq	r3, r1, r8, lsl #27
   14120:	andeq	r3, r1, r8, lsl #27
   14124:	andeq	r4, r1, r4, lsr r2
   14128:	andeq	r4, r1, r4, lsr r2
   1412c:	andeq	r4, r1, r4, lsr r2
   14130:	andeq	r4, r1, r4, lsr r2
   14134:	ldrdeq	r3, [r1], -r4
   14138:	muleq	r1, r4, lr
   1413c:	andeq	r3, r1, r8, lsl #27
   14140:	andeq	r3, r1, r8, lsl #27
   14144:	andeq	r3, r1, r8, lsl #27
   14148:	andeq	r3, r1, r8, lsl #27
   1414c:	andeq	r3, r1, r8, lsl #27
   14150:	andeq	r3, r1, r8, lsl #27
   14154:	andeq	r3, r1, r8, lsl #27
   14158:	andeq	r3, r1, r8, lsl #27
   1415c:	andeq	r3, r1, r8, lsl #27
   14160:	andeq	r3, r1, r8, lsl #27
   14164:	andeq	r3, r1, r8, lsl #27
   14168:	andeq	r3, r1, r8, lsl #27
   1416c:	andeq	r3, r1, r8, lsl #27
   14170:	andeq	r3, r1, r8, lsl #27
   14174:	andeq	r3, r1, r8, lsl #27
   14178:	andeq	r3, r1, r8, lsl #27
   1417c:	andeq	r3, r1, r8, lsl #27
   14180:	andeq	r3, r1, r8, lsl #27
   14184:	andeq	r3, r1, r8, lsl #27
   14188:	andeq	r3, r1, r8, lsl #27
   1418c:	andeq	r3, r1, r8, lsl #27
   14190:	andeq	r3, r1, r8, lsl #27
   14194:	andeq	r3, r1, r8, lsl #27
   14198:	andeq	r3, r1, r8, lsl #27
   1419c:	andeq	r3, r1, r8, lsl #27
   141a0:	andeq	r3, r1, r8, lsl #27
   141a4:	andeq	r4, r1, r4, lsr r2
   141a8:	andeq	r3, r1, r4, asr sp
   141ac:	andeq	r3, r1, r8, lsl #27
   141b0:	andeq	r4, r1, r4, lsr r2
   141b4:	andeq	r3, r1, r8, lsl #27
   141b8:	andeq	r4, r1, r4, lsr r2
   141bc:	andeq	r3, r1, r8, lsl #27
   141c0:	andeq	r3, r1, r8, lsl #27
   141c4:	andeq	r3, r1, r8, lsl #27
   141c8:	andeq	r3, r1, r8, lsl #27
   141cc:	andeq	r3, r1, r8, lsl #27
   141d0:	andeq	r3, r1, r8, lsl #27
   141d4:	andeq	r3, r1, r8, lsl #27
   141d8:	andeq	r3, r1, r8, lsl #27
   141dc:	andeq	r3, r1, r8, lsl #27
   141e0:	andeq	r3, r1, r8, lsl #27
   141e4:	andeq	r3, r1, r8, lsl #27
   141e8:	andeq	r3, r1, r8, lsl #27
   141ec:	andeq	r3, r1, r8, lsl #27
   141f0:	andeq	r3, r1, r8, lsl #27
   141f4:	andeq	r3, r1, r8, lsl #27
   141f8:	andeq	r3, r1, r8, lsl #27
   141fc:	andeq	r3, r1, r8, lsl #27
   14200:	andeq	r3, r1, r8, lsl #27
   14204:	andeq	r3, r1, r8, lsl #27
   14208:	andeq	r3, r1, r8, lsl #27
   1420c:	andeq	r3, r1, r8, lsl #27
   14210:	andeq	r3, r1, r8, lsl #27
   14214:	andeq	r3, r1, r8, lsl #27
   14218:	andeq	r3, r1, r8, lsl #27
   1421c:	andeq	r3, r1, r8, lsl #27
   14220:	andeq	r3, r1, r8, lsl #27
   14224:	andeq	r3, r1, r0, lsr sp
   14228:	andeq	r4, r1, r4, lsr r2
   1422c:	andeq	r3, r1, r0, lsr sp
   14230:	muleq	r1, r8, sp
   14234:	mov	r3, #0
   14238:	str	r3, [sp, #40]	; 0x28
   1423c:	b	13914 <abort@plt+0x2a30>
   14240:	mov	r3, #0
   14244:	str	r3, [sp, #40]	; 0x28
   14248:	b	138ac <abort@plt+0x29c8>
   1424c:	mov	r3, #0
   14250:	str	r3, [sp, #40]	; 0x28
   14254:	b	138e0 <abort@plt+0x29fc>
   14258:	ldr	r3, [sp, #44]	; 0x2c
   1425c:	cmp	r3, #0
   14260:	beq	137f8 <abort@plt+0x2914>
   14264:	ldr	r3, [sp, #52]	; 0x34
   14268:	mov	fp, r9
   1426c:	str	r3, [sp, #60]	; 0x3c
   14270:	b	13970 <abort@plt+0x2a8c>
   14274:	ldr	r3, [sp, #44]	; 0x2c
   14278:	cmp	r3, #0
   1427c:	bne	146b0 <abort@plt+0x37cc>
   14280:	str	r3, [sp, #40]	; 0x28
   14284:	cmp	sl, #0
   14288:	ldr	r3, [sp, #84]	; 0x54
   1428c:	clz	r3, r3
   14290:	lsr	r3, r3, #5
   14294:	moveq	r3, #0
   14298:	cmp	r3, #0
   1429c:	strne	sl, [sp, #84]	; 0x54
   142a0:	movne	sl, #0
   142a4:	bne	142d4 <abort@plt+0x33f0>
   142a8:	cmp	sl, r4
   142ac:	movhi	r3, #39	; 0x27
   142b0:	strbhi	r3, [r9, r4]
   142b4:	add	r3, r4, #1
   142b8:	cmp	sl, r3
   142bc:	movhi	r2, #92	; 0x5c
   142c0:	strbhi	r2, [r9, r3]
   142c4:	add	r3, r4, #2
   142c8:	cmp	sl, r3
   142cc:	movhi	r2, #39	; 0x27
   142d0:	strbhi	r2, [r9, r3]
   142d4:	mov	r3, #0
   142d8:	add	r4, r4, #3
   142dc:	str	r6, [sp, #80]	; 0x50
   142e0:	mov	fp, r3
   142e4:	mov	r5, #39	; 0x27
   142e8:	b	137b4 <abort@plt+0x28d0>
   142ec:	ldr	r3, [sp, #44]	; 0x2c
   142f0:	cmp	r3, #0
   142f4:	bne	146b0 <abort@plt+0x37cc>
   142f8:	mov	r6, #0
   142fc:	mov	r5, #63	; 0x3f
   14300:	str	r3, [sp, #40]	; 0x28
   14304:	mov	r3, fp
   14308:	b	137b4 <abort@plt+0x28d0>
   1430c:	mov	r2, #0
   14310:	mov	r3, #0
   14314:	cmn	r8, #1
   14318:	strd	r2, [sp, #128]	; 0x80
   1431c:	bne	1432c <abort@plt+0x3448>
   14320:	ldr	r0, [sp, #28]
   14324:	bl	10e0c <strlen@plt>
   14328:	mov	r8, r0
   1432c:	str	r9, [sp, #100]	; 0x64
   14330:	mov	r3, #0
   14334:	strd	sl, [sp, #104]	; 0x68
   14338:	ldr	sl, [sp, #28]
   1433c:	str	r5, [sp, #112]	; 0x70
   14340:	mov	r5, r3
   14344:	ldr	r9, [sp, #68]	; 0x44
   14348:	str	r4, [sp, #116]	; 0x74
   1434c:	add	r4, r7, r5
   14350:	add	r3, sp, #128	; 0x80
   14354:	add	fp, sl, r4
   14358:	sub	r2, r8, r4
   1435c:	mov	r1, fp
   14360:	add	r0, sp, #124	; 0x7c
   14364:	bl	18298 <abort@plt+0x73b4>
   14368:	subs	r1, r0, #0
   1436c:	beq	143ac <abort@plt+0x34c8>
   14370:	cmn	r1, #1
   14374:	beq	14704 <abort@plt+0x3820>
   14378:	cmn	r1, #2
   1437c:	beq	14724 <abort@plt+0x3840>
   14380:	cmp	r9, #0
   14384:	bne	143dc <abort@plt+0x34f8>
   14388:	ldr	r0, [sp, #124]	; 0x7c
   1438c:	add	r5, r5, r1
   14390:	bl	10d40 <iswprint@plt>
   14394:	cmp	r0, #0
   14398:	add	r0, sp, #128	; 0x80
   1439c:	moveq	r6, #0
   143a0:	bl	10cec <mbsinit@plt>
   143a4:	cmp	r0, #0
   143a8:	beq	1434c <abort@plt+0x3468>
   143ac:	ldr	r3, [sp, #60]	; 0x3c
   143b0:	add	r9, sp, #100	; 0x64
   143b4:	mov	r0, r5
   143b8:	ldm	r9, {r9, sl, fp}
   143bc:	eor	r2, r6, #1
   143c0:	ldr	r5, [sp, #112]	; 0x70
   143c4:	and	r2, r2, r3
   143c8:	uxtb	r2, r2
   143cc:	ldr	r4, [sp, #116]	; 0x74
   143d0:	cmp	r0, #1
   143d4:	bhi	13ef0 <abort@plt+0x300c>
   143d8:	b	13ee0 <abort@plt+0x2ffc>
   143dc:	cmp	r1, #1
   143e0:	beq	14388 <abort@plt+0x34a4>
   143e4:	add	r2, r4, #1
   143e8:	add	r3, sl, r1
   143ec:	add	r2, sl, r2
   143f0:	add	r4, r3, r4
   143f4:	ldrb	r3, [r2], #1
   143f8:	sub	r3, r3, #91	; 0x5b
   143fc:	cmp	r3, #33	; 0x21
   14400:	ldrls	pc, [pc, r3, lsl #2]
   14404:	b	14490 <abort@plt+0x35ac>
   14408:	muleq	r1, ip, r4
   1440c:	muleq	r1, ip, r4
   14410:	muleq	r1, r0, r4
   14414:	muleq	r1, ip, r4
   14418:	muleq	r1, r0, r4
   1441c:	muleq	r1, ip, r4
   14420:	muleq	r1, r0, r4
   14424:	muleq	r1, r0, r4
   14428:	muleq	r1, r0, r4
   1442c:	muleq	r1, r0, r4
   14430:	muleq	r1, r0, r4
   14434:	muleq	r1, r0, r4
   14438:	muleq	r1, r0, r4
   1443c:	muleq	r1, r0, r4
   14440:	muleq	r1, r0, r4
   14444:	muleq	r1, r0, r4
   14448:	muleq	r1, r0, r4
   1444c:	muleq	r1, r0, r4
   14450:	muleq	r1, r0, r4
   14454:	muleq	r1, r0, r4
   14458:	muleq	r1, r0, r4
   1445c:	muleq	r1, r0, r4
   14460:	muleq	r1, r0, r4
   14464:	muleq	r1, r0, r4
   14468:	muleq	r1, r0, r4
   1446c:	muleq	r1, r0, r4
   14470:	muleq	r1, r0, r4
   14474:	muleq	r1, r0, r4
   14478:	muleq	r1, r0, r4
   1447c:	muleq	r1, r0, r4
   14480:	muleq	r1, r0, r4
   14484:	muleq	r1, r0, r4
   14488:	muleq	r1, r0, r4
   1448c:	muleq	r1, ip, r4
   14490:	cmp	r4, r2
   14494:	bne	143f4 <abort@plt+0x3510>
   14498:	b	14388 <abort@plt+0x34a4>
   1449c:	mov	r3, #2
   144a0:	ldr	fp, [sp, #100]	; 0x64
   144a4:	str	r3, [sp, #176]	; 0xb0
   144a8:	ldr	sl, [sp, #104]	; 0x68
   144ac:	b	13970 <abort@plt+0x2a8c>
   144b0:	ldr	r2, [sp, #52]	; 0x34
   144b4:	mov	fp, r9
   144b8:	ldr	r3, [sp, #60]	; 0x3c
   144bc:	and	r3, r3, r2
   144c0:	str	r3, [sp, #60]	; 0x3c
   144c4:	b	13970 <abort@plt+0x2a8c>
   144c8:	cmp	sl, r4
   144cc:	movhi	r2, fp
   144d0:	bhi	13848 <abort@plt+0x2964>
   144d4:	mov	r2, r4
   144d8:	b	13858 <abort@plt+0x2974>
   144dc:	mov	r6, r3
   144e0:	mov	r5, #63	; 0x3f
   144e4:	b	13918 <abort@plt+0x2a34>
   144e8:	ldr	r8, [sp, #36]	; 0x24
   144ec:	ldr	r6, [sp, #100]	; 0x64
   144f0:	b	137c4 <abort@plt+0x28e0>
   144f4:	mov	fp, r9
   144f8:	ldr	r8, [sp, #36]	; 0x24
   144fc:	ldr	r3, [sp, #52]	; 0x34
   14500:	str	r3, [sp, #60]	; 0x3c
   14504:	b	13970 <abort@plt+0x2a8c>
   14508:	ldr	r8, [sp, #36]	; 0x24
   1450c:	ldr	r6, [sp, #100]	; 0x64
   14510:	b	1365c <abort@plt+0x2778>
   14514:	mov	r3, #0
   14518:	add	r4, r4, #4
   1451c:	mov	fp, r2
   14520:	mov	r6, r3
   14524:	mov	r5, #48	; 0x30
   14528:	b	137b4 <abort@plt+0x28d0>
   1452c:	mov	r6, r3
   14530:	b	13fb0 <abort@plt+0x30cc>
   14534:	mov	r3, #1
   14538:	movw	r2, #36600	; 0x8ef8
   1453c:	movt	r2, #1
   14540:	mov	r4, r3
   14544:	mov	r9, sl
   14548:	str	r3, [sp, #32]
   1454c:	str	sl, [sp, #44]	; 0x2c
   14550:	str	r3, [sp, #48]	; 0x30
   14554:	str	sl, [sp, #52]	; 0x34
   14558:	str	r3, [sp, #56]	; 0x38
   1455c:	str	r3, [sp, #60]	; 0x3c
   14560:	str	sl, [sp, #64]	; 0x40
   14564:	str	sl, [sp, #68]	; 0x44
   14568:	str	r2, [sp, #72]	; 0x48
   1456c:	str	sl, [sp, #80]	; 0x50
   14570:	str	sl, [sp, #84]	; 0x54
   14574:	str	sl, [sp, #88]	; 0x58
   14578:	b	13068 <abort@plt+0x2184>
   1457c:	mov	r3, #0
   14580:	mov	r5, #48	; 0x30
   14584:	mov	r6, r3
   14588:	b	137b4 <abort@plt+0x28d0>
   1458c:	cmp	sl, r4
   14590:	mov	r5, #48	; 0x30
   14594:	movhi	r3, #48	; 0x30
   14598:	strbhi	r3, [r9, r4]
   1459c:	add	r3, r2, #2
   145a0:	add	r4, r2, #3
   145a4:	cmp	sl, r3
   145a8:	movhi	r1, #48	; 0x30
   145ac:	strbhi	r1, [r9, r3]
   145b0:	mov	r3, #0
   145b4:	b	13890 <abort@plt+0x29ac>
   145b8:	ldr	r3, [sp, #48]	; 0x30
   145bc:	str	r3, [sp, #40]	; 0x28
   145c0:	b	13e9c <abort@plt+0x2fb8>
   145c4:	ldr	r2, [sp, #28]
   145c8:	ldrb	r2, [r2, r3]
   145cc:	sub	r1, r2, #33	; 0x21
   145d0:	cmp	r1, #29
   145d4:	ldrls	pc, [pc, r1, lsl #2]
   145d8:	b	13914 <abort@plt+0x2a30>
   145dc:	andeq	r4, r1, r4, asr r6
   145e0:	andeq	r3, r1, r4, lsl r9
   145e4:	andeq	r3, r1, r4, lsl r9
   145e8:	andeq	r3, r1, r4, lsl r9
   145ec:	andeq	r3, r1, r4, lsl r9
   145f0:	andeq	r3, r1, r4, lsl r9
   145f4:	andeq	r4, r1, r4, asr r6
   145f8:	andeq	r4, r1, r4, asr r6
   145fc:	andeq	r4, r1, r4, asr r6
   14600:	andeq	r3, r1, r4, lsl r9
   14604:	andeq	r3, r1, r4, lsl r9
   14608:	andeq	r3, r1, r4, lsl r9
   1460c:	andeq	r4, r1, r4, asr r6
   14610:	andeq	r3, r1, r4, lsl r9
   14614:	andeq	r4, r1, r4, asr r6
   14618:	andeq	r3, r1, r4, lsl r9
   1461c:	andeq	r3, r1, r4, lsl r9
   14620:	andeq	r3, r1, r4, lsl r9
   14624:	andeq	r3, r1, r4, lsl r9
   14628:	andeq	r3, r1, r4, lsl r9
   1462c:	andeq	r3, r1, r4, lsl r9
   14630:	andeq	r3, r1, r4, lsl r9
   14634:	andeq	r3, r1, r4, lsl r9
   14638:	andeq	r3, r1, r4, lsl r9
   1463c:	andeq	r3, r1, r4, lsl r9
   14640:	andeq	r3, r1, r4, lsl r9
   14644:	andeq	r3, r1, r4, lsl r9
   14648:	andeq	r4, r1, r4, asr r6
   1464c:	andeq	r4, r1, r4, asr r6
   14650:	andeq	r4, r1, r4, asr r6
   14654:	ldr	r1, [sp, #44]	; 0x2c
   14658:	cmp	r1, #0
   1465c:	bne	148bc <abort@plt+0x39d8>
   14660:	cmp	sl, r4
   14664:	mov	r7, r3
   14668:	movhi	r1, #63	; 0x3f
   1466c:	mov	r5, r2
   14670:	mov	r3, fp
   14674:	strbhi	r1, [r9, r4]
   14678:	add	r1, r4, #1
   1467c:	cmp	sl, r1
   14680:	movhi	r0, #34	; 0x22
   14684:	strbhi	r0, [r9, r1]
   14688:	add	r1, r4, #2
   1468c:	cmp	sl, r1
   14690:	movhi	r0, #34	; 0x22
   14694:	strbhi	r0, [r9, r1]
   14698:	add	r1, r4, #3
   1469c:	add	r4, r4, #4
   146a0:	cmp	sl, r1
   146a4:	movhi	r0, #63	; 0x3f
   146a8:	strbhi	r0, [r9, r1]
   146ac:	b	13890 <abort@plt+0x29ac>
   146b0:	mov	fp, r9
   146b4:	b	13970 <abort@plt+0x2a8c>
   146b8:	ldr	r3, [sp, #188]	; 0xbc
   146bc:	ldrb	r3, [r3]
   146c0:	cmp	r3, #0
   146c4:	beq	13000 <abort@plt+0x211c>
   146c8:	ldr	r2, [sp, #188]	; 0xbc
   146cc:	cmp	sl, r4
   146d0:	bls	146f0 <abort@plt+0x380c>
   146d4:	strb	r3, [fp, r4]
   146d8:	add	r4, r4, #1
   146dc:	ldrb	r3, [r2, #1]!
   146e0:	cmp	r3, #0
   146e4:	beq	13000 <abort@plt+0x211c>
   146e8:	cmp	sl, r4
   146ec:	bhi	146d4 <abort@plt+0x37f0>
   146f0:	ldrb	r3, [r2, #1]!
   146f4:	add	r4, r4, #1
   146f8:	cmp	r3, #0
   146fc:	bne	146cc <abort@plt+0x37e8>
   14700:	b	13000 <abort@plt+0x211c>
   14704:	add	r9, sp, #100	; 0x64
   14708:	mov	r0, r5
   1470c:	ldr	r2, [sp, #60]	; 0x3c
   14710:	mov	r6, #0
   14714:	ldm	r9, {r9, sl, fp}
   14718:	ldr	r5, [sp, #112]	; 0x70
   1471c:	ldr	r4, [sp, #116]	; 0x74
   14720:	b	143d0 <abort@plt+0x34ec>
   14724:	cmp	r4, r8
   14728:	add	r9, sp, #100	; 0x64
   1472c:	mov	r1, r4
   14730:	mov	r2, fp
   14734:	ldm	r9, {r9, sl, fp}
   14738:	mov	r3, r5
   1473c:	mov	r0, r5
   14740:	ldr	r5, [sp, #112]	; 0x70
   14744:	ldr	r4, [sp, #116]	; 0x74
   14748:	bcs	1477c <abort@plt+0x3898>
   1474c:	ldrb	r6, [r2]
   14750:	cmp	r6, #0
   14754:	bne	14768 <abort@plt+0x3884>
   14758:	b	148b4 <abort@plt+0x39d0>
   1475c:	ldrb	r6, [r2, #1]!
   14760:	cmp	r6, #0
   14764:	beq	1484c <abort@plt+0x3968>
   14768:	add	r3, r3, #1
   1476c:	add	r1, r7, r3
   14770:	cmp	r8, r1
   14774:	bhi	1475c <abort@plt+0x3878>
   14778:	mov	r0, r3
   1477c:	mov	r6, #0
   14780:	ldr	r2, [sp, #60]	; 0x3c
   14784:	b	143d0 <abort@plt+0x34ec>
   14788:	mov	r3, #1
   1478c:	mov	r4, #0
   14790:	mov	r9, r4
   14794:	str	r3, [sp, #32]
   14798:	str	r3, [sp, #44]	; 0x2c
   1479c:	str	r3, [sp, #48]	; 0x30
   147a0:	str	r4, [sp, #52]	; 0x34
   147a4:	str	r3, [sp, #56]	; 0x38
   147a8:	str	r3, [sp, #60]	; 0x3c
   147ac:	str	r3, [sp, #88]	; 0x58
   147b0:	movw	r3, #36600	; 0x8ef8
   147b4:	movt	r3, #1
   147b8:	str	r4, [sp, #64]	; 0x40
   147bc:	str	r4, [sp, #68]	; 0x44
   147c0:	str	r3, [sp, #72]	; 0x48
   147c4:	str	r4, [sp, #80]	; 0x50
   147c8:	str	r4, [sp, #84]	; 0x54
   147cc:	b	13068 <abort@plt+0x2184>
   147d0:	mov	fp, r9
   147d4:	b	13984 <abort@plt+0x2aa0>
   147d8:	ldr	r3, [sp, #48]	; 0x30
   147dc:	b	142f8 <abort@plt+0x3414>
   147e0:	mov	r2, r3
   147e4:	ldr	r3, [sp, #72]	; 0x48
   147e8:	cmp	r3, #0
   147ec:	moveq	r2, #0
   147f0:	andne	r2, r2, #1
   147f4:	cmp	r2, #0
   147f8:	beq	14828 <abort@plt+0x3944>
   147fc:	mov	r2, r3
   14800:	ldrb	r3, [r3]
   14804:	cmp	r3, #0
   14808:	beq	14828 <abort@plt+0x3944>
   1480c:	cmp	sl, r4
   14810:	bls	14838 <abort@plt+0x3954>
   14814:	strb	r3, [fp, r4]
   14818:	add	r4, r4, #1
   1481c:	ldrb	r3, [r2, #1]!
   14820:	cmp	r3, #0
   14824:	bne	1480c <abort@plt+0x3928>
   14828:	cmp	sl, r4
   1482c:	movhi	r3, #0
   14830:	strbhi	r3, [fp, r4]
   14834:	b	139c0 <abort@plt+0x2adc>
   14838:	ldrb	r3, [r2, #1]!
   1483c:	add	r4, r4, #1
   14840:	cmp	r3, #0
   14844:	bne	1480c <abort@plt+0x3928>
   14848:	b	14828 <abort@plt+0x3944>
   1484c:	mov	r0, r3
   14850:	ldr	r2, [sp, #60]	; 0x3c
   14854:	b	143d0 <abort@plt+0x34ec>
   14858:	mov	ip, #5
   1485c:	mov	r3, r8
   14860:	ldr	r1, [sp, #84]	; 0x54
   14864:	str	ip, [sp]
   14868:	ldr	r2, [sp, #180]	; 0xb4
   1486c:	ldr	ip, [sp, #188]	; 0xbc
   14870:	ldr	r0, [sp, #184]	; 0xb8
   14874:	str	r2, [sp, #4]
   14878:	ldr	r2, [sp, #28]
   1487c:	str	ip, [sp, #12]
   14880:	ldr	ip, [sp, #192]	; 0xc0
   14884:	str	r0, [sp, #8]
   14888:	mov	r0, fp
   1488c:	str	ip, [sp, #16]
   14890:	bl	12f44 <abort@plt+0x2060>
   14894:	mov	r4, r0
   14898:	b	139c0 <abort@plt+0x2adc>
   1489c:	mov	r6, r3
   148a0:	str	r3, [sp, #40]	; 0x28
   148a4:	b	13930 <abort@plt+0x2a4c>
   148a8:	mov	r3, #2
   148ac:	str	r3, [sp, #176]	; 0xb0
   148b0:	b	13970 <abort@plt+0x2a8c>
   148b4:	ldr	r2, [sp, #60]	; 0x3c
   148b8:	b	143d0 <abort@plt+0x34ec>
   148bc:	mov	r3, #5
   148c0:	mov	fp, r9
   148c4:	str	r3, [sp, #176]	; 0xb0
   148c8:	b	13984 <abort@plt+0x2aa0>
   148cc:	mov	r1, #1
   148d0:	mov	r9, #0
   148d4:	mov	r3, r9
   148d8:	mov	r2, r9
   148dc:	str	r1, [sp, #32]
   148e0:	str	sl, [sp, #84]	; 0x54
   148e4:	b	1370c <abort@plt+0x2828>
   148e8:	mov	r3, #0
   148ec:	mov	r2, #1
   148f0:	mov	r9, r3
   148f4:	mov	r4, r3
   148f8:	str	r2, [sp, #32]
   148fc:	strd	r2, [sp, #44]	; 0x2c
   14900:	strd	r2, [sp, #56]	; 0x38
   14904:	str	r3, [sp, #80]	; 0x50
   14908:	str	r3, [sp, #84]	; 0x54
   1490c:	str	r3, [sp, #88]	; 0x58
   14910:	movw	r3, #36620	; 0x8f0c
   14914:	movt	r3, #1
   14918:	str	r2, [sp, #52]	; 0x34
   1491c:	str	r2, [sp, #64]	; 0x40
   14920:	str	r2, [sp, #68]	; 0x44
   14924:	str	r3, [sp, #72]	; 0x48
   14928:	b	13068 <abort@plt+0x2184>
   1492c:	bl	10ee4 <abort@plt>
   14930:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14934:	mov	r4, r0
   14938:	mov	r5, r3
   1493c:	strd	r6, [sp, #8]
   14940:	movw	r7, #41208	; 0xa0f8
   14944:	movt	r7, #2
   14948:	strd	r8, [sp, #16]
   1494c:	strd	sl, [sp, #24]
   14950:	mov	sl, r1
   14954:	mov	fp, r2
   14958:	str	lr, [sp, #32]
   1495c:	sub	sp, sp, #60	; 0x3c
   14960:	bl	10e24 <__errno_location@plt>
   14964:	mov	r8, r0
   14968:	cmn	r4, #-2147483647	; 0x80000001
   1496c:	ldr	r6, [r7]
   14970:	movne	r0, #0
   14974:	moveq	r0, #1
   14978:	ldr	r3, [r8]
   1497c:	orrs	r0, r0, r4, lsr #31
   14980:	str	r3, [sp, #28]
   14984:	bne	14b14 <abort@plt+0x3c30>
   14988:	ldr	r3, [r7, #4]
   1498c:	cmp	r3, r4
   14990:	bgt	149f0 <abort@plt+0x3b0c>
   14994:	add	r1, r7, #8
   14998:	sub	r2, r4, r3
   1499c:	str	r3, [sp, #52]	; 0x34
   149a0:	cmp	r6, r1
   149a4:	add	r2, r2, #1
   149a8:	beq	14aec <abort@plt+0x3c08>
   149ac:	mov	r1, #8
   149b0:	mov	r0, r6
   149b4:	mvn	r3, #-2147483648	; 0x80000000
   149b8:	str	r1, [sp]
   149bc:	add	r1, sp, #52	; 0x34
   149c0:	bl	17888 <abort@plt+0x69a4>
   149c4:	mov	r6, r0
   149c8:	str	r0, [r7]
   149cc:	ldr	r0, [r7, #4]
   149d0:	mov	r1, #0
   149d4:	ldr	r2, [sp, #52]	; 0x34
   149d8:	sub	r2, r2, r0
   149dc:	add	r0, r6, r0, lsl #3
   149e0:	lsl	r2, r2, #3
   149e4:	bl	10e3c <memset@plt>
   149e8:	ldr	r3, [sp, #52]	; 0x34
   149ec:	str	r3, [r7, #4]
   149f0:	ldr	r1, [r5, #4]
   149f4:	add	r0, r6, r4, lsl #3
   149f8:	add	ip, r5, #8
   149fc:	mov	r3, fp
   14a00:	mov	r2, sl
   14a04:	ldr	r7, [r0, #4]
   14a08:	str	r0, [sp, #36]	; 0x24
   14a0c:	str	ip, [sp, #40]	; 0x28
   14a10:	orr	r0, r1, #1
   14a14:	ldr	r9, [r6, r4, lsl #3]
   14a18:	str	ip, [sp, #8]
   14a1c:	ldr	lr, [r5, #44]	; 0x2c
   14a20:	str	r0, [sp, #4]
   14a24:	ldr	ip, [r5]
   14a28:	mov	r1, r9
   14a2c:	str	ip, [sp, #32]
   14a30:	ldr	ip, [r5, #40]	; 0x28
   14a34:	str	ip, [sp, #12]
   14a38:	ldr	ip, [sp, #32]
   14a3c:	str	lr, [sp, #16]
   14a40:	str	r0, [sp, #44]	; 0x2c
   14a44:	mov	r0, r7
   14a48:	str	ip, [sp]
   14a4c:	bl	12f44 <abort@plt+0x2060>
   14a50:	cmp	r9, r0
   14a54:	bhi	14ac4 <abort@plt+0x3be0>
   14a58:	add	r9, r0, #1
   14a5c:	movw	r3, #41312	; 0xa160
   14a60:	movt	r3, #2
   14a64:	cmp	r7, r3
   14a68:	str	r9, [r6, r4, lsl #3]
   14a6c:	beq	14a78 <abort@plt+0x3b94>
   14a70:	mov	r0, r7
   14a74:	bl	12cc0 <abort@plt+0x1ddc>
   14a78:	mov	r0, r9
   14a7c:	bl	175e4 <abort@plt+0x6700>
   14a80:	ldr	ip, [r5]
   14a84:	mov	r3, fp
   14a88:	mov	r2, sl
   14a8c:	mov	r1, r9
   14a90:	mov	r7, r0
   14a94:	ldr	lr, [sp, #36]	; 0x24
   14a98:	ldr	r4, [r5, #40]	; 0x28
   14a9c:	str	r0, [lr, #4]
   14aa0:	ldr	lr, [r5, #44]	; 0x2c
   14aa4:	str	ip, [sp]
   14aa8:	ldr	ip, [sp, #44]	; 0x2c
   14aac:	str	ip, [sp, #4]
   14ab0:	ldr	ip, [sp, #40]	; 0x28
   14ab4:	str	r4, [sp, #12]
   14ab8:	str	lr, [sp, #16]
   14abc:	str	ip, [sp, #8]
   14ac0:	bl	12f44 <abort@plt+0x2060>
   14ac4:	ldr	r3, [sp, #28]
   14ac8:	mov	r0, r7
   14acc:	str	r3, [r8]
   14ad0:	add	sp, sp, #60	; 0x3c
   14ad4:	ldrd	r4, [sp]
   14ad8:	ldrd	r6, [sp, #8]
   14adc:	ldrd	r8, [sp, #16]
   14ae0:	ldrd	sl, [sp, #24]
   14ae4:	add	sp, sp, #32
   14ae8:	pop	{pc}		; (ldr pc, [sp], #4)
   14aec:	mov	r1, #8
   14af0:	mvn	r3, #-2147483648	; 0x80000000
   14af4:	str	r1, [sp]
   14af8:	add	r1, sp, #52	; 0x34
   14afc:	bl	17888 <abort@plt+0x69a4>
   14b00:	ldrd	r2, [r7, #8]
   14b04:	mov	r6, r0
   14b08:	str	r0, [r7]
   14b0c:	strd	r2, [r0]
   14b10:	b	149cc <abort@plt+0x3ae8>
   14b14:	bl	10ee4 <abort@plt>
   14b18:	strd	r4, [sp, #-16]!
   14b1c:	mov	r5, r0
   14b20:	str	r6, [sp, #8]
   14b24:	str	lr, [sp, #12]
   14b28:	bl	10e24 <__errno_location@plt>
   14b2c:	mov	r4, r0
   14b30:	cmp	r5, #0
   14b34:	ldr	r0, [pc, #32]	; 14b5c <abort@plt+0x3c78>
   14b38:	mov	r1, #48	; 0x30
   14b3c:	movne	r0, r5
   14b40:	ldr	r6, [r4]
   14b44:	bl	17a28 <abort@plt+0x6b44>
   14b48:	str	r6, [r4]
   14b4c:	ldrd	r4, [sp]
   14b50:	ldr	r6, [sp, #8]
   14b54:	add	sp, sp, #12
   14b58:	pop	{pc}		; (ldr pc, [sp], #4)
   14b5c:	andeq	sl, r2, r0, ror #4
   14b60:	ldr	r3, [pc, #12]	; 14b74 <abort@plt+0x3c90>
   14b64:	cmp	r0, #0
   14b68:	moveq	r0, r3
   14b6c:	ldr	r0, [r0]
   14b70:	bx	lr
   14b74:	andeq	sl, r2, r0, ror #4
   14b78:	ldr	r3, [pc, #12]	; 14b8c <abort@plt+0x3ca8>
   14b7c:	cmp	r0, #0
   14b80:	moveq	r0, r3
   14b84:	str	r1, [r0]
   14b88:	bx	lr
   14b8c:	andeq	sl, r2, r0, ror #4
   14b90:	ldr	r3, [pc, #52]	; 14bcc <abort@plt+0x3ce8>
   14b94:	cmp	r0, #0
   14b98:	push	{lr}		; (str lr, [sp, #-4]!)
   14b9c:	lsr	lr, r1, #5
   14ba0:	and	r1, r1, #31
   14ba4:	moveq	r0, r3
   14ba8:	add	r3, r0, #8
   14bac:	ldr	ip, [r3, lr, lsl #2]
   14bb0:	lsr	r0, ip, r1
   14bb4:	eor	r2, r2, r0
   14bb8:	and	r0, r0, #1
   14bbc:	and	r2, r2, #1
   14bc0:	eor	r1, ip, r2, lsl r1
   14bc4:	str	r1, [r3, lr, lsl #2]
   14bc8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bcc:	andeq	sl, r2, r0, ror #4
   14bd0:	ldr	r3, [pc, #16]	; 14be8 <abort@plt+0x3d04>
   14bd4:	cmp	r0, #0
   14bd8:	movne	r3, r0
   14bdc:	ldr	r0, [r3, #4]
   14be0:	str	r1, [r3, #4]
   14be4:	bx	lr
   14be8:	andeq	sl, r2, r0, ror #4
   14bec:	ldr	r3, [pc, #48]	; 14c24 <abort@plt+0x3d40>
   14bf0:	cmp	r0, #0
   14bf4:	mov	ip, #10
   14bf8:	moveq	r0, r3
   14bfc:	cmp	r2, #0
   14c00:	cmpne	r1, #0
   14c04:	str	ip, [r0]
   14c08:	beq	14c18 <abort@plt+0x3d34>
   14c0c:	str	r1, [r0, #40]	; 0x28
   14c10:	str	r2, [r0, #44]	; 0x2c
   14c14:	bx	lr
   14c18:	str	r4, [sp, #-8]!
   14c1c:	str	lr, [sp, #4]
   14c20:	bl	10ee4 <abort@plt>
   14c24:	andeq	sl, r2, r0, ror #4
   14c28:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14c2c:	strd	r6, [sp, #8]
   14c30:	mov	r7, r0
   14c34:	mov	r6, r1
   14c38:	strd	r8, [sp, #16]
   14c3c:	mov	r8, r2
   14c40:	mov	r9, r3
   14c44:	str	lr, [sp, #24]
   14c48:	sub	sp, sp, #28
   14c4c:	ldr	r4, [sp, #56]	; 0x38
   14c50:	ldr	ip, [pc, #104]	; 14cc0 <abort@plt+0x3ddc>
   14c54:	cmp	r4, #0
   14c58:	moveq	r4, ip
   14c5c:	bl	10e24 <__errno_location@plt>
   14c60:	ldr	ip, [r4, #44]	; 0x2c
   14c64:	mov	r5, r0
   14c68:	mov	r1, r6
   14c6c:	add	lr, r4, #8
   14c70:	mov	r3, r9
   14c74:	ldr	r6, [r5]
   14c78:	mov	r2, r8
   14c7c:	mov	r0, r7
   14c80:	str	ip, [sp, #16]
   14c84:	ldr	ip, [r4, #40]	; 0x28
   14c88:	str	lr, [sp, #8]
   14c8c:	str	ip, [sp, #12]
   14c90:	ldr	ip, [r4, #4]
   14c94:	str	ip, [sp, #4]
   14c98:	ldr	ip, [r4]
   14c9c:	str	ip, [sp]
   14ca0:	bl	12f44 <abort@plt+0x2060>
   14ca4:	str	r6, [r5]
   14ca8:	add	sp, sp, #28
   14cac:	ldrd	r4, [sp]
   14cb0:	ldrd	r6, [sp, #8]
   14cb4:	ldrd	r8, [sp, #16]
   14cb8:	add	sp, sp, #24
   14cbc:	pop	{pc}		; (ldr pc, [sp], #4)
   14cc0:	andeq	sl, r2, r0, ror #4
   14cc4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14cc8:	cmp	r2, #0
   14ccc:	ldr	r4, [pc, #192]	; 14d94 <abort@plt+0x3eb0>
   14cd0:	movne	r4, r2
   14cd4:	strd	r6, [sp, #8]
   14cd8:	strd	r8, [sp, #16]
   14cdc:	mov	r9, r1
   14ce0:	mov	r8, r0
   14ce4:	strd	sl, [sp, #24]
   14ce8:	str	lr, [sp, #32]
   14cec:	sub	sp, sp, #36	; 0x24
   14cf0:	bl	10e24 <__errno_location@plt>
   14cf4:	ldr	r5, [r4, #4]
   14cf8:	mov	r6, r0
   14cfc:	add	r7, r4, #8
   14d00:	mov	r1, #0
   14d04:	mov	r3, r9
   14d08:	ldr	ip, [r4, #44]	; 0x2c
   14d0c:	mov	r2, r8
   14d10:	mov	r0, r1
   14d14:	ldr	sl, [r6]
   14d18:	orr	r5, r5, #1
   14d1c:	str	ip, [sp, #16]
   14d20:	ldr	ip, [r4, #40]	; 0x28
   14d24:	stmib	sp, {r5, r7, ip}
   14d28:	ldr	ip, [r4]
   14d2c:	str	ip, [sp]
   14d30:	bl	12f44 <abort@plt+0x2060>
   14d34:	add	r1, r0, #1
   14d38:	mov	r0, r1
   14d3c:	str	r1, [sp, #28]
   14d40:	bl	175e4 <abort@plt+0x6700>
   14d44:	ldr	ip, [r4, #44]	; 0x2c
   14d48:	mov	fp, r0
   14d4c:	mov	r3, r9
   14d50:	mov	r2, r8
   14d54:	ldr	r1, [sp, #28]
   14d58:	str	ip, [sp, #16]
   14d5c:	ldr	ip, [r4, #40]	; 0x28
   14d60:	stmib	sp, {r5, r7, ip}
   14d64:	ldr	ip, [r4]
   14d68:	str	ip, [sp]
   14d6c:	bl	12f44 <abort@plt+0x2060>
   14d70:	mov	r0, fp
   14d74:	str	sl, [r6]
   14d78:	add	sp, sp, #36	; 0x24
   14d7c:	ldrd	r4, [sp]
   14d80:	ldrd	r6, [sp, #8]
   14d84:	ldrd	r8, [sp, #16]
   14d88:	ldrd	sl, [sp, #24]
   14d8c:	add	sp, sp, #32
   14d90:	pop	{pc}		; (ldr pc, [sp], #4)
   14d94:	andeq	sl, r2, r0, ror #4
   14d98:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14d9c:	cmp	r3, #0
   14da0:	ldr	r4, [pc, #220]	; 14e84 <abort@plt+0x3fa0>
   14da4:	movne	r4, r3
   14da8:	strd	r6, [sp, #8]
   14dac:	mov	r6, r2
   14db0:	strd	r8, [sp, #16]
   14db4:	mov	r9, r0
   14db8:	strd	sl, [sp, #24]
   14dbc:	mov	sl, r1
   14dc0:	str	lr, [sp, #32]
   14dc4:	sub	sp, sp, #44	; 0x2c
   14dc8:	bl	10e24 <__errno_location@plt>
   14dcc:	ldr	r5, [r4, #4]
   14dd0:	mov	r7, r0
   14dd4:	mov	r1, #0
   14dd8:	add	r8, r4, #8
   14ddc:	mov	r3, sl
   14de0:	ldr	ip, [r4, #44]	; 0x2c
   14de4:	mov	r2, r9
   14de8:	mov	r0, r1
   14dec:	ldr	lr, [r7]
   14df0:	cmp	r6, r1
   14df4:	orreq	r5, r5, #1
   14df8:	str	ip, [sp, #16]
   14dfc:	ldr	ip, [r4, #40]	; 0x28
   14e00:	stmib	sp, {r5, r8, ip}
   14e04:	ldr	ip, [r4]
   14e08:	str	lr, [sp, #28]
   14e0c:	str	ip, [sp]
   14e10:	bl	12f44 <abort@plt+0x2060>
   14e14:	add	r1, r0, #1
   14e18:	mov	fp, r0
   14e1c:	mov	r0, r1
   14e20:	str	r1, [sp, #36]	; 0x24
   14e24:	bl	175e4 <abort@plt+0x6700>
   14e28:	ldr	ip, [r4, #44]	; 0x2c
   14e2c:	mov	r3, sl
   14e30:	mov	r2, r9
   14e34:	ldr	r1, [sp, #36]	; 0x24
   14e38:	str	ip, [sp, #16]
   14e3c:	ldr	ip, [r4, #40]	; 0x28
   14e40:	str	r0, [sp, #32]
   14e44:	stmib	sp, {r5, r8, ip}
   14e48:	ldr	ip, [r4]
   14e4c:	str	ip, [sp]
   14e50:	bl	12f44 <abort@plt+0x2060>
   14e54:	ldr	lr, [sp, #28]
   14e58:	cmp	r6, #0
   14e5c:	ldr	r0, [sp, #32]
   14e60:	str	lr, [r7]
   14e64:	strne	fp, [r6]
   14e68:	add	sp, sp, #44	; 0x2c
   14e6c:	ldrd	r4, [sp]
   14e70:	ldrd	r6, [sp, #8]
   14e74:	ldrd	r8, [sp, #16]
   14e78:	ldrd	sl, [sp, #24]
   14e7c:	add	sp, sp, #32
   14e80:	pop	{pc}		; (ldr pc, [sp], #4)
   14e84:	andeq	sl, r2, r0, ror #4
   14e88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14e8c:	movw	r5, #41208	; 0xa0f8
   14e90:	movt	r5, #2
   14e94:	ldr	r3, [r5, #4]
   14e98:	strd	r6, [sp, #8]
   14e9c:	str	r8, [sp, #16]
   14ea0:	str	lr, [sp, #20]
   14ea4:	ldr	r7, [r5]
   14ea8:	cmp	r3, #1
   14eac:	ble	14ed0 <abort@plt+0x3fec>
   14eb0:	mov	r4, #1
   14eb4:	add	r6, r7, #4
   14eb8:	ldr	r0, [r6, r4, lsl #3]
   14ebc:	add	r4, r4, #1
   14ec0:	bl	12cc0 <abort@plt+0x1ddc>
   14ec4:	ldr	r3, [r5, #4]
   14ec8:	cmp	r3, r4
   14ecc:	bgt	14eb8 <abort@plt+0x3fd4>
   14ed0:	ldr	r0, [r7, #4]
   14ed4:	movw	r4, #41312	; 0xa160
   14ed8:	movt	r4, #2
   14edc:	cmp	r0, r4
   14ee0:	beq	14ef4 <abort@plt+0x4010>
   14ee4:	bl	12cc0 <abort@plt+0x1ddc>
   14ee8:	mov	r3, #256	; 0x100
   14eec:	str	r3, [r5, #8]
   14ef0:	str	r4, [r5, #12]
   14ef4:	ldr	r4, [pc, #44]	; 14f28 <abort@plt+0x4044>
   14ef8:	cmp	r7, r4
   14efc:	beq	14f0c <abort@plt+0x4028>
   14f00:	mov	r0, r7
   14f04:	bl	12cc0 <abort@plt+0x1ddc>
   14f08:	str	r4, [r5]
   14f0c:	mov	r3, #1
   14f10:	ldrd	r6, [sp, #8]
   14f14:	str	r3, [r5, #4]
   14f18:	ldrd	r4, [sp]
   14f1c:	ldr	r8, [sp, #16]
   14f20:	add	sp, sp, #20
   14f24:	pop	{pc}		; (ldr pc, [sp], #4)
   14f28:	andeq	sl, r2, r0, lsl #2
   14f2c:	ldr	r3, [pc, #4]	; 14f38 <abort@plt+0x4054>
   14f30:	mvn	r2, #0
   14f34:	b	14930 <abort@plt+0x3a4c>
   14f38:	andeq	sl, r2, r0, ror #4
   14f3c:	ldr	r3, [pc]	; 14f44 <abort@plt+0x4060>
   14f40:	b	14930 <abort@plt+0x3a4c>
   14f44:	andeq	sl, r2, r0, ror #4
   14f48:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14f4c:	movw	r4, #41208	; 0xa0f8
   14f50:	movt	r4, #2
   14f54:	strd	r6, [sp, #8]
   14f58:	strd	r8, [sp, #16]
   14f5c:	strd	sl, [sp, #24]
   14f60:	mov	sl, r0
   14f64:	str	lr, [sp, #32]
   14f68:	sub	sp, sp, #44	; 0x2c
   14f6c:	bl	10e24 <__errno_location@plt>
   14f70:	ldr	r3, [r0]
   14f74:	mov	r8, r0
   14f78:	ldr	r2, [r4, #4]
   14f7c:	ldr	r5, [r4]
   14f80:	str	r3, [sp, #28]
   14f84:	cmp	r2, #0
   14f88:	bgt	14fe4 <abort@plt+0x4100>
   14f8c:	add	r3, r4, #8
   14f90:	str	r2, [sp, #36]	; 0x24
   14f94:	rsb	r2, r2, #1
   14f98:	cmp	r5, r3
   14f9c:	beq	150b0 <abort@plt+0x41cc>
   14fa0:	mov	r1, #8
   14fa4:	mov	r0, r5
   14fa8:	mvn	r3, #-2147483648	; 0x80000000
   14fac:	str	r1, [sp]
   14fb0:	add	r1, sp, #36	; 0x24
   14fb4:	bl	17888 <abort@plt+0x69a4>
   14fb8:	mov	r5, r0
   14fbc:	str	r0, [r4]
   14fc0:	ldr	r0, [r4, #4]
   14fc4:	mov	r1, #0
   14fc8:	ldr	r2, [sp, #36]	; 0x24
   14fcc:	sub	r2, r2, r0
   14fd0:	add	r0, r5, r0, lsl #3
   14fd4:	lsl	r2, r2, #3
   14fd8:	bl	10e3c <memset@plt>
   14fdc:	ldr	r3, [sp, #36]	; 0x24
   14fe0:	str	r3, [r4, #4]
   14fe4:	movw	r4, #41312	; 0xa160
   14fe8:	movt	r4, #2
   14fec:	ldr	r9, [r5]
   14ff0:	add	fp, r4, #264	; 0x108
   14ff4:	mvn	r3, #0
   14ff8:	ldr	r7, [r4, #260]	; 0x104
   14ffc:	mov	r2, sl
   15000:	ldr	r6, [r5, #4]
   15004:	str	fp, [sp, #8]
   15008:	mov	r1, r9
   1500c:	ldr	ip, [r4, #256]	; 0x100
   15010:	orr	r7, r7, #1
   15014:	ldr	lr, [r4, #300]	; 0x12c
   15018:	mov	r0, r6
   1501c:	str	ip, [sp]
   15020:	str	r7, [sp, #4]
   15024:	str	lr, [sp, #16]
   15028:	ldr	ip, [r4, #296]	; 0x128
   1502c:	str	ip, [sp, #12]
   15030:	bl	12f44 <abort@plt+0x2060>
   15034:	cmp	r9, r0
   15038:	bhi	15088 <abort@plt+0x41a4>
   1503c:	add	r9, r0, #1
   15040:	cmp	r6, r4
   15044:	str	r9, [r5]
   15048:	beq	15054 <abort@plt+0x4170>
   1504c:	mov	r0, r6
   15050:	bl	12cc0 <abort@plt+0x1ddc>
   15054:	mov	r0, r9
   15058:	bl	175e4 <abort@plt+0x6700>
   1505c:	ldr	r3, [r4, #256]	; 0x100
   15060:	mov	r2, sl
   15064:	mov	r1, r9
   15068:	mov	r6, r0
   1506c:	ldr	lr, [r4, #296]	; 0x128
   15070:	ldr	ip, [r4, #300]	; 0x12c
   15074:	str	r0, [r5, #4]
   15078:	stm	sp, {r3, r7, fp, lr}
   1507c:	mvn	r3, #0
   15080:	str	ip, [sp, #16]
   15084:	bl	12f44 <abort@plt+0x2060>
   15088:	ldr	r3, [sp, #28]
   1508c:	mov	r0, r6
   15090:	str	r3, [r8]
   15094:	add	sp, sp, #44	; 0x2c
   15098:	ldrd	r4, [sp]
   1509c:	ldrd	r6, [sp, #8]
   150a0:	ldrd	r8, [sp, #16]
   150a4:	ldrd	sl, [sp, #24]
   150a8:	add	sp, sp, #32
   150ac:	pop	{pc}		; (ldr pc, [sp], #4)
   150b0:	mov	r0, #8
   150b4:	mvn	r3, #-2147483648	; 0x80000000
   150b8:	add	r1, sp, #36	; 0x24
   150bc:	str	r0, [sp]
   150c0:	mov	r0, #0
   150c4:	bl	17888 <abort@plt+0x69a4>
   150c8:	ldrd	r2, [r4, #8]
   150cc:	mov	r5, r0
   150d0:	str	r0, [r4]
   150d4:	strd	r2, [r0]
   150d8:	b	14fc0 <abort@plt+0x40dc>
   150dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   150e0:	movw	r4, #41208	; 0xa0f8
   150e4:	movt	r4, #2
   150e8:	strd	r6, [sp, #8]
   150ec:	strd	r8, [sp, #16]
   150f0:	strd	sl, [sp, #24]
   150f4:	mov	sl, r0
   150f8:	mov	fp, r1
   150fc:	str	lr, [sp, #32]
   15100:	sub	sp, sp, #44	; 0x2c
   15104:	bl	10e24 <__errno_location@plt>
   15108:	ldr	r3, [r0]
   1510c:	mov	r8, r0
   15110:	ldr	r2, [r4, #4]
   15114:	ldr	r5, [r4]
   15118:	str	r3, [sp, #28]
   1511c:	cmp	r2, #0
   15120:	bgt	1517c <abort@plt+0x4298>
   15124:	add	r3, r4, #8
   15128:	str	r2, [sp, #36]	; 0x24
   1512c:	rsb	r2, r2, #1
   15130:	cmp	r5, r3
   15134:	beq	15258 <abort@plt+0x4374>
   15138:	mov	r1, #8
   1513c:	mov	r0, r5
   15140:	mvn	r3, #-2147483648	; 0x80000000
   15144:	str	r1, [sp]
   15148:	add	r1, sp, #36	; 0x24
   1514c:	bl	17888 <abort@plt+0x69a4>
   15150:	mov	r5, r0
   15154:	str	r0, [r4]
   15158:	ldr	r0, [r4, #4]
   1515c:	mov	r1, #0
   15160:	ldr	r2, [sp, #36]	; 0x24
   15164:	sub	r2, r2, r0
   15168:	add	r0, r5, r0, lsl #3
   1516c:	lsl	r2, r2, #3
   15170:	bl	10e3c <memset@plt>
   15174:	ldr	r3, [sp, #36]	; 0x24
   15178:	str	r3, [r4, #4]
   1517c:	movw	r4, #41312	; 0xa160
   15180:	movt	r4, #2
   15184:	ldr	r9, [r5]
   15188:	add	r0, r4, #264	; 0x108
   1518c:	mov	r3, fp
   15190:	ldr	r7, [r4, #260]	; 0x104
   15194:	mov	r2, sl
   15198:	ldr	r6, [r5, #4]
   1519c:	str	r0, [sp, #8]
   151a0:	mov	r1, r9
   151a4:	ldr	ip, [r4, #256]	; 0x100
   151a8:	orr	r7, r7, #1
   151ac:	ldr	lr, [r4, #300]	; 0x12c
   151b0:	mov	r0, r6
   151b4:	str	ip, [sp]
   151b8:	str	r7, [sp, #4]
   151bc:	str	lr, [sp, #16]
   151c0:	ldr	ip, [r4, #296]	; 0x128
   151c4:	str	ip, [sp, #12]
   151c8:	bl	12f44 <abort@plt+0x2060>
   151cc:	cmp	r9, r0
   151d0:	bhi	15230 <abort@plt+0x434c>
   151d4:	add	r9, r0, #1
   151d8:	cmp	r6, r4
   151dc:	str	r9, [r5]
   151e0:	beq	151ec <abort@plt+0x4308>
   151e4:	mov	r0, r6
   151e8:	bl	12cc0 <abort@plt+0x1ddc>
   151ec:	mov	r0, r9
   151f0:	bl	175e4 <abort@plt+0x6700>
   151f4:	ldr	ip, [r4, #256]	; 0x100
   151f8:	mov	r1, r9
   151fc:	mov	r3, fp
   15200:	mov	r2, sl
   15204:	mov	r6, r0
   15208:	ldr	r9, [r4, #296]	; 0x128
   1520c:	ldr	lr, [r4, #300]	; 0x12c
   15210:	str	r0, [r5, #4]
   15214:	str	ip, [sp]
   15218:	ldr	ip, [pc, #100]	; 15284 <abort@plt+0x43a0>
   1521c:	str	r7, [sp, #4]
   15220:	str	ip, [sp, #8]
   15224:	str	r9, [sp, #12]
   15228:	str	lr, [sp, #16]
   1522c:	bl	12f44 <abort@plt+0x2060>
   15230:	ldr	r3, [sp, #28]
   15234:	mov	r0, r6
   15238:	str	r3, [r8]
   1523c:	add	sp, sp, #44	; 0x2c
   15240:	ldrd	r4, [sp]
   15244:	ldrd	r6, [sp, #8]
   15248:	ldrd	r8, [sp, #16]
   1524c:	ldrd	sl, [sp, #24]
   15250:	add	sp, sp, #32
   15254:	pop	{pc}		; (ldr pc, [sp], #4)
   15258:	mov	r0, #8
   1525c:	mvn	r3, #-2147483648	; 0x80000000
   15260:	add	r1, sp, #36	; 0x24
   15264:	str	r0, [sp]
   15268:	mov	r0, #0
   1526c:	bl	17888 <abort@plt+0x69a4>
   15270:	ldrd	r2, [r4, #8]
   15274:	mov	r5, r0
   15278:	str	r0, [r4]
   1527c:	strd	r2, [r0]
   15280:	b	15158 <abort@plt+0x4274>
   15284:	andeq	sl, r2, r8, ror #4
   15288:	strd	r4, [sp, #-20]!	; 0xffffffec
   1528c:	mov	r4, #0
   15290:	mov	r5, #0
   15294:	strd	r6, [sp, #8]
   15298:	cmp	r1, #10
   1529c:	str	lr, [sp, #16]
   152a0:	sub	sp, sp, #100	; 0x64
   152a4:	strd	r4, [sp, #48]	; 0x30
   152a8:	beq	152f0 <abort@plt+0x440c>
   152ac:	mov	r3, sp
   152b0:	strd	r4, [sp, #8]
   152b4:	str	r1, [sp, #48]	; 0x30
   152b8:	mov	r1, r2
   152bc:	mvn	r2, #0
   152c0:	ldrd	r6, [sp, #48]	; 0x30
   152c4:	strd	r6, [sp]
   152c8:	strd	r4, [sp, #16]
   152cc:	strd	r4, [sp, #24]
   152d0:	strd	r4, [sp, #32]
   152d4:	strd	r4, [sp, #40]	; 0x28
   152d8:	bl	14930 <abort@plt+0x3a4c>
   152dc:	add	sp, sp, #100	; 0x64
   152e0:	ldrd	r4, [sp]
   152e4:	ldrd	r6, [sp, #8]
   152e8:	add	sp, sp, #16
   152ec:	pop	{pc}		; (ldr pc, [sp], #4)
   152f0:	bl	10ee4 <abort@plt>
   152f4:	strd	r4, [sp, #-20]!	; 0xffffffec
   152f8:	mov	r4, #0
   152fc:	mov	r5, #0
   15300:	strd	r6, [sp, #8]
   15304:	cmp	r1, #10
   15308:	str	lr, [sp, #16]
   1530c:	sub	sp, sp, #100	; 0x64
   15310:	strd	r4, [sp, #48]	; 0x30
   15314:	beq	15360 <abort@plt+0x447c>
   15318:	mov	ip, r2
   1531c:	mov	r2, r3
   15320:	strd	r4, [sp, #8]
   15324:	str	r1, [sp, #48]	; 0x30
   15328:	mov	r3, sp
   1532c:	mov	r1, ip
   15330:	ldrd	r6, [sp, #48]	; 0x30
   15334:	strd	r6, [sp]
   15338:	strd	r4, [sp, #16]
   1533c:	strd	r4, [sp, #24]
   15340:	strd	r4, [sp, #32]
   15344:	strd	r4, [sp, #40]	; 0x28
   15348:	bl	14930 <abort@plt+0x3a4c>
   1534c:	add	sp, sp, #100	; 0x64
   15350:	ldrd	r4, [sp]
   15354:	ldrd	r6, [sp, #8]
   15358:	add	sp, sp, #16
   1535c:	pop	{pc}		; (ldr pc, [sp], #4)
   15360:	bl	10ee4 <abort@plt>
   15364:	mov	r2, #0
   15368:	mov	r3, #0
   1536c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15370:	strd	r6, [sp, #8]
   15374:	cmp	r0, #10
   15378:	strd	r8, [sp, #16]
   1537c:	strd	sl, [sp, #24]
   15380:	str	lr, [sp, #32]
   15384:	sub	sp, sp, #124	; 0x7c
   15388:	strd	r2, [sp, #72]	; 0x48
   1538c:	strd	r2, [sp, #80]	; 0x50
   15390:	strd	r2, [sp, #88]	; 0x58
   15394:	strd	r2, [sp, #96]	; 0x60
   15398:	strd	r2, [sp, #104]	; 0x68
   1539c:	strd	r2, [sp, #112]	; 0x70
   153a0:	beq	15544 <abort@plt+0x4660>
   153a4:	mov	r6, r1
   153a8:	movw	r4, #41208	; 0xa0f8
   153ac:	movt	r4, #2
   153b0:	str	r0, [sp, #72]	; 0x48
   153b4:	ldrd	r0, [sp, #72]	; 0x48
   153b8:	strd	r0, [sp, #24]
   153bc:	strd	r2, [sp, #32]
   153c0:	strd	r2, [sp, #40]	; 0x28
   153c4:	strd	r2, [sp, #48]	; 0x30
   153c8:	strd	r2, [sp, #56]	; 0x38
   153cc:	strd	r2, [sp, #64]	; 0x40
   153d0:	bl	10e24 <__errno_location@plt>
   153d4:	mov	r8, r0
   153d8:	ldr	r5, [r4]
   153dc:	ldr	r2, [r4, #4]
   153e0:	ldr	r9, [r0]
   153e4:	cmp	r2, #0
   153e8:	bgt	15444 <abort@plt+0x4560>
   153ec:	add	r3, r4, #8
   153f0:	str	r2, [sp, #72]	; 0x48
   153f4:	rsb	r2, r2, #1
   153f8:	cmp	r5, r3
   153fc:	beq	15518 <abort@plt+0x4634>
   15400:	mov	r3, #8
   15404:	mov	r0, r5
   15408:	add	r1, sp, #72	; 0x48
   1540c:	str	r3, [sp]
   15410:	mvn	r3, #-2147483648	; 0x80000000
   15414:	bl	17888 <abort@plt+0x69a4>
   15418:	mov	r5, r0
   1541c:	str	r0, [r4]
   15420:	ldr	r0, [r4, #4]
   15424:	mov	r1, #0
   15428:	ldr	r2, [sp, #72]	; 0x48
   1542c:	sub	r2, r2, r0
   15430:	add	r0, r5, r0, lsl #3
   15434:	lsl	r2, r2, #3
   15438:	bl	10e3c <memset@plt>
   1543c:	ldr	r3, [sp, #72]	; 0x48
   15440:	str	r3, [r4, #4]
   15444:	ldr	sl, [r5]
   15448:	add	r0, sp, #32
   1544c:	mvn	r3, #0
   15450:	mov	r2, r6
   15454:	ldr	r7, [sp, #28]
   15458:	ldr	r4, [r5, #4]
   1545c:	mov	r1, sl
   15460:	str	r0, [sp, #8]
   15464:	ldr	lr, [sp, #24]
   15468:	orr	r7, r7, #1
   1546c:	ldr	ip, [sp, #64]	; 0x40
   15470:	mov	r0, r4
   15474:	ldr	fp, [sp, #68]	; 0x44
   15478:	str	lr, [sp]
   1547c:	str	r7, [sp, #4]
   15480:	str	ip, [sp, #12]
   15484:	str	fp, [sp, #16]
   15488:	bl	12f44 <abort@plt+0x2060>
   1548c:	cmp	sl, r0
   15490:	bhi	154f4 <abort@plt+0x4610>
   15494:	add	sl, r0, #1
   15498:	movw	r3, #41312	; 0xa160
   1549c:	movt	r3, #2
   154a0:	cmp	r4, r3
   154a4:	str	sl, [r5]
   154a8:	beq	154b4 <abort@plt+0x45d0>
   154ac:	mov	r0, r4
   154b0:	bl	12cc0 <abort@plt+0x1ddc>
   154b4:	mov	r0, sl
   154b8:	bl	175e4 <abort@plt+0x6700>
   154bc:	ldr	r3, [sp, #24]
   154c0:	mov	r2, r6
   154c4:	mov	r1, sl
   154c8:	mov	r4, r0
   154cc:	ldr	lr, [sp, #64]	; 0x40
   154d0:	ldr	ip, [sp, #68]	; 0x44
   154d4:	str	r0, [r5, #4]
   154d8:	add	r5, sp, #32
   154dc:	stm	sp, {r3, r7}
   154e0:	mvn	r3, #0
   154e4:	str	r5, [sp, #8]
   154e8:	str	lr, [sp, #12]
   154ec:	str	ip, [sp, #16]
   154f0:	bl	12f44 <abort@plt+0x2060>
   154f4:	mov	r0, r4
   154f8:	str	r9, [r8]
   154fc:	add	sp, sp, #124	; 0x7c
   15500:	ldrd	r4, [sp]
   15504:	ldrd	r6, [sp, #8]
   15508:	ldrd	r8, [sp, #16]
   1550c:	ldrd	sl, [sp, #24]
   15510:	add	sp, sp, #32
   15514:	pop	{pc}		; (ldr pc, [sp], #4)
   15518:	mov	r0, #8
   1551c:	mvn	r3, #-2147483648	; 0x80000000
   15520:	add	r1, sp, #72	; 0x48
   15524:	str	r0, [sp]
   15528:	mov	r0, #0
   1552c:	bl	17888 <abort@plt+0x69a4>
   15530:	ldrd	r2, [r4, #8]
   15534:	mov	r5, r0
   15538:	str	r0, [r4]
   1553c:	strd	r2, [r0]
   15540:	b	15420 <abort@plt+0x453c>
   15544:	bl	10ee4 <abort@plt>
   15548:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1554c:	cmp	r0, #10
   15550:	strd	r6, [sp, #8]
   15554:	mov	r6, #0
   15558:	mov	r7, #0
   1555c:	strd	r8, [sp, #16]
   15560:	strd	sl, [sp, #24]
   15564:	str	lr, [sp, #32]
   15568:	sub	sp, sp, #124	; 0x7c
   1556c:	strd	r6, [sp, #72]	; 0x48
   15570:	strd	r6, [sp, #80]	; 0x50
   15574:	strd	r6, [sp, #88]	; 0x58
   15578:	strd	r6, [sp, #96]	; 0x60
   1557c:	strd	r6, [sp, #104]	; 0x68
   15580:	strd	r6, [sp, #112]	; 0x70
   15584:	beq	15730 <abort@plt+0x484c>
   15588:	mov	sl, r2
   1558c:	movw	r5, #41208	; 0xa0f8
   15590:	movt	r5, #2
   15594:	str	r0, [sp, #72]	; 0x48
   15598:	mov	r9, r1
   1559c:	ldrd	r2, [sp, #72]	; 0x48
   155a0:	strd	r2, [sp, #24]
   155a4:	strd	r6, [sp, #32]
   155a8:	strd	r6, [sp, #40]	; 0x28
   155ac:	strd	r6, [sp, #48]	; 0x30
   155b0:	strd	r6, [sp, #56]	; 0x38
   155b4:	strd	r6, [sp, #64]	; 0x40
   155b8:	bl	10e24 <__errno_location@plt>
   155bc:	mov	r7, r0
   155c0:	ldr	r4, [r5]
   155c4:	ldr	r2, [r5, #4]
   155c8:	ldr	fp, [r0]
   155cc:	cmp	r2, #0
   155d0:	bgt	1562c <abort@plt+0x4748>
   155d4:	add	r3, r5, #8
   155d8:	str	r2, [sp, #72]	; 0x48
   155dc:	rsb	r2, r2, #1
   155e0:	cmp	r4, r3
   155e4:	beq	15704 <abort@plt+0x4820>
   155e8:	mov	r3, #8
   155ec:	mov	r0, r4
   155f0:	add	r1, sp, #72	; 0x48
   155f4:	str	r3, [sp]
   155f8:	mvn	r3, #-2147483648	; 0x80000000
   155fc:	bl	17888 <abort@plt+0x69a4>
   15600:	mov	r4, r0
   15604:	str	r0, [r5]
   15608:	ldr	r0, [r5, #4]
   1560c:	mov	r1, #0
   15610:	ldr	r2, [sp, #72]	; 0x48
   15614:	sub	r2, r2, r0
   15618:	add	r0, r4, r0, lsl #3
   1561c:	lsl	r2, r2, #3
   15620:	bl	10e3c <memset@plt>
   15624:	ldr	r3, [sp, #72]	; 0x48
   15628:	str	r3, [r5, #4]
   1562c:	ldr	ip, [sp, #24]
   15630:	add	r0, sp, #32
   15634:	mov	r3, sl
   15638:	mov	r2, r9
   1563c:	ldr	r6, [sp, #28]
   15640:	ldr	r8, [r4]
   15644:	ldr	r5, [r4, #4]
   15648:	str	ip, [sp]
   1564c:	orr	r6, r6, #1
   15650:	ldr	ip, [sp, #64]	; 0x40
   15654:	mov	r1, r8
   15658:	str	r6, [sp, #4]
   1565c:	ldr	lr, [sp, #68]	; 0x44
   15660:	str	r0, [sp, #8]
   15664:	mov	r0, r5
   15668:	str	ip, [sp, #12]
   1566c:	str	lr, [sp, #16]
   15670:	bl	12f44 <abort@plt+0x2060>
   15674:	cmp	r8, r0
   15678:	bhi	156e0 <abort@plt+0x47fc>
   1567c:	add	r8, r0, #1
   15680:	movw	r3, #41312	; 0xa160
   15684:	movt	r3, #2
   15688:	cmp	r5, r3
   1568c:	str	r8, [r4]
   15690:	beq	1569c <abort@plt+0x47b8>
   15694:	mov	r0, r5
   15698:	bl	12cc0 <abort@plt+0x1ddc>
   1569c:	mov	r0, r8
   156a0:	bl	175e4 <abort@plt+0x6700>
   156a4:	ldr	lr, [sp, #24]
   156a8:	mov	r1, r8
   156ac:	mov	r3, sl
   156b0:	mov	r2, r9
   156b4:	mov	r5, r0
   156b8:	ldr	r8, [sp, #64]	; 0x40
   156bc:	ldr	ip, [sp, #68]	; 0x44
   156c0:	str	r0, [r4, #4]
   156c4:	str	lr, [sp]
   156c8:	add	lr, sp, #32
   156cc:	str	r6, [sp, #4]
   156d0:	str	lr, [sp, #8]
   156d4:	str	r8, [sp, #12]
   156d8:	str	ip, [sp, #16]
   156dc:	bl	12f44 <abort@plt+0x2060>
   156e0:	mov	r0, r5
   156e4:	str	fp, [r7]
   156e8:	add	sp, sp, #124	; 0x7c
   156ec:	ldrd	r4, [sp]
   156f0:	ldrd	r6, [sp, #8]
   156f4:	ldrd	r8, [sp, #16]
   156f8:	ldrd	sl, [sp, #24]
   156fc:	add	sp, sp, #32
   15700:	pop	{pc}		; (ldr pc, [sp], #4)
   15704:	mov	r0, #8
   15708:	mvn	r3, #-2147483648	; 0x80000000
   1570c:	add	r1, sp, #72	; 0x48
   15710:	str	r0, [sp]
   15714:	mov	r0, #0
   15718:	bl	17888 <abort@plt+0x69a4>
   1571c:	ldrd	r2, [r5, #8]
   15720:	mov	r4, r0
   15724:	str	r0, [r5]
   15728:	strd	r2, [r0]
   1572c:	b	15608 <abort@plt+0x4724>
   15730:	bl	10ee4 <abort@plt>
   15734:	ldr	r3, [pc, #492]	; 15928 <abort@plt+0x4a44>
   15738:	lsr	ip, r2, #5
   1573c:	and	r2, r2, #31
   15740:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15744:	movw	r5, #41208	; 0xa0f8
   15748:	movt	r5, #2
   1574c:	strd	r6, [sp, #8]
   15750:	strd	r8, [sp, #16]
   15754:	strd	sl, [sp, #24]
   15758:	mov	sl, r0
   1575c:	mov	fp, r1
   15760:	ldrd	r0, [r3]
   15764:	str	lr, [sp, #32]
   15768:	sub	sp, sp, #92	; 0x5c
   1576c:	ldrd	r8, [r3, #8]
   15770:	add	r6, sp, #48	; 0x30
   15774:	strd	r0, [sp, #40]	; 0x28
   15778:	ldrd	r0, [r3, #16]
   1577c:	strd	r8, [sp, #48]	; 0x30
   15780:	ldrd	r8, [r3, #24]
   15784:	strd	r0, [sp, #56]	; 0x38
   15788:	ldrd	r0, [r3, #32]
   1578c:	strd	r8, [sp, #64]	; 0x40
   15790:	ldrd	r8, [r3, #40]	; 0x28
   15794:	strd	r0, [sp, #72]	; 0x48
   15798:	strd	r8, [sp, #80]	; 0x50
   1579c:	ldr	r3, [r6, ip, lsl #2]
   157a0:	mvn	r1, r3, lsr r2
   157a4:	and	r1, r1, #1
   157a8:	eor	r2, r3, r1, lsl r2
   157ac:	str	r2, [r6, ip, lsl #2]
   157b0:	bl	10e24 <__errno_location@plt>
   157b4:	ldr	r3, [r0]
   157b8:	mov	r8, r0
   157bc:	ldr	r2, [r5, #4]
   157c0:	ldr	r4, [r5]
   157c4:	str	r3, [sp, #28]
   157c8:	cmp	r2, #0
   157cc:	bgt	15828 <abort@plt+0x4944>
   157d0:	add	r3, r5, #8
   157d4:	str	r2, [sp, #36]	; 0x24
   157d8:	rsb	r2, r2, #1
   157dc:	cmp	r4, r3
   157e0:	beq	158fc <abort@plt+0x4a18>
   157e4:	mov	r1, #8
   157e8:	mov	r0, r4
   157ec:	mvn	r3, #-2147483648	; 0x80000000
   157f0:	str	r1, [sp]
   157f4:	add	r1, sp, #36	; 0x24
   157f8:	bl	17888 <abort@plt+0x69a4>
   157fc:	mov	r4, r0
   15800:	str	r0, [r5]
   15804:	ldr	r0, [r5, #4]
   15808:	mov	r1, #0
   1580c:	ldr	r2, [sp, #36]	; 0x24
   15810:	sub	r2, r2, r0
   15814:	add	r0, r4, r0, lsl #3
   15818:	lsl	r2, r2, #3
   1581c:	bl	10e3c <memset@plt>
   15820:	ldr	r3, [sp, #36]	; 0x24
   15824:	str	r3, [r5, #4]
   15828:	ldr	ip, [sp, #40]	; 0x28
   1582c:	mov	r3, fp
   15830:	mov	r2, sl
   15834:	ldr	r7, [sp, #44]	; 0x2c
   15838:	ldr	r9, [r4]
   1583c:	ldr	r5, [r4, #4]
   15840:	str	ip, [sp]
   15844:	orr	r7, r7, #1
   15848:	ldr	ip, [sp, #80]	; 0x50
   1584c:	mov	r1, r9
   15850:	str	r7, [sp, #4]
   15854:	ldr	lr, [sp, #84]	; 0x54
   15858:	mov	r0, r5
   1585c:	str	r6, [sp, #8]
   15860:	str	ip, [sp, #12]
   15864:	str	lr, [sp, #16]
   15868:	bl	12f44 <abort@plt+0x2060>
   1586c:	cmp	r9, r0
   15870:	bhi	158d4 <abort@plt+0x49f0>
   15874:	add	r9, r0, #1
   15878:	movw	r3, #41312	; 0xa160
   1587c:	movt	r3, #2
   15880:	cmp	r5, r3
   15884:	str	r9, [r4]
   15888:	beq	15894 <abort@plt+0x49b0>
   1588c:	mov	r0, r5
   15890:	bl	12cc0 <abort@plt+0x1ddc>
   15894:	mov	r0, r9
   15898:	bl	175e4 <abort@plt+0x6700>
   1589c:	mov	r1, r9
   158a0:	ldr	ip, [sp, #40]	; 0x28
   158a4:	mov	r3, fp
   158a8:	mov	r2, sl
   158ac:	mov	r5, r0
   158b0:	ldr	r9, [sp, #80]	; 0x50
   158b4:	ldr	lr, [sp, #84]	; 0x54
   158b8:	str	r0, [r4, #4]
   158bc:	str	ip, [sp]
   158c0:	str	r7, [sp, #4]
   158c4:	str	r6, [sp, #8]
   158c8:	str	r9, [sp, #12]
   158cc:	str	lr, [sp, #16]
   158d0:	bl	12f44 <abort@plt+0x2060>
   158d4:	ldr	r3, [sp, #28]
   158d8:	mov	r0, r5
   158dc:	str	r3, [r8]
   158e0:	add	sp, sp, #92	; 0x5c
   158e4:	ldrd	r4, [sp]
   158e8:	ldrd	r6, [sp, #8]
   158ec:	ldrd	r8, [sp, #16]
   158f0:	ldrd	sl, [sp, #24]
   158f4:	add	sp, sp, #32
   158f8:	pop	{pc}		; (ldr pc, [sp], #4)
   158fc:	mov	r0, #8
   15900:	mvn	r3, #-2147483648	; 0x80000000
   15904:	add	r1, sp, #36	; 0x24
   15908:	str	r0, [sp]
   1590c:	mov	r0, #0
   15910:	bl	17888 <abort@plt+0x69a4>
   15914:	ldrd	r2, [r5, #8]
   15918:	mov	r4, r0
   1591c:	str	r0, [r5]
   15920:	strd	r2, [r0]
   15924:	b	15804 <abort@plt+0x4920>
   15928:	andeq	sl, r2, r0, ror #4
   1592c:	ldr	ip, [pc, #476]	; 15b10 <abort@plt+0x4c2c>
   15930:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15934:	movw	r4, #41208	; 0xa0f8
   15938:	movt	r4, #2
   1593c:	ldrd	r2, [ip, #8]
   15940:	strd	r6, [sp, #8]
   15944:	lsr	r7, r1, #5
   15948:	mov	r6, r0
   1594c:	strd	r8, [sp, #16]
   15950:	str	lr, [sp, #32]
   15954:	and	lr, r1, #31
   15958:	ldrd	r0, [ip]
   1595c:	strd	sl, [sp, #24]
   15960:	sub	sp, sp, #84	; 0x54
   15964:	add	r5, sp, #40	; 0x28
   15968:	strd	r0, [sp, #32]
   1596c:	strd	r2, [sp, #40]	; 0x28
   15970:	ldrd	r0, [ip, #16]
   15974:	ldrd	r2, [ip, #24]
   15978:	strd	r0, [sp, #48]	; 0x30
   1597c:	ldrd	r0, [ip, #32]
   15980:	strd	r2, [sp, #56]	; 0x38
   15984:	ldrd	r2, [ip, #40]	; 0x28
   15988:	strd	r0, [sp, #64]	; 0x40
   1598c:	strd	r2, [sp, #72]	; 0x48
   15990:	ldr	r1, [r5, r7, lsl #2]
   15994:	mvn	r3, r1, lsr lr
   15998:	and	r3, r3, #1
   1599c:	eor	r1, r1, r3, lsl lr
   159a0:	str	r1, [r5, r7, lsl #2]
   159a4:	bl	10e24 <__errno_location@plt>
   159a8:	mov	r9, r0
   159ac:	ldr	sl, [r0]
   159b0:	ldr	r2, [r4, #4]
   159b4:	ldr	r7, [r4]
   159b8:	cmp	r2, #0
   159bc:	bgt	15a18 <abort@plt+0x4b34>
   159c0:	add	r3, r4, #8
   159c4:	str	r2, [sp, #28]
   159c8:	rsb	r2, r2, #1
   159cc:	cmp	r7, r3
   159d0:	beq	15ae4 <abort@plt+0x4c00>
   159d4:	mov	r1, #8
   159d8:	mov	r0, r7
   159dc:	mvn	r3, #-2147483648	; 0x80000000
   159e0:	str	r1, [sp]
   159e4:	add	r1, sp, #28
   159e8:	bl	17888 <abort@plt+0x69a4>
   159ec:	mov	r7, r0
   159f0:	str	r0, [r4]
   159f4:	ldr	r0, [r4, #4]
   159f8:	mov	r1, #0
   159fc:	ldr	r2, [sp, #28]
   15a00:	sub	r2, r2, r0
   15a04:	add	r0, r7, r0, lsl #3
   15a08:	lsl	r2, r2, #3
   15a0c:	bl	10e3c <memset@plt>
   15a10:	ldr	r3, [sp, #28]
   15a14:	str	r3, [r4, #4]
   15a18:	ldr	ip, [sp, #32]
   15a1c:	mvn	r3, #0
   15a20:	mov	r2, r6
   15a24:	ldr	r8, [sp, #36]	; 0x24
   15a28:	ldr	fp, [r7]
   15a2c:	ldr	r4, [r7, #4]
   15a30:	str	ip, [sp]
   15a34:	orr	r8, r8, #1
   15a38:	ldr	ip, [sp, #72]	; 0x48
   15a3c:	mov	r1, fp
   15a40:	str	r8, [sp, #4]
   15a44:	ldr	lr, [sp, #76]	; 0x4c
   15a48:	mov	r0, r4
   15a4c:	str	r5, [sp, #8]
   15a50:	str	ip, [sp, #12]
   15a54:	str	lr, [sp, #16]
   15a58:	bl	12f44 <abort@plt+0x2060>
   15a5c:	cmp	fp, r0
   15a60:	bhi	15ac0 <abort@plt+0x4bdc>
   15a64:	add	fp, r0, #1
   15a68:	movw	r3, #41312	; 0xa160
   15a6c:	movt	r3, #2
   15a70:	cmp	r4, r3
   15a74:	str	fp, [r7]
   15a78:	beq	15a84 <abort@plt+0x4ba0>
   15a7c:	mov	r0, r4
   15a80:	bl	12cc0 <abort@plt+0x1ddc>
   15a84:	mov	r0, fp
   15a88:	bl	175e4 <abort@plt+0x6700>
   15a8c:	ldr	r3, [sp, #32]
   15a90:	mov	r2, r6
   15a94:	mov	r1, fp
   15a98:	mov	r4, r0
   15a9c:	ldr	lr, [sp, #72]	; 0x48
   15aa0:	ldr	ip, [sp, #76]	; 0x4c
   15aa4:	str	r0, [r7, #4]
   15aa8:	stm	sp, {r3, r8}
   15aac:	mvn	r3, #0
   15ab0:	str	r5, [sp, #8]
   15ab4:	str	lr, [sp, #12]
   15ab8:	str	ip, [sp, #16]
   15abc:	bl	12f44 <abort@plt+0x2060>
   15ac0:	mov	r0, r4
   15ac4:	str	sl, [r9]
   15ac8:	add	sp, sp, #84	; 0x54
   15acc:	ldrd	r4, [sp]
   15ad0:	ldrd	r6, [sp, #8]
   15ad4:	ldrd	r8, [sp, #16]
   15ad8:	ldrd	sl, [sp, #24]
   15adc:	add	sp, sp, #32
   15ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ae4:	mov	r0, #8
   15ae8:	mvn	r3, #-2147483648	; 0x80000000
   15aec:	add	r1, sp, #28
   15af0:	str	r0, [sp]
   15af4:	mov	r0, #0
   15af8:	bl	17888 <abort@plt+0x69a4>
   15afc:	ldrd	r2, [r4, #8]
   15b00:	mov	r7, r0
   15b04:	str	r0, [r4]
   15b08:	strd	r2, [r0]
   15b0c:	b	159f4 <abort@plt+0x4b10>
   15b10:	andeq	sl, r2, r0, ror #4
   15b14:	ldr	ip, [pc, #472]	; 15cf4 <abort@plt+0x4e10>
   15b18:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15b1c:	mov	r5, r0
   15b20:	movw	r4, #41208	; 0xa0f8
   15b24:	movt	r4, #2
   15b28:	ldrd	r2, [ip]
   15b2c:	ldrd	r0, [ip, #8]
   15b30:	strd	r6, [sp, #8]
   15b34:	strd	r8, [sp, #16]
   15b38:	strd	sl, [sp, #24]
   15b3c:	str	lr, [sp, #32]
   15b40:	sub	sp, sp, #84	; 0x54
   15b44:	strd	r2, [sp, #32]
   15b48:	strd	r0, [sp, #40]	; 0x28
   15b4c:	ldr	r6, [sp, #44]	; 0x2c
   15b50:	ldrd	r2, [ip, #16]
   15b54:	ldrd	r0, [ip, #24]
   15b58:	mvn	lr, r6
   15b5c:	and	lr, lr, #67108864	; 0x4000000
   15b60:	eor	lr, lr, r6
   15b64:	ldrd	r6, [ip, #40]	; 0x28
   15b68:	strd	r2, [sp, #48]	; 0x30
   15b6c:	ldrd	r2, [ip, #32]
   15b70:	str	lr, [sp, #44]	; 0x2c
   15b74:	strd	r0, [sp, #56]	; 0x38
   15b78:	strd	r2, [sp, #64]	; 0x40
   15b7c:	strd	r6, [sp, #72]	; 0x48
   15b80:	bl	10e24 <__errno_location@plt>
   15b84:	mov	r8, r0
   15b88:	ldr	r9, [r0]
   15b8c:	ldr	r2, [r4, #4]
   15b90:	ldr	r6, [r4]
   15b94:	cmp	r2, #0
   15b98:	bgt	15bf4 <abort@plt+0x4d10>
   15b9c:	add	r3, r4, #8
   15ba0:	str	r2, [sp, #28]
   15ba4:	rsb	r2, r2, #1
   15ba8:	cmp	r6, r3
   15bac:	beq	15cc8 <abort@plt+0x4de4>
   15bb0:	mov	r1, #8
   15bb4:	mov	r0, r6
   15bb8:	mvn	r3, #-2147483648	; 0x80000000
   15bbc:	str	r1, [sp]
   15bc0:	add	r1, sp, #28
   15bc4:	bl	17888 <abort@plt+0x69a4>
   15bc8:	mov	r6, r0
   15bcc:	str	r0, [r4]
   15bd0:	ldr	r0, [r4, #4]
   15bd4:	mov	r1, #0
   15bd8:	ldr	r2, [sp, #28]
   15bdc:	sub	r2, r2, r0
   15be0:	add	r0, r6, r0, lsl #3
   15be4:	lsl	r2, r2, #3
   15be8:	bl	10e3c <memset@plt>
   15bec:	ldr	r3, [sp, #28]
   15bf0:	str	r3, [r4, #4]
   15bf4:	ldr	sl, [r6]
   15bf8:	add	r0, sp, #40	; 0x28
   15bfc:	mvn	r3, #0
   15c00:	mov	r2, r5
   15c04:	ldr	r7, [sp, #36]	; 0x24
   15c08:	ldr	r4, [r6, #4]
   15c0c:	mov	r1, sl
   15c10:	str	r0, [sp, #8]
   15c14:	ldr	lr, [sp, #32]
   15c18:	orr	r7, r7, #1
   15c1c:	ldr	ip, [sp, #72]	; 0x48
   15c20:	mov	r0, r4
   15c24:	ldr	fp, [sp, #76]	; 0x4c
   15c28:	str	lr, [sp]
   15c2c:	str	r7, [sp, #4]
   15c30:	str	ip, [sp, #12]
   15c34:	str	fp, [sp, #16]
   15c38:	bl	12f44 <abort@plt+0x2060>
   15c3c:	cmp	sl, r0
   15c40:	bhi	15ca4 <abort@plt+0x4dc0>
   15c44:	add	sl, r0, #1
   15c48:	movw	r3, #41312	; 0xa160
   15c4c:	movt	r3, #2
   15c50:	cmp	r4, r3
   15c54:	str	sl, [r6]
   15c58:	beq	15c64 <abort@plt+0x4d80>
   15c5c:	mov	r0, r4
   15c60:	bl	12cc0 <abort@plt+0x1ddc>
   15c64:	mov	r0, sl
   15c68:	bl	175e4 <abort@plt+0x6700>
   15c6c:	ldr	r3, [sp, #32]
   15c70:	mov	r2, r5
   15c74:	add	r5, sp, #40	; 0x28
   15c78:	mov	r1, sl
   15c7c:	mov	r4, r0
   15c80:	ldr	lr, [sp, #72]	; 0x48
   15c84:	ldr	ip, [sp, #76]	; 0x4c
   15c88:	str	r0, [r6, #4]
   15c8c:	stm	sp, {r3, r7}
   15c90:	mvn	r3, #0
   15c94:	str	r5, [sp, #8]
   15c98:	str	lr, [sp, #12]
   15c9c:	str	ip, [sp, #16]
   15ca0:	bl	12f44 <abort@plt+0x2060>
   15ca4:	mov	r0, r4
   15ca8:	str	r9, [r8]
   15cac:	add	sp, sp, #84	; 0x54
   15cb0:	ldrd	r4, [sp]
   15cb4:	ldrd	r6, [sp, #8]
   15cb8:	ldrd	r8, [sp, #16]
   15cbc:	ldrd	sl, [sp, #24]
   15cc0:	add	sp, sp, #32
   15cc4:	pop	{pc}		; (ldr pc, [sp], #4)
   15cc8:	mov	r0, #8
   15ccc:	mvn	r3, #-2147483648	; 0x80000000
   15cd0:	add	r1, sp, #28
   15cd4:	str	r0, [sp]
   15cd8:	mov	r0, #0
   15cdc:	bl	17888 <abort@plt+0x69a4>
   15ce0:	ldrd	r2, [r4, #8]
   15ce4:	mov	r6, r0
   15ce8:	str	r0, [r4]
   15cec:	strd	r2, [r0]
   15cf0:	b	15bd0 <abort@plt+0x4cec>
   15cf4:	andeq	sl, r2, r0, ror #4
   15cf8:	ldr	ip, [pc, #480]	; 15ee0 <abort@plt+0x4ffc>
   15cfc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15d00:	mov	r5, r0
   15d04:	movw	r4, #41208	; 0xa0f8
   15d08:	movt	r4, #2
   15d0c:	ldrd	r2, [ip]
   15d10:	strd	r6, [sp, #8]
   15d14:	mov	r6, r1
   15d18:	ldrd	r0, [ip, #8]
   15d1c:	strd	r8, [sp, #16]
   15d20:	strd	sl, [sp, #24]
   15d24:	str	lr, [sp, #32]
   15d28:	sub	sp, sp, #84	; 0x54
   15d2c:	ldrd	r8, [ip, #40]	; 0x28
   15d30:	strd	r2, [sp, #32]
   15d34:	strd	r0, [sp, #40]	; 0x28
   15d38:	ldrd	r2, [ip, #16]
   15d3c:	ldr	r7, [sp, #44]	; 0x2c
   15d40:	ldrd	r0, [ip, #24]
   15d44:	strd	r2, [sp, #48]	; 0x30
   15d48:	ldrd	r2, [ip, #32]
   15d4c:	mvn	lr, r7
   15d50:	and	lr, lr, #67108864	; 0x4000000
   15d54:	eor	lr, lr, r7
   15d58:	str	lr, [sp, #44]	; 0x2c
   15d5c:	strd	r0, [sp, #56]	; 0x38
   15d60:	strd	r2, [sp, #64]	; 0x40
   15d64:	strd	r8, [sp, #72]	; 0x48
   15d68:	bl	10e24 <__errno_location@plt>
   15d6c:	mov	r9, r0
   15d70:	ldr	sl, [r0]
   15d74:	ldr	r2, [r4, #4]
   15d78:	ldr	r7, [r4]
   15d7c:	cmp	r2, #0
   15d80:	bgt	15ddc <abort@plt+0x4ef8>
   15d84:	add	r3, r4, #8
   15d88:	str	r2, [sp, #28]
   15d8c:	rsb	r2, r2, #1
   15d90:	cmp	r7, r3
   15d94:	beq	15eb4 <abort@plt+0x4fd0>
   15d98:	mov	r1, #8
   15d9c:	mov	r0, r7
   15da0:	mvn	r3, #-2147483648	; 0x80000000
   15da4:	str	r1, [sp]
   15da8:	add	r1, sp, #28
   15dac:	bl	17888 <abort@plt+0x69a4>
   15db0:	mov	r7, r0
   15db4:	str	r0, [r4]
   15db8:	ldr	r0, [r4, #4]
   15dbc:	mov	r1, #0
   15dc0:	ldr	r2, [sp, #28]
   15dc4:	sub	r2, r2, r0
   15dc8:	add	r0, r7, r0, lsl #3
   15dcc:	lsl	r2, r2, #3
   15dd0:	bl	10e3c <memset@plt>
   15dd4:	ldr	r3, [sp, #28]
   15dd8:	str	r3, [r4, #4]
   15ddc:	ldr	ip, [sp, #32]
   15de0:	add	r0, sp, #40	; 0x28
   15de4:	mov	r3, r6
   15de8:	mov	r2, r5
   15dec:	ldr	r8, [sp, #36]	; 0x24
   15df0:	ldr	fp, [r7]
   15df4:	ldr	r4, [r7, #4]
   15df8:	str	ip, [sp]
   15dfc:	orr	r8, r8, #1
   15e00:	ldr	ip, [sp, #72]	; 0x48
   15e04:	mov	r1, fp
   15e08:	str	r8, [sp, #4]
   15e0c:	ldr	lr, [sp, #76]	; 0x4c
   15e10:	str	r0, [sp, #8]
   15e14:	mov	r0, r4
   15e18:	str	ip, [sp, #12]
   15e1c:	str	lr, [sp, #16]
   15e20:	bl	12f44 <abort@plt+0x2060>
   15e24:	cmp	fp, r0
   15e28:	bhi	15e90 <abort@plt+0x4fac>
   15e2c:	add	fp, r0, #1
   15e30:	movw	r3, #41312	; 0xa160
   15e34:	movt	r3, #2
   15e38:	cmp	r4, r3
   15e3c:	str	fp, [r7]
   15e40:	beq	15e4c <abort@plt+0x4f68>
   15e44:	mov	r0, r4
   15e48:	bl	12cc0 <abort@plt+0x1ddc>
   15e4c:	mov	r0, fp
   15e50:	bl	175e4 <abort@plt+0x6700>
   15e54:	ldr	lr, [sp, #32]
   15e58:	mov	r2, r5
   15e5c:	mov	r3, r6
   15e60:	mov	r1, fp
   15e64:	mov	r4, r0
   15e68:	ldr	r5, [sp, #72]	; 0x48
   15e6c:	ldr	ip, [sp, #76]	; 0x4c
   15e70:	str	r0, [r7, #4]
   15e74:	str	lr, [sp]
   15e78:	add	lr, sp, #40	; 0x28
   15e7c:	str	r8, [sp, #4]
   15e80:	str	lr, [sp, #8]
   15e84:	str	r5, [sp, #12]
   15e88:	str	ip, [sp, #16]
   15e8c:	bl	12f44 <abort@plt+0x2060>
   15e90:	mov	r0, r4
   15e94:	str	sl, [r9]
   15e98:	add	sp, sp, #84	; 0x54
   15e9c:	ldrd	r4, [sp]
   15ea0:	ldrd	r6, [sp, #8]
   15ea4:	ldrd	r8, [sp, #16]
   15ea8:	ldrd	sl, [sp, #24]
   15eac:	add	sp, sp, #32
   15eb0:	pop	{pc}		; (ldr pc, [sp], #4)
   15eb4:	mov	r0, #8
   15eb8:	mvn	r3, #-2147483648	; 0x80000000
   15ebc:	add	r1, sp, #28
   15ec0:	str	r0, [sp]
   15ec4:	mov	r0, #0
   15ec8:	bl	17888 <abort@plt+0x69a4>
   15ecc:	ldrd	r2, [r4, #8]
   15ed0:	mov	r7, r0
   15ed4:	str	r0, [r4]
   15ed8:	strd	r2, [r0]
   15edc:	b	15db8 <abort@plt+0x4ed4>
   15ee0:	andeq	sl, r2, r0, ror #4
   15ee4:	strd	r4, [sp, #-12]!
   15ee8:	mov	r4, #0
   15eec:	mov	r5, #0
   15ef0:	str	lr, [sp, #8]
   15ef4:	sub	sp, sp, #100	; 0x64
   15ef8:	cmp	r1, #10
   15efc:	strd	r4, [sp]
   15f00:	strd	r4, [sp, #8]
   15f04:	strd	r4, [sp, #16]
   15f08:	strd	r4, [sp, #24]
   15f0c:	strd	r4, [sp, #32]
   15f10:	strd	r4, [sp, #40]	; 0x28
   15f14:	beq	15f44 <abort@plt+0x5060>
   15f18:	mov	ip, #67108864	; 0x4000000
   15f1c:	mov	r3, sp
   15f20:	str	r1, [sp]
   15f24:	mov	r1, r2
   15f28:	mvn	r2, #0
   15f2c:	str	ip, [sp, #12]
   15f30:	bl	14930 <abort@plt+0x3a4c>
   15f34:	add	sp, sp, #100	; 0x64
   15f38:	ldrd	r4, [sp]
   15f3c:	add	sp, sp, #8
   15f40:	pop	{pc}		; (ldr pc, [sp], #4)
   15f44:	bl	10ee4 <abort@plt>
   15f48:	ldr	ip, [pc, #156]	; 15fec <abort@plt+0x5108>
   15f4c:	cmp	r2, #0
   15f50:	cmpne	r1, #0
   15f54:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15f58:	strd	r6, [sp, #8]
   15f5c:	mov	r6, r2
   15f60:	str	r8, [sp, #16]
   15f64:	mov	r8, r3
   15f68:	strd	sl, [sp, #20]
   15f6c:	ldrd	r4, [ip]
   15f70:	str	lr, [sp, #28]
   15f74:	sub	sp, sp, #48	; 0x30
   15f78:	mov	lr, #10
   15f7c:	ldrd	r2, [ip, #8]
   15f80:	ldrd	sl, [ip, #16]
   15f84:	strd	r4, [sp]
   15f88:	ldrd	r4, [ip, #32]
   15f8c:	str	lr, [sp]
   15f90:	strd	r2, [sp, #8]
   15f94:	strd	sl, [sp, #16]
   15f98:	ldrd	r2, [ip, #24]
   15f9c:	ldrd	sl, [ip, #40]	; 0x28
   15fa0:	strd	r2, [sp, #24]
   15fa4:	strd	r4, [sp, #32]
   15fa8:	strd	sl, [sp, #40]	; 0x28
   15fac:	beq	15fe8 <abort@plt+0x5104>
   15fb0:	mov	r7, r1
   15fb4:	mov	r3, sp
   15fb8:	mov	r1, r8
   15fbc:	mvn	r2, #0
   15fc0:	str	r7, [sp, #40]	; 0x28
   15fc4:	str	r6, [sp, #44]	; 0x2c
   15fc8:	bl	14930 <abort@plt+0x3a4c>
   15fcc:	add	sp, sp, #48	; 0x30
   15fd0:	ldrd	r4, [sp]
   15fd4:	ldrd	r6, [sp, #8]
   15fd8:	ldr	r8, [sp, #16]
   15fdc:	ldrd	sl, [sp, #20]
   15fe0:	add	sp, sp, #28
   15fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   15fe8:	bl	10ee4 <abort@plt>
   15fec:	andeq	sl, r2, r0, ror #4
   15ff0:	ldr	ip, [pc, #156]	; 16094 <abort@plt+0x51b0>
   15ff4:	cmp	r2, #0
   15ff8:	cmpne	r1, #0
   15ffc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   16000:	strd	r6, [sp, #8]
   16004:	mov	r6, r2
   16008:	str	r8, [sp, #16]
   1600c:	mov	r8, r3
   16010:	strd	sl, [sp, #20]
   16014:	ldrd	r4, [ip]
   16018:	str	lr, [sp, #28]
   1601c:	sub	sp, sp, #48	; 0x30
   16020:	mov	lr, #10
   16024:	ldrd	r2, [ip, #8]
   16028:	ldrd	sl, [ip, #16]
   1602c:	strd	r4, [sp]
   16030:	ldrd	r4, [ip, #32]
   16034:	str	lr, [sp]
   16038:	strd	r2, [sp, #8]
   1603c:	strd	sl, [sp, #16]
   16040:	ldrd	r2, [ip, #24]
   16044:	ldrd	sl, [ip, #40]	; 0x28
   16048:	strd	r2, [sp, #24]
   1604c:	strd	r4, [sp, #32]
   16050:	strd	sl, [sp, #40]	; 0x28
   16054:	beq	16090 <abort@plt+0x51ac>
   16058:	ldr	r2, [sp, #80]	; 0x50
   1605c:	mov	r7, r1
   16060:	mov	r3, sp
   16064:	mov	r1, r8
   16068:	str	r7, [sp, #40]	; 0x28
   1606c:	str	r6, [sp, #44]	; 0x2c
   16070:	bl	14930 <abort@plt+0x3a4c>
   16074:	add	sp, sp, #48	; 0x30
   16078:	ldrd	r4, [sp]
   1607c:	ldrd	r6, [sp, #8]
   16080:	ldr	r8, [sp, #16]
   16084:	ldrd	sl, [sp, #20]
   16088:	add	sp, sp, #28
   1608c:	pop	{pc}		; (ldr pc, [sp], #4)
   16090:	bl	10ee4 <abort@plt>
   16094:	andeq	sl, r2, r0, ror #4
   16098:	ldr	ip, [pc, #512]	; 162a0 <abort@plt+0x53bc>
   1609c:	cmp	r0, #0
   160a0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   160a4:	ldrd	r4, [ip, #16]
   160a8:	strd	r6, [sp, #8]
   160ac:	clz	r6, r1
   160b0:	mov	r7, r1
   160b4:	strd	r8, [sp, #16]
   160b8:	mov	r8, r0
   160bc:	lsr	r6, r6, #5
   160c0:	strd	sl, [sp, #24]
   160c4:	mov	fp, r2
   160c8:	mov	sl, #10
   160cc:	ldrd	r2, [ip]
   160d0:	moveq	r6, #1
   160d4:	str	lr, [sp, #32]
   160d8:	sub	sp, sp, #92	; 0x5c
   160dc:	cmp	r6, #0
   160e0:	ldrd	r0, [ip, #8]
   160e4:	strd	r2, [sp, #40]	; 0x28
   160e8:	strd	r4, [sp, #56]	; 0x38
   160ec:	ldrd	r2, [ip, #24]
   160f0:	strd	r0, [sp, #48]	; 0x30
   160f4:	ldrd	r0, [ip, #32]
   160f8:	str	sl, [sp, #40]	; 0x28
   160fc:	ldrd	r4, [ip, #40]	; 0x28
   16100:	strd	r2, [sp, #64]	; 0x40
   16104:	strd	r0, [sp, #72]	; 0x48
   16108:	strd	r4, [sp, #80]	; 0x50
   1610c:	bne	1629c <abort@plt+0x53b8>
   16110:	movw	r5, #41208	; 0xa0f8
   16114:	movt	r5, #2
   16118:	str	r8, [sp, #80]	; 0x50
   1611c:	str	r7, [sp, #84]	; 0x54
   16120:	bl	10e24 <__errno_location@plt>
   16124:	ldr	r3, [r0]
   16128:	mov	r9, r0
   1612c:	ldr	r2, [r5, #4]
   16130:	ldr	r4, [r5]
   16134:	str	r3, [sp, #28]
   16138:	cmp	r2, #0
   1613c:	movgt	r1, sl
   16140:	bgt	161a8 <abort@plt+0x52c4>
   16144:	add	r3, r5, #8
   16148:	str	r2, [sp, #36]	; 0x24
   1614c:	rsb	r2, r2, #1
   16150:	cmp	r4, r3
   16154:	beq	16270 <abort@plt+0x538c>
   16158:	mov	r1, #8
   1615c:	mov	r0, r4
   16160:	mvn	r3, #-2147483648	; 0x80000000
   16164:	str	r1, [sp]
   16168:	add	r1, sp, #36	; 0x24
   1616c:	bl	17888 <abort@plt+0x69a4>
   16170:	mov	r4, r0
   16174:	str	r0, [r5]
   16178:	ldr	r0, [r5, #4]
   1617c:	mov	r1, #0
   16180:	ldr	r2, [sp, #36]	; 0x24
   16184:	sub	r2, r2, r0
   16188:	add	r0, r4, r0, lsl #3
   1618c:	lsl	r2, r2, #3
   16190:	bl	10e3c <memset@plt>
   16194:	ldr	r3, [sp, #36]	; 0x24
   16198:	ldr	r1, [sp, #40]	; 0x28
   1619c:	ldr	r8, [sp, #80]	; 0x50
   161a0:	str	r3, [r5, #4]
   161a4:	ldr	r7, [sp, #84]	; 0x54
   161a8:	mvn	r3, #0
   161ac:	mov	r2, fp
   161b0:	ldr	r6, [sp, #44]	; 0x2c
   161b4:	ldr	sl, [r4]
   161b8:	ldr	r5, [r4, #4]
   161bc:	orr	r6, r6, #1
   161c0:	stm	sp, {r1, r6}
   161c4:	add	r1, sp, #48	; 0x30
   161c8:	str	r8, [sp, #12]
   161cc:	mov	r0, r5
   161d0:	str	r1, [sp, #8]
   161d4:	mov	r1, sl
   161d8:	str	r7, [sp, #16]
   161dc:	bl	12f44 <abort@plt+0x2060>
   161e0:	cmp	sl, r0
   161e4:	bhi	16248 <abort@plt+0x5364>
   161e8:	add	r7, r0, #1
   161ec:	movw	r3, #41312	; 0xa160
   161f0:	movt	r3, #2
   161f4:	cmp	r5, r3
   161f8:	str	r7, [r4]
   161fc:	beq	16208 <abort@plt+0x5324>
   16200:	mov	r0, r5
   16204:	bl	12cc0 <abort@plt+0x1ddc>
   16208:	mov	r0, r7
   1620c:	bl	175e4 <abort@plt+0x6700>
   16210:	ldr	r3, [sp, #40]	; 0x28
   16214:	mov	r2, fp
   16218:	mov	r1, r7
   1621c:	mov	r5, r0
   16220:	ldr	lr, [sp, #80]	; 0x50
   16224:	ldr	ip, [sp, #84]	; 0x54
   16228:	str	r0, [r4, #4]
   1622c:	add	r4, sp, #48	; 0x30
   16230:	stm	sp, {r3, r6}
   16234:	mvn	r3, #0
   16238:	str	r4, [sp, #8]
   1623c:	str	lr, [sp, #12]
   16240:	str	ip, [sp, #16]
   16244:	bl	12f44 <abort@plt+0x2060>
   16248:	ldr	r3, [sp, #28]
   1624c:	mov	r0, r5
   16250:	str	r3, [r9]
   16254:	add	sp, sp, #92	; 0x5c
   16258:	ldrd	r4, [sp]
   1625c:	ldrd	r6, [sp, #8]
   16260:	ldrd	r8, [sp, #16]
   16264:	ldrd	sl, [sp, #24]
   16268:	add	sp, sp, #32
   1626c:	pop	{pc}		; (ldr pc, [sp], #4)
   16270:	mov	r1, #8
   16274:	mvn	r3, #-2147483648	; 0x80000000
   16278:	mov	r0, r6
   1627c:	str	r1, [sp]
   16280:	add	r1, sp, #36	; 0x24
   16284:	bl	17888 <abort@plt+0x69a4>
   16288:	ldrd	r2, [r5, #8]
   1628c:	mov	r4, r0
   16290:	str	r0, [r5]
   16294:	strd	r2, [r0]
   16298:	b	16178 <abort@plt+0x5294>
   1629c:	bl	10ee4 <abort@plt>
   162a0:	andeq	sl, r2, r0, ror #4
   162a4:	ldr	ip, [pc, #536]	; 164c4 <abort@plt+0x55e0>
   162a8:	cmp	r0, #0
   162ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   162b0:	ldrd	r4, [ip, #16]
   162b4:	strd	r6, [sp, #8]
   162b8:	mov	r6, r1
   162bc:	mov	r7, r0
   162c0:	strd	r8, [sp, #16]
   162c4:	mov	r9, #10
   162c8:	strd	sl, [sp, #24]
   162cc:	mov	sl, r2
   162d0:	mov	fp, r3
   162d4:	str	lr, [sp, #32]
   162d8:	clz	lr, r1
   162dc:	sub	sp, sp, #92	; 0x5c
   162e0:	ldrd	r2, [ip]
   162e4:	lsr	lr, lr, #5
   162e8:	moveq	lr, #1
   162ec:	ldrd	r0, [ip, #8]
   162f0:	cmp	lr, #0
   162f4:	strd	r4, [sp, #56]	; 0x38
   162f8:	ldrd	r4, [ip, #40]	; 0x28
   162fc:	str	lr, [sp, #28]
   16300:	strd	r2, [sp, #40]	; 0x28
   16304:	ldrd	r2, [ip, #24]
   16308:	strd	r0, [sp, #48]	; 0x30
   1630c:	ldrd	r0, [ip, #32]
   16310:	str	r9, [sp, #40]	; 0x28
   16314:	strd	r2, [sp, #64]	; 0x40
   16318:	strd	r4, [sp, #80]	; 0x50
   1631c:	strd	r0, [sp, #72]	; 0x48
   16320:	bne	164c0 <abort@plt+0x55dc>
   16324:	movw	r5, #41208	; 0xa0f8
   16328:	movt	r5, #2
   1632c:	str	r7, [sp, #80]	; 0x50
   16330:	str	r6, [sp, #84]	; 0x54
   16334:	bl	10e24 <__errno_location@plt>
   16338:	ldr	r3, [r0]
   1633c:	mov	r8, r0
   16340:	ldr	r2, [r5, #4]
   16344:	ldr	r4, [r5]
   16348:	str	r3, [sp, #24]
   1634c:	cmp	r2, #0
   16350:	movgt	r1, r9
   16354:	bgt	163bc <abort@plt+0x54d8>
   16358:	add	r3, r5, #8
   1635c:	str	r2, [sp, #36]	; 0x24
   16360:	rsb	r2, r2, #1
   16364:	cmp	r4, r3
   16368:	beq	16494 <abort@plt+0x55b0>
   1636c:	mov	r1, #8
   16370:	mov	r0, r4
   16374:	mvn	r3, #-2147483648	; 0x80000000
   16378:	str	r1, [sp]
   1637c:	add	r1, sp, #36	; 0x24
   16380:	bl	17888 <abort@plt+0x69a4>
   16384:	mov	r4, r0
   16388:	str	r0, [r5]
   1638c:	ldr	r0, [r5, #4]
   16390:	mov	r1, #0
   16394:	ldr	r2, [sp, #36]	; 0x24
   16398:	sub	r2, r2, r0
   1639c:	add	r0, r4, r0, lsl #3
   163a0:	lsl	r2, r2, #3
   163a4:	bl	10e3c <memset@plt>
   163a8:	ldr	r3, [sp, #36]	; 0x24
   163ac:	ldr	r1, [sp, #40]	; 0x28
   163b0:	ldr	r7, [sp, #80]	; 0x50
   163b4:	str	r3, [r5, #4]
   163b8:	ldr	r6, [sp, #84]	; 0x54
   163bc:	mov	r3, fp
   163c0:	mov	r2, sl
   163c4:	ldr	r0, [sp, #44]	; 0x2c
   163c8:	ldr	r9, [r4]
   163cc:	ldr	r5, [r4, #4]
   163d0:	orr	r0, r0, #1
   163d4:	str	r1, [sp]
   163d8:	add	r1, sp, #48	; 0x30
   163dc:	str	r0, [sp, #4]
   163e0:	str	r1, [sp, #8]
   163e4:	mov	r1, r9
   163e8:	str	r7, [sp, #12]
   163ec:	str	r6, [sp, #16]
   163f0:	str	r0, [sp, #28]
   163f4:	mov	r0, r5
   163f8:	bl	12f44 <abort@plt+0x2060>
   163fc:	cmp	r9, r0
   16400:	bhi	1646c <abort@plt+0x5588>
   16404:	add	r6, r0, #1
   16408:	movw	r3, #41312	; 0xa160
   1640c:	movt	r3, #2
   16410:	cmp	r5, r3
   16414:	str	r6, [r4]
   16418:	beq	16424 <abort@plt+0x5540>
   1641c:	mov	r0, r5
   16420:	bl	12cc0 <abort@plt+0x1ddc>
   16424:	mov	r0, r6
   16428:	bl	175e4 <abort@plt+0x6700>
   1642c:	ldr	lr, [sp, #40]	; 0x28
   16430:	mov	r1, r6
   16434:	mov	r3, fp
   16438:	mov	r2, sl
   1643c:	mov	r5, r0
   16440:	ldr	r6, [sp, #80]	; 0x50
   16444:	ldr	ip, [sp, #84]	; 0x54
   16448:	str	r0, [r4, #4]
   1644c:	str	lr, [sp]
   16450:	ldr	lr, [sp, #28]
   16454:	str	lr, [sp, #4]
   16458:	add	lr, sp, #48	; 0x30
   1645c:	str	r6, [sp, #12]
   16460:	str	lr, [sp, #8]
   16464:	str	ip, [sp, #16]
   16468:	bl	12f44 <abort@plt+0x2060>
   1646c:	ldr	r3, [sp, #24]
   16470:	mov	r0, r5
   16474:	str	r3, [r8]
   16478:	add	sp, sp, #92	; 0x5c
   1647c:	ldrd	r4, [sp]
   16480:	ldrd	r6, [sp, #8]
   16484:	ldrd	r8, [sp, #16]
   16488:	ldrd	sl, [sp, #24]
   1648c:	add	sp, sp, #32
   16490:	pop	{pc}		; (ldr pc, [sp], #4)
   16494:	mov	r1, #8
   16498:	mvn	r3, #-2147483648	; 0x80000000
   1649c:	ldr	r0, [sp, #28]
   164a0:	str	r1, [sp]
   164a4:	add	r1, sp, #36	; 0x24
   164a8:	bl	17888 <abort@plt+0x69a4>
   164ac:	ldrd	r2, [r5, #8]
   164b0:	mov	r4, r0
   164b4:	str	r0, [r5]
   164b8:	strd	r2, [r0]
   164bc:	b	1638c <abort@plt+0x54a8>
   164c0:	bl	10ee4 <abort@plt>
   164c4:	andeq	sl, r2, r0, ror #4
   164c8:	ldr	r3, [pc]	; 164d0 <abort@plt+0x55ec>
   164cc:	b	14930 <abort@plt+0x3a4c>
   164d0:	andeq	sl, r2, r8, lsl #2
   164d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   164d8:	movw	r4, #41208	; 0xa0f8
   164dc:	movt	r4, #2
   164e0:	strd	r6, [sp, #8]
   164e4:	strd	r8, [sp, #16]
   164e8:	strd	sl, [sp, #24]
   164ec:	mov	sl, r0
   164f0:	mov	fp, r1
   164f4:	str	lr, [sp, #32]
   164f8:	sub	sp, sp, #44	; 0x2c
   164fc:	bl	10e24 <__errno_location@plt>
   16500:	ldr	r3, [r0]
   16504:	mov	r8, r0
   16508:	ldr	r2, [r4, #4]
   1650c:	ldr	r5, [r4]
   16510:	str	r3, [sp, #28]
   16514:	cmp	r2, #0
   16518:	bgt	16574 <abort@plt+0x5690>
   1651c:	add	r3, r4, #8
   16520:	str	r2, [sp, #36]	; 0x24
   16524:	rsb	r2, r2, #1
   16528:	cmp	r5, r3
   1652c:	beq	16650 <abort@plt+0x576c>
   16530:	mov	r1, #8
   16534:	mov	r0, r5
   16538:	mvn	r3, #-2147483648	; 0x80000000
   1653c:	str	r1, [sp]
   16540:	add	r1, sp, #36	; 0x24
   16544:	bl	17888 <abort@plt+0x69a4>
   16548:	mov	r5, r0
   1654c:	str	r0, [r4]
   16550:	ldr	r0, [r4, #4]
   16554:	mov	r1, #0
   16558:	ldr	r2, [sp, #36]	; 0x24
   1655c:	sub	r2, r2, r0
   16560:	add	r0, r5, r0, lsl #3
   16564:	lsl	r2, r2, #3
   16568:	bl	10e3c <memset@plt>
   1656c:	ldr	r3, [sp, #36]	; 0x24
   16570:	str	r3, [r4, #4]
   16574:	ldr	ip, [r4, #16]
   16578:	mov	r3, fp
   1657c:	mov	r2, sl
   16580:	ldr	r7, [r4, #20]
   16584:	ldr	r0, [pc, #240]	; 1667c <abort@plt+0x5798>
   16588:	ldr	r9, [r5]
   1658c:	orr	r7, r7, #1
   16590:	ldr	r6, [r5, #4]
   16594:	str	ip, [sp]
   16598:	ldr	ip, [r4, #56]	; 0x38
   1659c:	mov	r1, r9
   165a0:	str	r7, [sp, #4]
   165a4:	ldr	lr, [r4, #60]	; 0x3c
   165a8:	str	r0, [sp, #8]
   165ac:	mov	r0, r6
   165b0:	str	ip, [sp, #12]
   165b4:	str	lr, [sp, #16]
   165b8:	bl	12f44 <abort@plt+0x2060>
   165bc:	cmp	r9, r0
   165c0:	bhi	16628 <abort@plt+0x5744>
   165c4:	add	r9, r0, #1
   165c8:	movw	r3, #41312	; 0xa160
   165cc:	movt	r3, #2
   165d0:	cmp	r6, r3
   165d4:	str	r9, [r5]
   165d8:	beq	165e4 <abort@plt+0x5700>
   165dc:	mov	r0, r6
   165e0:	bl	12cc0 <abort@plt+0x1ddc>
   165e4:	mov	r0, r9
   165e8:	bl	175e4 <abort@plt+0x6700>
   165ec:	ldr	ip, [r4, #16]
   165f0:	mov	r1, r9
   165f4:	mov	r3, fp
   165f8:	mov	r2, sl
   165fc:	mov	r6, r0
   16600:	ldr	r9, [r4, #56]	; 0x38
   16604:	ldr	lr, [r4, #60]	; 0x3c
   16608:	str	r0, [r5, #4]
   1660c:	str	ip, [sp]
   16610:	ldr	ip, [pc, #100]	; 1667c <abort@plt+0x5798>
   16614:	str	r7, [sp, #4]
   16618:	str	ip, [sp, #8]
   1661c:	str	r9, [sp, #12]
   16620:	str	lr, [sp, #16]
   16624:	bl	12f44 <abort@plt+0x2060>
   16628:	ldr	r3, [sp, #28]
   1662c:	mov	r0, r6
   16630:	str	r3, [r8]
   16634:	add	sp, sp, #44	; 0x2c
   16638:	ldrd	r4, [sp]
   1663c:	ldrd	r6, [sp, #8]
   16640:	ldrd	r8, [sp, #16]
   16644:	ldrd	sl, [sp, #24]
   16648:	add	sp, sp, #32
   1664c:	pop	{pc}		; (ldr pc, [sp], #4)
   16650:	mov	r0, #8
   16654:	mvn	r3, #-2147483648	; 0x80000000
   16658:	add	r1, sp, #36	; 0x24
   1665c:	str	r0, [sp]
   16660:	mov	r0, #0
   16664:	bl	17888 <abort@plt+0x69a4>
   16668:	ldrd	r2, [r4, #8]
   1666c:	mov	r5, r0
   16670:	str	r0, [r4]
   16674:	strd	r2, [r0]
   16678:	b	16550 <abort@plt+0x566c>
   1667c:	andeq	sl, r2, r0, lsl r1
   16680:	ldr	r3, [pc, #4]	; 1668c <abort@plt+0x57a8>
   16684:	mvn	r2, #0
   16688:	b	14930 <abort@plt+0x3a4c>
   1668c:	andeq	sl, r2, r8, lsl #2
   16690:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16694:	movw	r4, #41208	; 0xa0f8
   16698:	movt	r4, #2
   1669c:	strd	r6, [sp, #8]
   166a0:	strd	r8, [sp, #16]
   166a4:	strd	sl, [sp, #24]
   166a8:	mov	sl, r0
   166ac:	str	lr, [sp, #32]
   166b0:	sub	sp, sp, #44	; 0x2c
   166b4:	bl	10e24 <__errno_location@plt>
   166b8:	ldr	r3, [r0]
   166bc:	mov	r8, r0
   166c0:	ldr	r2, [r4, #4]
   166c4:	ldr	r5, [r4]
   166c8:	str	r3, [sp, #28]
   166cc:	cmp	r2, #0
   166d0:	bgt	1672c <abort@plt+0x5848>
   166d4:	add	r3, r4, #8
   166d8:	str	r2, [sp, #36]	; 0x24
   166dc:	rsb	r2, r2, #1
   166e0:	cmp	r5, r3
   166e4:	beq	167f4 <abort@plt+0x5910>
   166e8:	mov	r1, #8
   166ec:	mov	r0, r5
   166f0:	mvn	r3, #-2147483648	; 0x80000000
   166f4:	str	r1, [sp]
   166f8:	add	r1, sp, #36	; 0x24
   166fc:	bl	17888 <abort@plt+0x69a4>
   16700:	mov	r5, r0
   16704:	str	r0, [r4]
   16708:	ldr	r0, [r4, #4]
   1670c:	mov	r1, #0
   16710:	ldr	r2, [sp, #36]	; 0x24
   16714:	sub	r2, r2, r0
   16718:	add	r0, r5, r0, lsl #3
   1671c:	lsl	r2, r2, #3
   16720:	bl	10e3c <memset@plt>
   16724:	ldr	r3, [sp, #36]	; 0x24
   16728:	str	r3, [r4, #4]
   1672c:	ldr	ip, [r4, #16]
   16730:	mvn	r3, #0
   16734:	mov	r2, sl
   16738:	ldr	r7, [r4, #20]
   1673c:	ldr	fp, [pc, #220]	; 16820 <abort@plt+0x593c>
   16740:	ldr	r9, [r5]
   16744:	orr	r7, r7, #1
   16748:	ldr	r6, [r5, #4]
   1674c:	str	ip, [sp]
   16750:	ldr	ip, [r4, #56]	; 0x38
   16754:	mov	r1, r9
   16758:	stmib	sp, {r7, fp}
   1675c:	ldr	lr, [r4, #60]	; 0x3c
   16760:	mov	r0, r6
   16764:	str	ip, [sp, #12]
   16768:	str	lr, [sp, #16]
   1676c:	bl	12f44 <abort@plt+0x2060>
   16770:	cmp	r9, r0
   16774:	bhi	167cc <abort@plt+0x58e8>
   16778:	add	r9, r0, #1
   1677c:	movw	r3, #41312	; 0xa160
   16780:	movt	r3, #2
   16784:	cmp	r6, r3
   16788:	str	r9, [r5]
   1678c:	beq	16798 <abort@plt+0x58b4>
   16790:	mov	r0, r6
   16794:	bl	12cc0 <abort@plt+0x1ddc>
   16798:	mov	r0, r9
   1679c:	bl	175e4 <abort@plt+0x6700>
   167a0:	ldr	r3, [r4, #16]
   167a4:	mov	r2, sl
   167a8:	mov	r1, r9
   167ac:	mov	r6, r0
   167b0:	ldr	lr, [r4, #56]	; 0x38
   167b4:	ldr	ip, [r4, #60]	; 0x3c
   167b8:	str	r0, [r5, #4]
   167bc:	stm	sp, {r3, r7, fp, lr}
   167c0:	mvn	r3, #0
   167c4:	str	ip, [sp, #16]
   167c8:	bl	12f44 <abort@plt+0x2060>
   167cc:	ldr	r3, [sp, #28]
   167d0:	mov	r0, r6
   167d4:	str	r3, [r8]
   167d8:	add	sp, sp, #44	; 0x2c
   167dc:	ldrd	r4, [sp]
   167e0:	ldrd	r6, [sp, #8]
   167e4:	ldrd	r8, [sp, #16]
   167e8:	ldrd	sl, [sp, #24]
   167ec:	add	sp, sp, #32
   167f0:	pop	{pc}		; (ldr pc, [sp], #4)
   167f4:	mov	r0, #8
   167f8:	mvn	r3, #-2147483648	; 0x80000000
   167fc:	add	r1, sp, #36	; 0x24
   16800:	str	r0, [sp]
   16804:	mov	r0, #0
   16808:	bl	17888 <abort@plt+0x69a4>
   1680c:	ldrd	r2, [r4, #8]
   16810:	mov	r5, r0
   16814:	str	r0, [r4]
   16818:	strd	r2, [r0]
   1681c:	b	16708 <abort@plt+0x5824>
   16820:	andeq	sl, r2, r0, lsl r1
   16824:	cmp	r0, #65536	; 0x10000
   16828:	mov	r3, r0
   1682c:	str	r4, [sp, #-8]!
   16830:	mov	r0, r2
   16834:	movwcc	r2, #36732	; 0x8f7c
   16838:	str	lr, [sp, #4]
   1683c:	movwcs	r2, #36740	; 0x8f84
   16840:	movtcc	r2, #1
   16844:	movtcs	r2, #1
   16848:	mov	r1, #1
   1684c:	bl	10e60 <__fprintf_chk@plt>
   16850:	ldr	r4, [sp]
   16854:	add	sp, sp, #4
   16858:	mvn	r0, #0
   1685c:	pop	{pc}		; (ldr pc, [sp], #4)
   16860:	strd	r4, [sp, #-16]!
   16864:	subs	r4, r1, #0
   16868:	mov	r5, r0
   1686c:	str	r6, [sp, #8]
   16870:	str	lr, [sp, #12]
   16874:	sub	sp, sp, #8
   16878:	beq	168d4 <abort@plt+0x59f0>
   1687c:	mov	r2, #5
   16880:	movw	r1, #36796	; 0x8fbc
   16884:	movt	r1, #1
   16888:	mov	r0, #0
   1688c:	bl	10d1c <dcgettext@plt>
   16890:	mov	r6, r0
   16894:	mov	r1, r4
   16898:	mov	r2, #5
   1689c:	mov	r0, #0
   168a0:	bl	10d1c <dcgettext@plt>
   168a4:	mov	r2, r6
   168a8:	mov	r3, r5
   168ac:	str	r0, [sp]
   168b0:	mov	r1, #0
   168b4:	mov	r0, #1
   168b8:	bl	10d88 <error@plt>
   168bc:	mvn	r0, #0
   168c0:	add	sp, sp, #8
   168c4:	ldrd	r4, [sp]
   168c8:	ldr	r6, [sp, #8]
   168cc:	add	sp, sp, #12
   168d0:	pop	{pc}		; (ldr pc, [sp], #4)
   168d4:	mov	r2, #5
   168d8:	mov	r0, r4
   168dc:	movw	r1, #36748	; 0x8f8c
   168e0:	movt	r1, #1
   168e4:	bl	10d1c <dcgettext@plt>
   168e8:	mov	r2, r0
   168ec:	mov	r3, r5
   168f0:	mov	r1, r4
   168f4:	mov	r0, #1
   168f8:	bl	10d88 <error@plt>
   168fc:	b	168bc <abort@plt+0x59d8>
   16900:	strd	r4, [sp, #-32]!	; 0xffffffe0
   16904:	movw	r4, #41616	; 0xa290
   16908:	movt	r4, #2
   1690c:	ldr	ip, [r4]
   16910:	mov	r5, r0
   16914:	strd	r6, [sp, #8]
   16918:	mov	r7, r1
   1691c:	mov	r6, r3
   16920:	strd	r8, [sp, #16]
   16924:	mov	r8, r2
   16928:	str	sl, [sp, #24]
   1692c:	str	lr, [sp, #28]
   16930:	sub	sp, sp, #64	; 0x40
   16934:	cmp	ip, #0
   16938:	beq	16998 <abort@plt+0x5ab4>
   1693c:	ldr	r3, [r4, #4]
   16940:	cmp	r3, #0
   16944:	bne	16954 <abort@plt+0x5a70>
   16948:	ldr	r2, [r4, #8]
   1694c:	cmn	r2, #1
   16950:	beq	16abc <abort@plt+0x5bd8>
   16954:	cmp	r5, #127	; 0x7f
   16958:	bhi	169cc <abort@plt+0x5ae8>
   1695c:	cmp	r3, #0
   16960:	mov	r1, #1
   16964:	strb	r5, [sp, #28]
   16968:	add	r9, sp, #28
   1696c:	beq	169f4 <abort@plt+0x5b10>
   16970:	mov	r2, r6
   16974:	mov	r0, r9
   16978:	blx	r7
   1697c:	add	sp, sp, #64	; 0x40
   16980:	ldrd	r4, [sp]
   16984:	ldrd	r6, [sp, #8]
   16988:	ldrd	r8, [sp, #16]
   1698c:	ldr	sl, [sp, #24]
   16990:	add	sp, sp, #28
   16994:	pop	{pc}		; (ldr pc, [sp], #4)
   16998:	bl	1824c <abort@plt+0x7368>
   1699c:	movw	r1, #36848	; 0x8ff0
   169a0:	movt	r1, #1
   169a4:	mov	r9, r0
   169a8:	bl	10c98 <strcmp@plt>
   169ac:	cmp	r0, #0
   169b0:	moveq	r3, #1
   169b4:	movne	r3, #0
   169b8:	str	r3, [r4, #4]
   169bc:	bne	16ad4 <abort@plt+0x5bf0>
   169c0:	mov	r2, #1
   169c4:	str	r2, [r4]
   169c8:	b	16940 <abort@plt+0x5a5c>
   169cc:	add	r9, sp, #28
   169d0:	mov	r1, r5
   169d4:	mov	r2, #6
   169d8:	mov	r0, r9
   169dc:	bl	16da0 <abort@plt+0x5ebc>
   169e0:	subs	r1, r0, #0
   169e4:	blt	16af8 <abort@plt+0x5c14>
   169e8:	ldr	r3, [r4, #4]
   169ec:	cmp	r3, #0
   169f0:	bne	16970 <abort@plt+0x5a8c>
   169f4:	add	r2, sp, #24
   169f8:	mov	ip, #25
   169fc:	ldr	r0, [r4, #8]
   16a00:	add	sl, sp, #36	; 0x24
   16a04:	add	r3, sp, #20
   16a08:	str	r2, [sp]
   16a0c:	add	r2, sp, #16
   16a10:	str	r9, [sp, #12]
   16a14:	str	r1, [sp, #16]
   16a18:	add	r1, sp, #12
   16a1c:	str	sl, [sp, #20]
   16a20:	str	ip, [sp, #24]
   16a24:	bl	10c8c <iconv@plt>
   16a28:	ldr	r2, [sp, #16]
   16a2c:	cmn	r0, #1
   16a30:	movne	r3, #0
   16a34:	moveq	r3, #1
   16a38:	cmp	r2, #0
   16a3c:	movne	r3, #1
   16a40:	cmp	r3, #0
   16a44:	bne	16aa8 <abort@plt+0x5bc4>
   16a48:	cmp	r0, #0
   16a4c:	beq	16a60 <abort@plt+0x5b7c>
   16a50:	ldr	r3, [sp, #20]
   16a54:	sub	r3, r3, sl
   16a58:	cmp	r3, #1
   16a5c:	beq	16a9c <abort@plt+0x5bb8>
   16a60:	add	r1, sp, #24
   16a64:	mov	r2, #0
   16a68:	ldr	r0, [r4, #8]
   16a6c:	add	r3, sp, #20
   16a70:	str	r1, [sp]
   16a74:	mov	r1, r2
   16a78:	bl	10c8c <iconv@plt>
   16a7c:	cmn	r0, #1
   16a80:	beq	16aa8 <abort@plt+0x5bc4>
   16a84:	ldr	r1, [sp, #20]
   16a88:	mov	r2, r6
   16a8c:	mov	r0, sl
   16a90:	sub	r1, r1, sl
   16a94:	blx	r7
   16a98:	b	1697c <abort@plt+0x5a98>
   16a9c:	ldrb	r3, [sp, #36]	; 0x24
   16aa0:	cmp	r3, #63	; 0x3f
   16aa4:	bne	16a60 <abort@plt+0x5b7c>
   16aa8:	mov	r2, r6
   16aac:	mov	r0, r5
   16ab0:	mov	r1, #0
   16ab4:	blx	r8
   16ab8:	b	1697c <abort@plt+0x5a98>
   16abc:	mov	r2, r6
   16ac0:	mov	r0, r5
   16ac4:	movw	r1, #36864	; 0x9000
   16ac8:	movt	r1, #1
   16acc:	blx	r8
   16ad0:	b	1697c <abort@plt+0x5a98>
   16ad4:	mov	r0, r9
   16ad8:	movw	r1, #36848	; 0x8ff0
   16adc:	movt	r1, #1
   16ae0:	bl	10dac <iconv_open@plt>
   16ae4:	cmn	r0, #1
   16ae8:	str	r0, [r4, #8]
   16aec:	beq	16b10 <abort@plt+0x5c2c>
   16af0:	ldr	r3, [r4, #4]
   16af4:	b	169c0 <abort@plt+0x5adc>
   16af8:	mov	r2, r6
   16afc:	mov	r0, r5
   16b00:	movw	r1, #36892	; 0x901c
   16b04:	movt	r1, #1
   16b08:	blx	r8
   16b0c:	b	1697c <abort@plt+0x5a98>
   16b10:	movw	r1, #36848	; 0x8ff0
   16b14:	movt	r1, #1
   16b18:	movw	r0, #36856	; 0x8ff8
   16b1c:	movt	r0, #1
   16b20:	bl	10dac <iconv_open@plt>
   16b24:	str	r0, [r4, #8]
   16b28:	ldr	r3, [r4, #4]
   16b2c:	b	169c0 <abort@plt+0x5adc>
   16b30:	mov	r3, r2
   16b34:	mov	r2, r1
   16b38:	str	r4, [sp, #-8]!
   16b3c:	mov	r1, #1
   16b40:	str	lr, [sp, #4]
   16b44:	bl	10d4c <fwrite@plt>
   16b48:	ldr	r4, [sp]
   16b4c:	add	sp, sp, #4
   16b50:	mov	r0, #0
   16b54:	pop	{pc}		; (ldr pc, [sp], #4)
   16b58:	strd	r4, [sp, #-28]!	; 0xffffffe4
   16b5c:	movw	r4, #41616	; 0xa290
   16b60:	movt	r4, #2
   16b64:	cmp	r2, #0
   16b68:	movw	ip, #26720	; 0x6860
   16b6c:	movt	ip, #1
   16b70:	str	lr, [sp, #24]
   16b74:	movw	r3, #26660	; 0x6824
   16b78:	movt	r3, #1
   16b7c:	ldr	lr, [r4]
   16b80:	movne	r5, ip
   16b84:	moveq	r5, r3
   16b88:	strd	r6, [sp, #8]
   16b8c:	mov	r6, r1
   16b90:	strd	r8, [sp, #16]
   16b94:	sub	sp, sp, #68	; 0x44
   16b98:	mov	r8, r0
   16b9c:	cmp	lr, #0
   16ba0:	beq	16c1c <abort@plt+0x5d38>
   16ba4:	ldr	r3, [r4, #4]
   16ba8:	cmp	r3, #0
   16bac:	beq	16bf8 <abort@plt+0x5d14>
   16bb0:	cmp	r6, #127	; 0x7f
   16bb4:	bhi	16c50 <abort@plt+0x5d6c>
   16bb8:	cmp	r3, #0
   16bbc:	mov	r1, #1
   16bc0:	strb	r6, [sp, #28]
   16bc4:	add	r7, sp, #28
   16bc8:	beq	16c78 <abort@plt+0x5d94>
   16bcc:	mov	r2, r1
   16bd0:	mov	r3, r8
   16bd4:	mov	r0, r7
   16bd8:	mov	r1, #1
   16bdc:	bl	10d4c <fwrite@plt>
   16be0:	add	sp, sp, #68	; 0x44
   16be4:	ldrd	r4, [sp]
   16be8:	ldrd	r6, [sp, #8]
   16bec:	ldrd	r8, [sp, #16]
   16bf0:	add	sp, sp, #24
   16bf4:	pop	{pc}		; (ldr pc, [sp], #4)
   16bf8:	ldr	r2, [r4, #8]
   16bfc:	cmn	r2, #1
   16c00:	bne	16bb0 <abort@plt+0x5ccc>
   16c04:	mov	r2, r8
   16c08:	mov	r0, r6
   16c0c:	movw	r1, #36864	; 0x9000
   16c10:	movt	r1, #1
   16c14:	blx	r5
   16c18:	b	16be0 <abort@plt+0x5cfc>
   16c1c:	bl	1824c <abort@plt+0x7368>
   16c20:	movw	r1, #36848	; 0x8ff0
   16c24:	movt	r1, #1
   16c28:	mov	r7, r0
   16c2c:	bl	10c98 <strcmp@plt>
   16c30:	cmp	r0, #0
   16c34:	moveq	r3, #1
   16c38:	movne	r3, #0
   16c3c:	str	r3, [r4, #4]
   16c40:	bne	16d44 <abort@plt+0x5e60>
   16c44:	mov	r2, #1
   16c48:	str	r2, [r4]
   16c4c:	b	16ba8 <abort@plt+0x5cc4>
   16c50:	add	r7, sp, #28
   16c54:	mov	r1, r6
   16c58:	mov	r2, #6
   16c5c:	mov	r0, r7
   16c60:	bl	16da0 <abort@plt+0x5ebc>
   16c64:	subs	r1, r0, #0
   16c68:	blt	16d68 <abort@plt+0x5e84>
   16c6c:	ldr	r3, [r4, #4]
   16c70:	cmp	r3, #0
   16c74:	bne	16bcc <abort@plt+0x5ce8>
   16c78:	add	r2, sp, #24
   16c7c:	mov	ip, #25
   16c80:	ldr	r0, [r4, #8]
   16c84:	add	r9, sp, #36	; 0x24
   16c88:	add	r3, sp, #20
   16c8c:	str	r2, [sp]
   16c90:	add	r2, sp, #16
   16c94:	str	r7, [sp, #12]
   16c98:	str	r1, [sp, #16]
   16c9c:	add	r1, sp, #12
   16ca0:	str	r9, [sp, #20]
   16ca4:	str	ip, [sp, #24]
   16ca8:	bl	10c8c <iconv@plt>
   16cac:	ldr	r2, [sp, #16]
   16cb0:	cmn	r0, #1
   16cb4:	movne	r3, #0
   16cb8:	moveq	r3, #1
   16cbc:	cmp	r2, #0
   16cc0:	movne	r3, #1
   16cc4:	cmp	r3, #0
   16cc8:	bne	16d30 <abort@plt+0x5e4c>
   16ccc:	cmp	r0, #0
   16cd0:	beq	16ce4 <abort@plt+0x5e00>
   16cd4:	ldr	r3, [sp, #20]
   16cd8:	sub	r3, r3, r9
   16cdc:	cmp	r3, #1
   16ce0:	beq	16d24 <abort@plt+0x5e40>
   16ce4:	add	r1, sp, #24
   16ce8:	mov	r2, #0
   16cec:	ldr	r0, [r4, #8]
   16cf0:	add	r3, sp, #20
   16cf4:	str	r1, [sp]
   16cf8:	mov	r1, r2
   16cfc:	bl	10c8c <iconv@plt>
   16d00:	cmn	r0, #1
   16d04:	beq	16d30 <abort@plt+0x5e4c>
   16d08:	ldr	r2, [sp, #20]
   16d0c:	mov	r3, r8
   16d10:	mov	r0, r9
   16d14:	mov	r1, #1
   16d18:	sub	r2, r2, r9
   16d1c:	bl	10d4c <fwrite@plt>
   16d20:	b	16be0 <abort@plt+0x5cfc>
   16d24:	ldrb	r3, [sp, #36]	; 0x24
   16d28:	cmp	r3, #63	; 0x3f
   16d2c:	bne	16ce4 <abort@plt+0x5e00>
   16d30:	mov	r2, r8
   16d34:	mov	r0, r6
   16d38:	mov	r1, #0
   16d3c:	blx	r5
   16d40:	b	16be0 <abort@plt+0x5cfc>
   16d44:	mov	r0, r7
   16d48:	movw	r1, #36848	; 0x8ff0
   16d4c:	movt	r1, #1
   16d50:	bl	10dac <iconv_open@plt>
   16d54:	cmn	r0, #1
   16d58:	str	r0, [r4, #8]
   16d5c:	beq	16d80 <abort@plt+0x5e9c>
   16d60:	ldr	r3, [r4, #4]
   16d64:	b	16c44 <abort@plt+0x5d60>
   16d68:	mov	r2, r8
   16d6c:	mov	r0, r6
   16d70:	movw	r1, #36892	; 0x901c
   16d74:	movt	r1, #1
   16d78:	blx	r5
   16d7c:	b	16be0 <abort@plt+0x5cfc>
   16d80:	movw	r1, #36848	; 0x8ff0
   16d84:	movt	r1, #1
   16d88:	movw	r0, #36856	; 0x8ff8
   16d8c:	movt	r0, #1
   16d90:	bl	10dac <iconv_open@plt>
   16d94:	str	r0, [r4, #8]
   16d98:	ldr	r3, [r4, #4]
   16d9c:	b	16c44 <abort@plt+0x5d60>
   16da0:	cmp	r1, #127	; 0x7f
   16da4:	bls	16e4c <abort@plt+0x5f68>
   16da8:	cmp	r1, #2048	; 0x800
   16dac:	bcc	16e0c <abort@plt+0x5f28>
   16db0:	cmp	r1, #65536	; 0x10000
   16db4:	bcs	16e1c <abort@plt+0x5f38>
   16db8:	sub	r3, r1, #55296	; 0xd800
   16dbc:	cmp	r3, #2048	; 0x800
   16dc0:	bcc	16e54 <abort@plt+0x5f70>
   16dc4:	cmp	r2, #2
   16dc8:	ble	16e4c <abort@plt+0x5f68>
   16dcc:	mov	r2, #3
   16dd0:	and	r3, r1, #63	; 0x3f
   16dd4:	lsr	r1, r1, #6
   16dd8:	mvn	r3, r3, lsl #25
   16ddc:	orr	r1, r1, #2048	; 0x800
   16de0:	mvn	r3, r3, lsr #25
   16de4:	strb	r3, [r0, #2]
   16de8:	and	r3, r1, #63	; 0x3f
   16dec:	lsr	r1, r1, #6
   16df0:	mvn	r3, r3, lsl #25
   16df4:	orr	r1, r1, #192	; 0xc0
   16df8:	mvn	r3, r3, lsr #25
   16dfc:	strb	r1, [r0]
   16e00:	strb	r3, [r0, #1]
   16e04:	mov	r0, r2
   16e08:	bx	lr
   16e0c:	cmp	r2, #1
   16e10:	ble	16e4c <abort@plt+0x5f68>
   16e14:	mov	r2, #2
   16e18:	b	16de8 <abort@plt+0x5f04>
   16e1c:	cmp	r1, #1114112	; 0x110000
   16e20:	bcs	16e54 <abort@plt+0x5f70>
   16e24:	cmp	r2, #3
   16e28:	ble	16e4c <abort@plt+0x5f68>
   16e2c:	and	r3, r1, #63	; 0x3f
   16e30:	lsr	r1, r1, #6
   16e34:	mov	r2, #4
   16e38:	mvn	r3, r3, lsl #25
   16e3c:	orr	r1, r1, #65536	; 0x10000
   16e40:	mvn	r3, r3, lsr #25
   16e44:	strb	r3, [r0, #3]
   16e48:	b	16dd0 <abort@plt+0x5eec>
   16e4c:	mvn	r2, #1
   16e50:	b	16e04 <abort@plt+0x5f20>
   16e54:	mvn	r2, #0
   16e58:	b	16e04 <abort@plt+0x5f20>
   16e5c:	cmp	r1, #0
   16e60:	strd	r4, [sp, #-16]!
   16e64:	mov	ip, r3
   16e68:	str	r6, [sp, #8]
   16e6c:	mov	r4, r0
   16e70:	str	lr, [sp, #12]
   16e74:	sub	sp, sp, #32
   16e78:	ldr	r5, [sp, #48]	; 0x30
   16e7c:	ldr	r6, [sp, #52]	; 0x34
   16e80:	beq	16fc4 <abort@plt+0x60e0>
   16e84:	mov	r3, r1
   16e88:	mov	r1, #1
   16e8c:	stm	sp, {r2, ip}
   16e90:	movw	r2, #36916	; 0x9034
   16e94:	movt	r2, #1
   16e98:	bl	10e60 <__fprintf_chk@plt>
   16e9c:	mov	r2, #5
   16ea0:	movw	r1, #36936	; 0x9048
   16ea4:	movt	r1, #1
   16ea8:	mov	r0, #0
   16eac:	bl	10d1c <dcgettext@plt>
   16eb0:	movw	ip, #2022	; 0x7e6
   16eb4:	mov	r3, r0
   16eb8:	mov	r1, #1
   16ebc:	movw	r2, #37664	; 0x9320
   16ec0:	movt	r2, #1
   16ec4:	mov	r0, r4
   16ec8:	str	ip, [sp]
   16ecc:	bl	10e60 <__fprintf_chk@plt>
   16ed0:	mov	r1, r4
   16ed4:	mov	r0, #10
   16ed8:	bl	10d10 <fputc_unlocked@plt>
   16edc:	mov	r2, #5
   16ee0:	movw	r1, #36940	; 0x904c
   16ee4:	movt	r1, #1
   16ee8:	mov	r0, #0
   16eec:	bl	10d1c <dcgettext@plt>
   16ef0:	mov	r2, r0
   16ef4:	mov	r1, #1
   16ef8:	movw	r3, #37112	; 0x90f8
   16efc:	movt	r3, #1
   16f00:	mov	r0, r4
   16f04:	bl	10e60 <__fprintf_chk@plt>
   16f08:	mov	r1, r4
   16f0c:	mov	r0, #10
   16f10:	bl	10d10 <fputc_unlocked@plt>
   16f14:	cmp	r6, #9
   16f18:	ldrls	pc, [pc, r6, lsl #2]
   16f1c:	b	17230 <abort@plt+0x634c>
   16f20:			; <UNDEFINED> instruction: 0x00016fb0
   16f24:	andeq	r6, r1, r0, ror #31
   16f28:	andeq	r7, r1, ip, lsl r0
   16f2c:	andeq	r7, r1, ip, asr r0
   16f30:	andeq	r7, r1, r4, lsr #1
   16f34:	ldrdeq	r7, [r1], -ip
   16f38:	andeq	r7, r1, r4, lsr #2
   16f3c:	andeq	r7, r1, r8, ror r1
   16f40:	ldrdeq	r7, [r1], -r0
   16f44:	andeq	r6, r1, r8, asr #30
   16f48:	movw	r1, #37416	; 0x9228
   16f4c:	movt	r1, #1
   16f50:	mov	r2, #5
   16f54:	mov	r0, #0
   16f58:	bl	10d1c <dcgettext@plt>
   16f5c:	ldr	lr, [r5, #4]
   16f60:	mov	r2, r0
   16f64:	mov	r1, #1
   16f68:	mov	r0, r4
   16f6c:	ldr	r3, [r5, #8]
   16f70:	ldr	ip, [r5, #32]
   16f74:	str	lr, [sp]
   16f78:	ldr	lr, [r5, #12]
   16f7c:	str	ip, [sp, #28]
   16f80:	ldr	ip, [r5, #28]
   16f84:	str	r3, [sp, #4]
   16f88:	ldr	r3, [r5, #16]
   16f8c:	str	lr, [sp, #8]
   16f90:	ldr	lr, [r5, #20]
   16f94:	str	ip, [sp, #24]
   16f98:	ldr	ip, [r5, #24]
   16f9c:	str	r3, [sp, #12]
   16fa0:	ldr	r3, [r5]
   16fa4:	str	lr, [sp, #16]
   16fa8:	str	ip, [sp, #20]
   16fac:	bl	10e60 <__fprintf_chk@plt>
   16fb0:	add	sp, sp, #32
   16fb4:	ldrd	r4, [sp]
   16fb8:	ldr	r6, [sp, #8]
   16fbc:	add	sp, sp, #12
   16fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   16fc4:	mov	r3, r2
   16fc8:	mov	r1, #1
   16fcc:	str	ip, [sp]
   16fd0:	movw	r2, #36928	; 0x9040
   16fd4:	movt	r2, #1
   16fd8:	bl	10e60 <__fprintf_chk@plt>
   16fdc:	b	16e9c <abort@plt+0x5fb8>
   16fe0:	mov	r2, #5
   16fe4:	movw	r1, #37148	; 0x911c
   16fe8:	movt	r1, #1
   16fec:	mov	r0, #0
   16ff0:	bl	10d1c <dcgettext@plt>
   16ff4:	ldr	r3, [r5]
   16ff8:	mov	r2, r0
   16ffc:	mov	r1, #1
   17000:	mov	r0, r4
   17004:	add	sp, sp, #32
   17008:	ldrd	r4, [sp]
   1700c:	ldr	r6, [sp, #8]
   17010:	ldr	lr, [sp, #12]
   17014:	add	sp, sp, #16
   17018:	b	10e60 <__fprintf_chk@plt>
   1701c:	mov	r2, #5
   17020:	movw	r1, #37164	; 0x912c
   17024:	movt	r1, #1
   17028:	mov	r0, #0
   1702c:	bl	10d1c <dcgettext@plt>
   17030:	ldm	r5, {r3, ip}
   17034:	mov	r2, r0
   17038:	mov	r1, #1
   1703c:	mov	r0, r4
   17040:	str	ip, [sp, #48]	; 0x30
   17044:	add	sp, sp, #32
   17048:	ldrd	r4, [sp]
   1704c:	ldr	r6, [sp, #8]
   17050:	ldr	lr, [sp, #12]
   17054:	add	sp, sp, #16
   17058:	b	10e60 <__fprintf_chk@plt>
   1705c:	mov	r2, #5
   17060:	movw	r1, #37188	; 0x9144
   17064:	movt	r1, #1
   17068:	mov	r0, #0
   1706c:	bl	10d1c <dcgettext@plt>
   17070:	ldm	r5, {r3, lr}
   17074:	mov	r2, r0
   17078:	mov	r1, #1
   1707c:	mov	r0, r4
   17080:	ldr	ip, [r5, #8]
   17084:	str	lr, [sp, #48]	; 0x30
   17088:	str	ip, [sp, #52]	; 0x34
   1708c:	add	sp, sp, #32
   17090:	ldrd	r4, [sp]
   17094:	ldr	r6, [sp, #8]
   17098:	ldr	lr, [sp, #12]
   1709c:	add	sp, sp, #16
   170a0:	b	10e60 <__fprintf_chk@plt>
   170a4:	mov	r2, #5
   170a8:	movw	r1, #37216	; 0x9160
   170ac:	movt	r1, #1
   170b0:	mov	r0, #0
   170b4:	bl	10d1c <dcgettext@plt>
   170b8:	ldmib	r5, {r3, ip, lr}
   170bc:	mov	r2, r0
   170c0:	mov	r1, #1
   170c4:	mov	r0, r4
   170c8:	str	r3, [sp]
   170cc:	ldr	r3, [r5]
   170d0:	stmib	sp, {ip, lr}
   170d4:	bl	10e60 <__fprintf_chk@plt>
   170d8:	b	16fb0 <abort@plt+0x60cc>
   170dc:	mov	r2, #5
   170e0:	movw	r1, #37248	; 0x9180
   170e4:	movt	r1, #1
   170e8:	mov	r0, #0
   170ec:	bl	10d1c <dcgettext@plt>
   170f0:	ldmib	r5, {ip, lr}
   170f4:	mov	r2, r0
   170f8:	mov	r1, #1
   170fc:	mov	r0, r4
   17100:	ldr	r3, [r5, #16]
   17104:	str	ip, [sp]
   17108:	ldr	ip, [r5, #12]
   1710c:	str	r3, [sp, #12]
   17110:	ldr	r3, [r5]
   17114:	str	lr, [sp, #4]
   17118:	str	ip, [sp, #8]
   1711c:	bl	10e60 <__fprintf_chk@plt>
   17120:	b	16fb0 <abort@plt+0x60cc>
   17124:	mov	r2, #5
   17128:	movw	r1, #37284	; 0x91a4
   1712c:	movt	r1, #1
   17130:	mov	r0, #0
   17134:	bl	10d1c <dcgettext@plt>
   17138:	ldr	lr, [r5, #4]
   1713c:	mov	r2, r0
   17140:	mov	r1, #1
   17144:	mov	r0, r4
   17148:	ldr	r3, [r5, #8]
   1714c:	ldr	ip, [r5, #20]
   17150:	str	lr, [sp]
   17154:	ldr	lr, [r5, #12]
   17158:	str	ip, [sp, #16]
   1715c:	ldr	ip, [r5, #16]
   17160:	str	r3, [sp, #4]
   17164:	ldr	r3, [r5]
   17168:	str	lr, [sp, #8]
   1716c:	str	ip, [sp, #12]
   17170:	bl	10e60 <__fprintf_chk@plt>
   17174:	b	16fb0 <abort@plt+0x60cc>
   17178:	mov	r2, #5
   1717c:	movw	r1, #37324	; 0x91cc
   17180:	movt	r1, #1
   17184:	mov	r0, #0
   17188:	bl	10d1c <dcgettext@plt>
   1718c:	ldmib	r5, {r3, ip}
   17190:	mov	r2, r0
   17194:	mov	r1, #1
   17198:	mov	r0, r4
   1719c:	ldr	lr, [r5, #24]
   171a0:	str	r3, [sp]
   171a4:	ldr	r3, [r5, #12]
   171a8:	str	lr, [sp, #20]
   171ac:	ldr	lr, [r5, #20]
   171b0:	str	ip, [sp, #4]
   171b4:	ldr	ip, [r5, #16]
   171b8:	str	r3, [sp, #8]
   171bc:	ldr	r3, [r5]
   171c0:	str	ip, [sp, #12]
   171c4:	str	lr, [sp, #16]
   171c8:	bl	10e60 <__fprintf_chk@plt>
   171cc:	b	16fb0 <abort@plt+0x60cc>
   171d0:	mov	r2, #5
   171d4:	movw	r1, #37368	; 0x91f8
   171d8:	movt	r1, #1
   171dc:	mov	r0, #0
   171e0:	bl	10d1c <dcgettext@plt>
   171e4:	ldmib	r5, {ip, lr}
   171e8:	mov	r2, r0
   171ec:	mov	r1, #1
   171f0:	mov	r0, r4
   171f4:	ldr	r3, [r5, #28]
   171f8:	str	ip, [sp]
   171fc:	ldr	ip, [r5, #12]
   17200:	str	r3, [sp, #24]
   17204:	ldr	r3, [r5, #24]
   17208:	str	lr, [sp, #4]
   1720c:	ldr	lr, [r5, #16]
   17210:	str	ip, [sp, #8]
   17214:	ldr	ip, [r5, #20]
   17218:	str	r3, [sp, #20]
   1721c:	ldr	r3, [r5]
   17220:	str	lr, [sp, #12]
   17224:	str	ip, [sp, #16]
   17228:	bl	10e60 <__fprintf_chk@plt>
   1722c:	b	16fb0 <abort@plt+0x60cc>
   17230:	movw	r1, #37468	; 0x925c
   17234:	movt	r1, #1
   17238:	b	16f50 <abort@plt+0x606c>
   1723c:	strd	r4, [sp, #-12]!
   17240:	str	lr, [sp, #8]
   17244:	sub	sp, sp, #12
   17248:	ldr	r5, [sp, #24]
   1724c:	ldr	ip, [r5]
   17250:	cmp	ip, #0
   17254:	beq	17270 <abort@plt+0x638c>
   17258:	mov	lr, r5
   1725c:	mov	ip, #0
   17260:	ldr	r4, [lr, #4]!
   17264:	add	ip, ip, #1
   17268:	cmp	r4, #0
   1726c:	bne	17260 <abort@plt+0x637c>
   17270:	stm	sp, {r5, ip}
   17274:	bl	16e5c <abort@plt+0x5f78>
   17278:	add	sp, sp, #12
   1727c:	ldrd	r4, [sp]
   17280:	add	sp, sp, #8
   17284:	pop	{pc}		; (ldr pc, [sp], #4)
   17288:	push	{lr}		; (str lr, [sp, #-4]!)
   1728c:	sub	sp, sp, #52	; 0x34
   17290:	ldr	ip, [sp, #56]	; 0x38
   17294:	ldr	lr, [ip]
   17298:	cmp	lr, #0
   1729c:	str	lr, [sp, #8]
   172a0:	beq	17338 <abort@plt+0x6454>
   172a4:	ldr	lr, [ip, #4]
   172a8:	cmp	lr, #0
   172ac:	str	lr, [sp, #12]
   172b0:	beq	1734c <abort@plt+0x6468>
   172b4:	ldr	lr, [ip, #8]
   172b8:	cmp	lr, #0
   172bc:	str	lr, [sp, #16]
   172c0:	beq	17354 <abort@plt+0x6470>
   172c4:	ldr	lr, [ip, #12]
   172c8:	cmp	lr, #0
   172cc:	str	lr, [sp, #20]
   172d0:	beq	1735c <abort@plt+0x6478>
   172d4:	ldr	lr, [ip, #16]
   172d8:	cmp	lr, #0
   172dc:	str	lr, [sp, #24]
   172e0:	beq	17364 <abort@plt+0x6480>
   172e4:	ldr	lr, [ip, #20]
   172e8:	cmp	lr, #0
   172ec:	str	lr, [sp, #28]
   172f0:	beq	1736c <abort@plt+0x6488>
   172f4:	ldr	lr, [ip, #24]
   172f8:	cmp	lr, #0
   172fc:	str	lr, [sp, #32]
   17300:	beq	17374 <abort@plt+0x6490>
   17304:	ldr	lr, [ip, #28]
   17308:	cmp	lr, #0
   1730c:	str	lr, [sp, #36]	; 0x24
   17310:	beq	1737c <abort@plt+0x6498>
   17314:	ldr	lr, [ip, #32]
   17318:	cmp	lr, #0
   1731c:	str	lr, [sp, #40]	; 0x28
   17320:	beq	17384 <abort@plt+0x64a0>
   17324:	ldr	ip, [ip, #36]	; 0x24
   17328:	cmp	ip, #0
   1732c:	str	ip, [sp, #44]	; 0x2c
   17330:	movne	lr, #10
   17334:	moveq	lr, #9
   17338:	add	ip, sp, #8
   1733c:	stm	sp, {ip, lr}
   17340:	bl	16e5c <abort@plt+0x5f78>
   17344:	add	sp, sp, #52	; 0x34
   17348:	pop	{pc}		; (ldr pc, [sp], #4)
   1734c:	mov	lr, #1
   17350:	b	17338 <abort@plt+0x6454>
   17354:	mov	lr, #2
   17358:	b	17338 <abort@plt+0x6454>
   1735c:	mov	lr, #3
   17360:	b	17338 <abort@plt+0x6454>
   17364:	mov	lr, #4
   17368:	b	17338 <abort@plt+0x6454>
   1736c:	mov	lr, #5
   17370:	b	17338 <abort@plt+0x6454>
   17374:	mov	lr, #6
   17378:	b	17338 <abort@plt+0x6454>
   1737c:	mov	lr, #7
   17380:	b	17338 <abort@plt+0x6454>
   17384:	mov	lr, #8
   17388:	b	17338 <abort@plt+0x6454>
   1738c:	push	{r3}		; (str r3, [sp, #-4]!)
   17390:	push	{lr}		; (str lr, [sp, #-4]!)
   17394:	sub	sp, sp, #56	; 0x38
   17398:	ldr	ip, [sp, #64]	; 0x40
   1739c:	add	r3, sp, #64	; 0x40
   173a0:	str	r3, [sp, #12]
   173a4:	cmp	ip, #0
   173a8:	str	ip, [sp, #16]
   173ac:	beq	17444 <abort@plt+0x6560>
   173b0:	ldr	ip, [sp, #68]	; 0x44
   173b4:	cmp	ip, #0
   173b8:	str	ip, [sp, #20]
   173bc:	beq	17468 <abort@plt+0x6584>
   173c0:	ldr	ip, [sp, #72]	; 0x48
   173c4:	cmp	ip, #0
   173c8:	str	ip, [sp, #24]
   173cc:	beq	17470 <abort@plt+0x658c>
   173d0:	ldr	ip, [sp, #76]	; 0x4c
   173d4:	cmp	ip, #0
   173d8:	str	ip, [sp, #28]
   173dc:	beq	17478 <abort@plt+0x6594>
   173e0:	ldr	ip, [sp, #80]	; 0x50
   173e4:	cmp	ip, #0
   173e8:	str	ip, [sp, #32]
   173ec:	beq	17480 <abort@plt+0x659c>
   173f0:	ldr	ip, [sp, #84]	; 0x54
   173f4:	cmp	ip, #0
   173f8:	str	ip, [sp, #36]	; 0x24
   173fc:	beq	17488 <abort@plt+0x65a4>
   17400:	ldr	ip, [sp, #88]	; 0x58
   17404:	cmp	ip, #0
   17408:	str	ip, [sp, #40]	; 0x28
   1740c:	beq	17490 <abort@plt+0x65ac>
   17410:	ldr	ip, [sp, #92]	; 0x5c
   17414:	cmp	ip, #0
   17418:	str	ip, [sp, #44]	; 0x2c
   1741c:	beq	17498 <abort@plt+0x65b4>
   17420:	ldr	ip, [sp, #96]	; 0x60
   17424:	cmp	ip, #0
   17428:	str	ip, [sp, #48]	; 0x30
   1742c:	beq	174a0 <abort@plt+0x65bc>
   17430:	ldr	r3, [sp, #100]	; 0x64
   17434:	cmp	r3, #0
   17438:	str	r3, [sp, #52]	; 0x34
   1743c:	movne	ip, #10
   17440:	moveq	ip, #9
   17444:	ldr	r3, [sp, #60]	; 0x3c
   17448:	add	lr, sp, #16
   1744c:	str	lr, [sp]
   17450:	str	ip, [sp, #4]
   17454:	bl	16e5c <abort@plt+0x5f78>
   17458:	add	sp, sp, #56	; 0x38
   1745c:	pop	{lr}		; (ldr lr, [sp], #4)
   17460:	add	sp, sp, #4
   17464:	bx	lr
   17468:	mov	ip, #1
   1746c:	b	17444 <abort@plt+0x6560>
   17470:	mov	ip, #2
   17474:	b	17444 <abort@plt+0x6560>
   17478:	mov	ip, #3
   1747c:	b	17444 <abort@plt+0x6560>
   17480:	mov	ip, #4
   17484:	b	17444 <abort@plt+0x6560>
   17488:	mov	ip, #5
   1748c:	b	17444 <abort@plt+0x6560>
   17490:	mov	ip, #6
   17494:	b	17444 <abort@plt+0x6560>
   17498:	mov	ip, #7
   1749c:	b	17444 <abort@plt+0x6560>
   174a0:	mov	ip, #8
   174a4:	b	17444 <abort@plt+0x6560>
   174a8:	movw	r3, #41284	; 0xa144
   174ac:	movt	r3, #2
   174b0:	str	r4, [sp, #-8]!
   174b4:	mov	r0, #10
   174b8:	ldr	r1, [r3]
   174bc:	str	lr, [sp, #4]
   174c0:	bl	10d10 <fputc_unlocked@plt>
   174c4:	mov	r2, #5
   174c8:	movw	r1, #37528	; 0x9298
   174cc:	movt	r1, #1
   174d0:	mov	r0, #0
   174d4:	bl	10d1c <dcgettext@plt>
   174d8:	mov	r1, r0
   174dc:	movw	r2, #37548	; 0x92ac
   174e0:	movt	r2, #1
   174e4:	mov	r0, #1
   174e8:	bl	10e48 <__printf_chk@plt>
   174ec:	mov	r2, #5
   174f0:	movw	r1, #37572	; 0x92c4
   174f4:	movt	r1, #1
   174f8:	mov	r0, #0
   174fc:	bl	10d1c <dcgettext@plt>
   17500:	mov	r1, r0
   17504:	movw	r3, #35844	; 0x8c04
   17508:	movt	r3, #1
   1750c:	movw	r2, #35884	; 0x8c2c
   17510:	movt	r2, #1
   17514:	mov	r0, #1
   17518:	bl	10e48 <__printf_chk@plt>
   1751c:	mov	r2, #5
   17520:	movw	r1, #37592	; 0x92d8
   17524:	movt	r1, #1
   17528:	mov	r0, #0
   1752c:	bl	10d1c <dcgettext@plt>
   17530:	mov	r1, r0
   17534:	movw	r2, #37632	; 0x9300
   17538:	movt	r2, #1
   1753c:	mov	r0, #1
   17540:	ldr	r4, [sp]
   17544:	ldr	lr, [sp, #4]
   17548:	add	sp, sp, #8
   1754c:	b	10e48 <__printf_chk@plt>
   17550:	strd	r4, [sp, #-16]!
   17554:	mov	r4, r0
   17558:	mov	r5, r2
   1755c:	str	r6, [sp, #8]
   17560:	mov	r6, r1
   17564:	str	lr, [sp, #12]
   17568:	bl	18308 <abort@plt+0x7424>
   1756c:	cmp	r0, #0
   17570:	beq	17584 <abort@plt+0x66a0>
   17574:	ldrd	r4, [sp]
   17578:	ldr	r6, [sp, #8]
   1757c:	add	sp, sp, #12
   17580:	pop	{pc}		; (ldr pc, [sp], #4)
   17584:	cmp	r4, #0
   17588:	beq	17598 <abort@plt+0x66b4>
   1758c:	cmp	r6, #0
   17590:	cmpne	r5, #0
   17594:	beq	17574 <abort@plt+0x6690>
   17598:	bl	17b54 <abort@plt+0x6c70>
   1759c:	str	r4, [sp, #-8]!
   175a0:	str	lr, [sp, #4]
   175a4:	bl	17e84 <abort@plt+0x6fa0>
   175a8:	cmp	r0, #0
   175ac:	beq	175bc <abort@plt+0x66d8>
   175b0:	ldr	r4, [sp]
   175b4:	add	sp, sp, #4
   175b8:	pop	{pc}		; (ldr pc, [sp], #4)
   175bc:	bl	17b54 <abort@plt+0x6c70>
   175c0:	str	r4, [sp, #-8]!
   175c4:	str	lr, [sp, #4]
   175c8:	bl	17e84 <abort@plt+0x6fa0>
   175cc:	cmp	r0, #0
   175d0:	beq	175e0 <abort@plt+0x66fc>
   175d4:	ldr	r4, [sp]
   175d8:	add	sp, sp, #4
   175dc:	pop	{pc}		; (ldr pc, [sp], #4)
   175e0:	bl	17b54 <abort@plt+0x6c70>
   175e4:	str	r4, [sp, #-8]!
   175e8:	str	lr, [sp, #4]
   175ec:	bl	17e84 <abort@plt+0x6fa0>
   175f0:	cmp	r0, #0
   175f4:	beq	17604 <abort@plt+0x6720>
   175f8:	ldr	r4, [sp]
   175fc:	add	sp, sp, #4
   17600:	pop	{pc}		; (ldr pc, [sp], #4)
   17604:	bl	17b54 <abort@plt+0x6c70>
   17608:	strd	r4, [sp, #-16]!
   1760c:	mov	r5, r0
   17610:	mov	r4, r1
   17614:	str	r6, [sp, #8]
   17618:	str	lr, [sp, #12]
   1761c:	bl	17ec0 <abort@plt+0x6fdc>
   17620:	cmp	r0, #0
   17624:	beq	17638 <abort@plt+0x6754>
   17628:	ldrd	r4, [sp]
   1762c:	ldr	r6, [sp, #8]
   17630:	add	sp, sp, #12
   17634:	pop	{pc}		; (ldr pc, [sp], #4)
   17638:	adds	r4, r4, #0
   1763c:	movne	r4, #1
   17640:	cmp	r5, #0
   17644:	moveq	r4, #1
   17648:	cmp	r4, #0
   1764c:	beq	17628 <abort@plt+0x6744>
   17650:	bl	17b54 <abort@plt+0x6c70>
   17654:	cmp	r1, #0
   17658:	orreq	r1, r1, #1
   1765c:	str	r4, [sp, #-8]!
   17660:	str	lr, [sp, #4]
   17664:	bl	17ec0 <abort@plt+0x6fdc>
   17668:	cmp	r0, #0
   1766c:	beq	1767c <abort@plt+0x6798>
   17670:	ldr	r4, [sp]
   17674:	add	sp, sp, #4
   17678:	pop	{pc}		; (ldr pc, [sp], #4)
   1767c:	bl	17b54 <abort@plt+0x6c70>
   17680:	strd	r4, [sp, #-16]!
   17684:	mov	r4, r0
   17688:	mov	r5, r2
   1768c:	str	r6, [sp, #8]
   17690:	mov	r6, r1
   17694:	str	lr, [sp, #12]
   17698:	bl	18308 <abort@plt+0x7424>
   1769c:	cmp	r0, #0
   176a0:	beq	176b4 <abort@plt+0x67d0>
   176a4:	ldrd	r4, [sp]
   176a8:	ldr	r6, [sp, #8]
   176ac:	add	sp, sp, #12
   176b0:	pop	{pc}		; (ldr pc, [sp], #4)
   176b4:	cmp	r4, #0
   176b8:	beq	176c8 <abort@plt+0x67e4>
   176bc:	cmp	r6, #0
   176c0:	cmpne	r5, #0
   176c4:	beq	176a4 <abort@plt+0x67c0>
   176c8:	bl	17b54 <abort@plt+0x6c70>
   176cc:	cmp	r2, #0
   176d0:	cmpne	r1, #0
   176d4:	str	r4, [sp, #-8]!
   176d8:	moveq	r2, #1
   176dc:	str	lr, [sp, #4]
   176e0:	moveq	r1, r2
   176e4:	bl	18308 <abort@plt+0x7424>
   176e8:	cmp	r0, #0
   176ec:	beq	176fc <abort@plt+0x6818>
   176f0:	ldr	r4, [sp]
   176f4:	add	sp, sp, #4
   176f8:	pop	{pc}		; (ldr pc, [sp], #4)
   176fc:	bl	17b54 <abort@plt+0x6c70>
   17700:	mov	r2, r1
   17704:	mov	r1, r0
   17708:	str	r4, [sp, #-8]!
   1770c:	mov	r0, #0
   17710:	str	lr, [sp, #4]
   17714:	bl	18308 <abort@plt+0x7424>
   17718:	cmp	r0, #0
   1771c:	beq	1772c <abort@plt+0x6848>
   17720:	ldr	r4, [sp]
   17724:	add	sp, sp, #4
   17728:	pop	{pc}		; (ldr pc, [sp], #4)
   1772c:	bl	17b54 <abort@plt+0x6c70>
   17730:	cmp	r1, #0
   17734:	cmpne	r0, #0
   17738:	str	r4, [sp, #-8]!
   1773c:	moveq	r2, #1
   17740:	movne	r2, r1
   17744:	str	lr, [sp, #4]
   17748:	movne	r1, r0
   1774c:	moveq	r1, r2
   17750:	mov	r0, #0
   17754:	bl	18308 <abort@plt+0x7424>
   17758:	cmp	r0, #0
   1775c:	beq	1776c <abort@plt+0x6888>
   17760:	ldr	r4, [sp]
   17764:	add	sp, sp, #4
   17768:	pop	{pc}		; (ldr pc, [sp], #4)
   1776c:	bl	17b54 <abort@plt+0x6c70>
   17770:	cmp	r0, #0
   17774:	strd	r4, [sp, #-16]!
   17778:	mov	r5, r1
   1777c:	ldr	r4, [r1]
   17780:	str	r6, [sp, #8]
   17784:	str	lr, [sp, #12]
   17788:	beq	177d0 <abort@plt+0x68ec>
   1778c:	lsr	r3, r4, #1
   17790:	add	r3, r3, #1
   17794:	adds	r4, r4, r3
   17798:	bcs	177cc <abort@plt+0x68e8>
   1779c:	mov	r2, #1
   177a0:	mov	r1, r4
   177a4:	bl	18308 <abort@plt+0x7424>
   177a8:	cmp	r0, #0
   177ac:	beq	177c4 <abort@plt+0x68e0>
   177b0:	ldr	r6, [sp, #8]
   177b4:	str	r4, [r5]
   177b8:	ldrd	r4, [sp]
   177bc:	add	sp, sp, #12
   177c0:	pop	{pc}		; (ldr pc, [sp], #4)
   177c4:	cmp	r4, #0
   177c8:	beq	177b0 <abort@plt+0x68cc>
   177cc:	bl	17b54 <abort@plt+0x6c70>
   177d0:	cmp	r4, #0
   177d4:	mov	r2, #1
   177d8:	moveq	r4, #64	; 0x40
   177dc:	mov	r1, r4
   177e0:	bl	18308 <abort@plt+0x7424>
   177e4:	cmp	r0, #0
   177e8:	bne	177b0 <abort@plt+0x68cc>
   177ec:	b	177cc <abort@plt+0x68e8>
   177f0:	cmp	r0, #0
   177f4:	strd	r4, [sp, #-16]!
   177f8:	mov	r5, r1
   177fc:	ldr	r4, [r1]
   17800:	str	r6, [sp, #8]
   17804:	mov	r6, r2
   17808:	str	lr, [sp, #12]
   1780c:	beq	17854 <abort@plt+0x6970>
   17810:	lsr	r3, r4, #1
   17814:	add	r3, r3, #1
   17818:	adds	r4, r4, r3
   1781c:	bcs	17850 <abort@plt+0x696c>
   17820:	mov	r1, r4
   17824:	bl	18308 <abort@plt+0x7424>
   17828:	cmp	r0, #0
   1782c:	beq	17844 <abort@plt+0x6960>
   17830:	ldr	r6, [sp, #8]
   17834:	str	r4, [r5]
   17838:	ldrd	r4, [sp]
   1783c:	add	sp, sp, #12
   17840:	pop	{pc}		; (ldr pc, [sp], #4)
   17844:	cmp	r4, #0
   17848:	cmpne	r6, #0
   1784c:	beq	17830 <abort@plt+0x694c>
   17850:	bl	17b54 <abort@plt+0x6c70>
   17854:	cmp	r4, #0
   17858:	bne	1786c <abort@plt+0x6988>
   1785c:	mov	r4, #64	; 0x40
   17860:	udiv	r4, r4, r2
   17864:	cmp	r2, #64	; 0x40
   17868:	addhi	r4, r4, #1
   1786c:	mov	r2, r6
   17870:	mov	r1, r4
   17874:	mov	r0, #0
   17878:	bl	18308 <abort@plt+0x7424>
   1787c:	cmp	r0, #0
   17880:	bne	17830 <abort@plt+0x694c>
   17884:	b	17850 <abort@plt+0x696c>
   17888:	ldr	ip, [r1]
   1788c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17890:	strd	r6, [sp, #8]
   17894:	mov	r7, r1
   17898:	mov	r6, r0
   1789c:	str	r8, [sp, #16]
   178a0:	mvn	r8, r3
   178a4:	lsr	r8, r8, #31
   178a8:	str	lr, [sp, #20]
   178ac:	asr	r1, ip, #1
   178b0:	ldr	lr, [sp, #24]
   178b4:	adds	r4, ip, r1
   178b8:	mvnvs	r4, #-2147483648	; 0x80000000
   178bc:	cmp	r3, r4
   178c0:	movge	r1, #0
   178c4:	andlt	r1, r8, #1
   178c8:	cmp	r1, #0
   178cc:	movne	r4, r3
   178d0:	smull	r0, r1, r4, lr
   178d4:	cmp	r1, r0, asr #31
   178d8:	bne	17988 <abort@plt+0x6aa4>
   178dc:	cmp	r0, #63	; 0x3f
   178e0:	mov	r5, r0
   178e4:	ble	17954 <abort@plt+0x6a70>
   178e8:	cmp	r6, #0
   178ec:	sub	r1, r4, ip
   178f0:	streq	r6, [r7]
   178f4:	cmp	r1, r2
   178f8:	bge	17928 <abort@plt+0x6a44>
   178fc:	adds	r4, ip, r2
   17900:	bvs	17984 <abort@plt+0x6aa0>
   17904:	cmp	r4, r3
   17908:	movle	r3, #0
   1790c:	andgt	r3, r8, #1
   17910:	cmp	r3, #0
   17914:	bne	17984 <abort@plt+0x6aa0>
   17918:	smull	r0, r1, r4, lr
   1791c:	cmp	r1, r0, asr #31
   17920:	mov	r5, r0
   17924:	bne	17984 <abort@plt+0x6aa0>
   17928:	mov	r1, r5
   1792c:	mov	r0, r6
   17930:	bl	17ec0 <abort@plt+0x6fdc>
   17934:	cmp	r0, #0
   17938:	beq	17968 <abort@plt+0x6a84>
   1793c:	ldr	r8, [sp, #16]
   17940:	str	r4, [r7]
   17944:	ldrd	r4, [sp]
   17948:	ldrd	r6, [sp, #8]
   1794c:	add	sp, sp, #20
   17950:	pop	{pc}		; (ldr pc, [sp], #4)
   17954:	mov	r0, #64	; 0x40
   17958:	sdiv	r4, r0, lr
   1795c:	mls	r5, lr, r4, r0
   17960:	sub	r5, r0, r5
   17964:	b	178e8 <abort@plt+0x6a04>
   17968:	adds	r5, r5, #0
   1796c:	movne	r5, #1
   17970:	cmp	r6, #0
   17974:	movne	r6, r5
   17978:	moveq	r6, #1
   1797c:	cmp	r6, #0
   17980:	beq	1793c <abort@plt+0x6a58>
   17984:	bl	17b54 <abort@plt+0x6c70>
   17988:	mvn	r0, #-2147483648	; 0x80000000
   1798c:	b	17958 <abort@plt+0x6a74>
   17990:	mov	r1, #1
   17994:	str	r4, [sp, #-8]!
   17998:	str	lr, [sp, #4]
   1799c:	bl	17e10 <abort@plt+0x6f2c>
   179a0:	cmp	r0, #0
   179a4:	beq	179b4 <abort@plt+0x6ad0>
   179a8:	ldr	r4, [sp]
   179ac:	add	sp, sp, #4
   179b0:	pop	{pc}		; (ldr pc, [sp], #4)
   179b4:	bl	17b54 <abort@plt+0x6c70>
   179b8:	mov	r1, #1
   179bc:	str	r4, [sp, #-8]!
   179c0:	str	lr, [sp, #4]
   179c4:	bl	17e10 <abort@plt+0x6f2c>
   179c8:	cmp	r0, #0
   179cc:	beq	179dc <abort@plt+0x6af8>
   179d0:	ldr	r4, [sp]
   179d4:	add	sp, sp, #4
   179d8:	pop	{pc}		; (ldr pc, [sp], #4)
   179dc:	bl	17b54 <abort@plt+0x6c70>
   179e0:	str	r4, [sp, #-8]!
   179e4:	str	lr, [sp, #4]
   179e8:	bl	17e10 <abort@plt+0x6f2c>
   179ec:	cmp	r0, #0
   179f0:	beq	17a00 <abort@plt+0x6b1c>
   179f4:	ldr	r4, [sp]
   179f8:	add	sp, sp, #4
   179fc:	pop	{pc}		; (ldr pc, [sp], #4)
   17a00:	bl	17b54 <abort@plt+0x6c70>
   17a04:	str	r4, [sp, #-8]!
   17a08:	str	lr, [sp, #4]
   17a0c:	bl	17e10 <abort@plt+0x6f2c>
   17a10:	cmp	r0, #0
   17a14:	beq	17a24 <abort@plt+0x6b40>
   17a18:	ldr	r4, [sp]
   17a1c:	add	sp, sp, #4
   17a20:	pop	{pc}		; (ldr pc, [sp], #4)
   17a24:	bl	17b54 <abort@plt+0x6c70>
   17a28:	strd	r4, [sp, #-16]!
   17a2c:	mov	r4, r1
   17a30:	str	r6, [sp, #8]
   17a34:	mov	r6, r0
   17a38:	mov	r0, r1
   17a3c:	str	lr, [sp, #12]
   17a40:	bl	17e84 <abort@plt+0x6fa0>
   17a44:	subs	r5, r0, #0
   17a48:	beq	17a6c <abort@plt+0x6b88>
   17a4c:	mov	r2, r4
   17a50:	mov	r1, r6
   17a54:	bl	10cd4 <memcpy@plt>
   17a58:	mov	r0, r5
   17a5c:	ldrd	r4, [sp]
   17a60:	ldr	r6, [sp, #8]
   17a64:	add	sp, sp, #12
   17a68:	pop	{pc}		; (ldr pc, [sp], #4)
   17a6c:	bl	17b54 <abort@plt+0x6c70>
   17a70:	strd	r4, [sp, #-16]!
   17a74:	mov	r4, r1
   17a78:	str	r6, [sp, #8]
   17a7c:	mov	r6, r0
   17a80:	mov	r0, r1
   17a84:	str	lr, [sp, #12]
   17a88:	bl	17e84 <abort@plt+0x6fa0>
   17a8c:	subs	r5, r0, #0
   17a90:	beq	17ab4 <abort@plt+0x6bd0>
   17a94:	mov	r2, r4
   17a98:	mov	r1, r6
   17a9c:	bl	10cd4 <memcpy@plt>
   17aa0:	mov	r0, r5
   17aa4:	ldrd	r4, [sp]
   17aa8:	ldr	r6, [sp, #8]
   17aac:	add	sp, sp, #12
   17ab0:	pop	{pc}		; (ldr pc, [sp], #4)
   17ab4:	bl	17b54 <abort@plt+0x6c70>
   17ab8:	strd	r4, [sp, #-16]!
   17abc:	mov	r4, r1
   17ac0:	str	r6, [sp, #8]
   17ac4:	mov	r6, r0
   17ac8:	add	r0, r1, #1
   17acc:	str	lr, [sp, #12]
   17ad0:	bl	17e84 <abort@plt+0x6fa0>
   17ad4:	subs	r5, r0, #0
   17ad8:	beq	17b04 <abort@plt+0x6c20>
   17adc:	mov	r3, #0
   17ae0:	mov	r1, r6
   17ae4:	mov	r2, r4
   17ae8:	strb	r3, [r5, r4]
   17aec:	bl	10cd4 <memcpy@plt>
   17af0:	mov	r0, r5
   17af4:	ldrd	r4, [sp]
   17af8:	ldr	r6, [sp, #8]
   17afc:	add	sp, sp, #12
   17b00:	pop	{pc}		; (ldr pc, [sp], #4)
   17b04:	bl	17b54 <abort@plt+0x6c70>
   17b08:	strd	r4, [sp, #-16]!
   17b0c:	str	r6, [sp, #8]
   17b10:	mov	r6, r0
   17b14:	str	lr, [sp, #12]
   17b18:	bl	10e0c <strlen@plt>
   17b1c:	add	r4, r0, #1
   17b20:	mov	r0, r4
   17b24:	bl	17e84 <abort@plt+0x6fa0>
   17b28:	subs	r5, r0, #0
   17b2c:	beq	17b50 <abort@plt+0x6c6c>
   17b30:	mov	r2, r4
   17b34:	mov	r1, r6
   17b38:	bl	10cd4 <memcpy@plt>
   17b3c:	mov	r0, r5
   17b40:	ldrd	r4, [sp]
   17b44:	ldr	r6, [sp, #8]
   17b48:	add	sp, sp, #12
   17b4c:	pop	{pc}		; (ldr pc, [sp], #4)
   17b50:	bl	17b54 <abort@plt+0x6c70>
   17b54:	movw	r3, #41204	; 0xa0f4
   17b58:	movt	r3, #2
   17b5c:	str	r4, [sp, #-8]!
   17b60:	ldr	r4, [r3]
   17b64:	mov	r2, #5
   17b68:	movw	r1, #37712	; 0x9350
   17b6c:	movt	r1, #1
   17b70:	mov	r0, #0
   17b74:	str	lr, [sp, #4]
   17b78:	bl	10d1c <dcgettext@plt>
   17b7c:	mov	r3, r0
   17b80:	movw	r2, #36444	; 0x8e5c
   17b84:	movt	r2, #1
   17b88:	mov	r1, #0
   17b8c:	mov	r0, r4
   17b90:	bl	10d88 <error@plt>
   17b94:	bl	10ee4 <abort@plt>
   17b98:	push	{r0, r1, r2, r3}
   17b9c:	mov	r1, #1
   17ba0:	strd	r4, [sp, #-20]!	; 0xffffffec
   17ba4:	movw	r4, #41284	; 0xa144
   17ba8:	movt	r4, #2
   17bac:	ldr	r0, [r4]
   17bb0:	strd	r6, [sp, #8]
   17bb4:	str	lr, [sp, #16]
   17bb8:	sub	sp, sp, #12
   17bbc:	add	ip, sp, #36	; 0x24
   17bc0:	ldr	r2, [sp, #32]
   17bc4:	mov	r3, ip
   17bc8:	str	ip, [sp, #4]
   17bcc:	bl	10dc4 <__vfprintf_chk@plt>
   17bd0:	subs	r5, r0, #0
   17bd4:	blt	17bf8 <abort@plt+0x6d14>
   17bd8:	mov	r0, r5
   17bdc:	add	sp, sp, #12
   17be0:	ldrd	r4, [sp]
   17be4:	ldrd	r6, [sp, #8]
   17be8:	ldr	lr, [sp, #16]
   17bec:	add	sp, sp, #20
   17bf0:	add	sp, sp, #16
   17bf4:	bx	lr
   17bf8:	ldr	r0, [r4]
   17bfc:	bl	10cbc <ferror@plt>
   17c00:	subs	r4, r0, #0
   17c04:	bne	17bd8 <abort@plt+0x6cf4>
   17c08:	movw	r3, #41204	; 0xa0f4
   17c0c:	movt	r3, #2
   17c10:	ldr	r6, [r3]
   17c14:	bl	10e24 <__errno_location@plt>
   17c18:	ldr	r7, [r0]
   17c1c:	mov	r2, #5
   17c20:	mov	r0, r4
   17c24:	movw	r1, #37732	; 0x9364
   17c28:	movt	r1, #1
   17c2c:	bl	10d1c <dcgettext@plt>
   17c30:	mov	r2, r0
   17c34:	mov	r0, r6
   17c38:	mov	r1, r7
   17c3c:	bl	10d88 <error@plt>
   17c40:	b	17bd8 <abort@plt+0x6cf4>
   17c44:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17c48:	movw	r4, #41284	; 0xa144
   17c4c:	movt	r4, #2
   17c50:	mov	r3, r1
   17c54:	mov	r2, r0
   17c58:	ldr	r0, [r4]
   17c5c:	mov	r1, #1
   17c60:	strd	r6, [sp, #8]
   17c64:	str	r8, [sp, #16]
   17c68:	str	lr, [sp, #20]
   17c6c:	bl	10dc4 <__vfprintf_chk@plt>
   17c70:	subs	r5, r0, #0
   17c74:	blt	17c90 <abort@plt+0x6dac>
   17c78:	mov	r0, r5
   17c7c:	ldrd	r4, [sp]
   17c80:	ldrd	r6, [sp, #8]
   17c84:	ldr	r8, [sp, #16]
   17c88:	add	sp, sp, #20
   17c8c:	pop	{pc}		; (ldr pc, [sp], #4)
   17c90:	ldr	r0, [r4]
   17c94:	bl	10cbc <ferror@plt>
   17c98:	subs	r4, r0, #0
   17c9c:	bne	17c78 <abort@plt+0x6d94>
   17ca0:	movw	r3, #41204	; 0xa0f4
   17ca4:	movt	r3, #2
   17ca8:	ldr	r6, [r3]
   17cac:	bl	10e24 <__errno_location@plt>
   17cb0:	ldr	r7, [r0]
   17cb4:	mov	r2, #5
   17cb8:	mov	r0, r4
   17cbc:	movw	r1, #37732	; 0x9364
   17cc0:	movt	r1, #1
   17cc4:	bl	10d1c <dcgettext@plt>
   17cc8:	mov	r2, r0
   17ccc:	mov	r0, r6
   17cd0:	mov	r1, r7
   17cd4:	bl	10d88 <error@plt>
   17cd8:	b	17c78 <abort@plt+0x6d94>
   17cdc:	push	{r1, r2, r3}
   17ce0:	mov	r1, #1
   17ce4:	strd	r4, [sp, #-20]!	; 0xffffffec
   17ce8:	mov	r5, r0
   17cec:	strd	r6, [sp, #8]
   17cf0:	str	lr, [sp, #16]
   17cf4:	sub	sp, sp, #8
   17cf8:	add	ip, sp, #32
   17cfc:	ldr	r2, [sp, #28]
   17d00:	mov	r3, ip
   17d04:	str	ip, [sp, #4]
   17d08:	bl	10dc4 <__vfprintf_chk@plt>
   17d0c:	subs	r4, r0, #0
   17d10:	blt	17d34 <abort@plt+0x6e50>
   17d14:	mov	r0, r4
   17d18:	add	sp, sp, #8
   17d1c:	ldrd	r4, [sp]
   17d20:	ldrd	r6, [sp, #8]
   17d24:	ldr	lr, [sp, #16]
   17d28:	add	sp, sp, #20
   17d2c:	add	sp, sp, #12
   17d30:	bx	lr
   17d34:	mov	r0, r5
   17d38:	bl	10cbc <ferror@plt>
   17d3c:	subs	r5, r0, #0
   17d40:	bne	17d14 <abort@plt+0x6e30>
   17d44:	movw	r3, #41204	; 0xa0f4
   17d48:	movt	r3, #2
   17d4c:	ldr	r6, [r3]
   17d50:	bl	10e24 <__errno_location@plt>
   17d54:	ldr	r7, [r0]
   17d58:	mov	r2, #5
   17d5c:	mov	r0, r5
   17d60:	movw	r1, #37732	; 0x9364
   17d64:	movt	r1, #1
   17d68:	bl	10d1c <dcgettext@plt>
   17d6c:	mov	r2, r0
   17d70:	mov	r0, r6
   17d74:	mov	r1, r7
   17d78:	bl	10d88 <error@plt>
   17d7c:	b	17d14 <abort@plt+0x6e30>
   17d80:	mov	r3, r2
   17d84:	mov	r2, r1
   17d88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17d8c:	mov	r1, #1
   17d90:	mov	r5, r0
   17d94:	strd	r6, [sp, #8]
   17d98:	str	r8, [sp, #16]
   17d9c:	str	lr, [sp, #20]
   17da0:	bl	10dc4 <__vfprintf_chk@plt>
   17da4:	subs	r4, r0, #0
   17da8:	blt	17dc4 <abort@plt+0x6ee0>
   17dac:	mov	r0, r4
   17db0:	ldrd	r4, [sp]
   17db4:	ldrd	r6, [sp, #8]
   17db8:	ldr	r8, [sp, #16]
   17dbc:	add	sp, sp, #20
   17dc0:	pop	{pc}		; (ldr pc, [sp], #4)
   17dc4:	mov	r0, r5
   17dc8:	bl	10cbc <ferror@plt>
   17dcc:	subs	r5, r0, #0
   17dd0:	bne	17dac <abort@plt+0x6ec8>
   17dd4:	movw	r3, #41204	; 0xa0f4
   17dd8:	movt	r3, #2
   17ddc:	ldr	r6, [r3]
   17de0:	bl	10e24 <__errno_location@plt>
   17de4:	ldr	r7, [r0]
   17de8:	mov	r2, #5
   17dec:	mov	r0, r5
   17df0:	movw	r1, #37732	; 0x9364
   17df4:	movt	r1, #1
   17df8:	bl	10d1c <dcgettext@plt>
   17dfc:	mov	r2, r0
   17e00:	mov	r0, r6
   17e04:	mov	r1, r7
   17e08:	bl	10d88 <error@plt>
   17e0c:	b	17dac <abort@plt+0x6ec8>
   17e10:	cmp	r1, #0
   17e14:	cmpne	r0, #0
   17e18:	beq	17e64 <abort@plt+0x6f80>
   17e1c:	strd	r4, [sp, #-16]!
   17e20:	umull	r4, r5, r0, r1
   17e24:	str	r6, [sp, #8]
   17e28:	str	lr, [sp, #12]
   17e2c:	adds	r3, r5, #0
   17e30:	movne	r3, #1
   17e34:	cmp	r4, #0
   17e38:	blt	17e44 <abort@plt+0x6f60>
   17e3c:	cmp	r3, #0
   17e40:	beq	17e70 <abort@plt+0x6f8c>
   17e44:	bl	10e24 <__errno_location@plt>
   17e48:	mov	r3, #12
   17e4c:	ldrd	r4, [sp]
   17e50:	ldr	r6, [sp, #8]
   17e54:	add	sp, sp, #12
   17e58:	str	r3, [r0]
   17e5c:	mov	r0, #0
   17e60:	pop	{pc}		; (ldr pc, [sp], #4)
   17e64:	mov	r1, #1
   17e68:	mov	r0, r1
   17e6c:	b	10c68 <calloc@plt>
   17e70:	ldrd	r4, [sp]
   17e74:	ldr	r6, [sp, #8]
   17e78:	ldr	lr, [sp, #12]
   17e7c:	add	sp, sp, #16
   17e80:	b	10c68 <calloc@plt>
   17e84:	cmp	r0, #0
   17e88:	beq	17e94 <abort@plt+0x6fb0>
   17e8c:	blt	17e9c <abort@plt+0x6fb8>
   17e90:	b	10da0 <malloc@plt>
   17e94:	mov	r0, #1
   17e98:	b	10da0 <malloc@plt>
   17e9c:	str	r4, [sp, #-8]!
   17ea0:	str	lr, [sp, #4]
   17ea4:	bl	10e24 <__errno_location@plt>
   17ea8:	mov	r3, #12
   17eac:	ldr	r4, [sp]
   17eb0:	add	sp, sp, #4
   17eb4:	str	r3, [r0]
   17eb8:	mov	r0, #0
   17ebc:	pop	{pc}		; (ldr pc, [sp], #4)
   17ec0:	cmp	r0, #0
   17ec4:	beq	17eec <abort@plt+0x7008>
   17ec8:	cmp	r1, #0
   17ecc:	str	r4, [sp, #-8]!
   17ed0:	str	lr, [sp, #4]
   17ed4:	beq	17ef4 <abort@plt+0x7010>
   17ed8:	blt	17f08 <abort@plt+0x7024>
   17edc:	ldr	r4, [sp]
   17ee0:	ldr	lr, [sp, #4]
   17ee4:	add	sp, sp, #8
   17ee8:	b	10d28 <realloc@plt>
   17eec:	mov	r0, r1
   17ef0:	b	17e84 <abort@plt+0x6fa0>
   17ef4:	bl	12cc0 <abort@plt+0x1ddc>
   17ef8:	ldr	r4, [sp]
   17efc:	add	sp, sp, #4
   17f00:	mov	r0, #0
   17f04:	pop	{pc}		; (ldr pc, [sp], #4)
   17f08:	bl	10e24 <__errno_location@plt>
   17f0c:	mov	r3, #12
   17f10:	str	r3, [r0]
   17f14:	b	17ef8 <abort@plt+0x7014>
   17f18:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17f1c:	movw	r4, #41628	; 0xa29c
   17f20:	movt	r4, #2
   17f24:	ldr	r2, [r4]
   17f28:	mov	r5, r1
   17f2c:	strd	r6, [sp, #8]
   17f30:	mov	r6, r0
   17f34:	str	r8, [sp, #16]
   17f38:	str	lr, [sp, #20]
   17f3c:	vpush	{d8}
   17f40:	cmp	r2, #0
   17f44:	beq	17fbc <abort@plt+0x70d8>
   17f48:	ldr	r0, [r4]
   17f4c:	cmp	r0, #0
   17f50:	beq	17f94 <abort@plt+0x70b0>
   17f54:	bl	10c80 <uselocale@plt>
   17f58:	subs	r7, r0, #0
   17f5c:	beq	17f94 <abort@plt+0x70b0>
   17f60:	mov	r1, r5
   17f64:	mov	r0, r6
   17f68:	bl	10cf8 <strtold@plt>
   17f6c:	vmov.f64	d8, d0
   17f70:	bl	10e24 <__errno_location@plt>
   17f74:	mov	r4, r0
   17f78:	mov	r0, r7
   17f7c:	ldr	r5, [r4]
   17f80:	bl	10c80 <uselocale@plt>
   17f84:	cmp	r0, #0
   17f88:	strne	r5, [r4]
   17f8c:	bne	17fa0 <abort@plt+0x70bc>
   17f90:	bl	10ee4 <abort@plt>
   17f94:	vldr	d8, [pc, #60]	; 17fd8 <abort@plt+0x70f4>
   17f98:	cmp	r5, #0
   17f9c:	strne	r6, [r5]
   17fa0:	vmov.f64	d0, d8
   17fa4:	vpop	{d8}
   17fa8:	ldrd	r4, [sp]
   17fac:	ldrd	r6, [sp, #8]
   17fb0:	ldr	r8, [sp, #16]
   17fb4:	add	sp, sp, #20
   17fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   17fbc:	movw	r1, #37764	; 0x9384
   17fc0:	movt	r1, #1
   17fc4:	movw	r0, #8127	; 0x1fbf
   17fc8:	bl	10eb4 <newlocale@plt>
   17fcc:	str	r0, [r4]
   17fd0:	b	17f48 <abort@plt+0x7064>
   17fd4:	nop	{0}
	...
   17fe0:	strd	r4, [sp, #-16]!
   17fe4:	mov	r4, r0
   17fe8:	str	r6, [sp, #8]
   17fec:	str	lr, [sp, #12]
   17ff0:	bl	10d70 <__fpending@plt>
   17ff4:	ldr	r5, [r4]
   17ff8:	mov	r6, r0
   17ffc:	mov	r0, r4
   18000:	bl	18068 <abort@plt+0x7184>
   18004:	mov	r4, r0
   18008:	and	r5, r5, #32
   1800c:	cmp	r5, #0
   18010:	bne	18048 <abort@plt+0x7164>
   18014:	cmp	r0, #0
   18018:	beq	18034 <abort@plt+0x7150>
   1801c:	cmp	r6, #0
   18020:	bne	18060 <abort@plt+0x717c>
   18024:	bl	10e24 <__errno_location@plt>
   18028:	ldr	r4, [r0]
   1802c:	subs	r4, r4, #9
   18030:	mvnne	r4, #0
   18034:	mov	r0, r4
   18038:	ldrd	r4, [sp]
   1803c:	ldr	r6, [sp, #8]
   18040:	add	sp, sp, #12
   18044:	pop	{pc}		; (ldr pc, [sp], #4)
   18048:	cmp	r0, #0
   1804c:	bne	18060 <abort@plt+0x717c>
   18050:	bl	10e24 <__errno_location@plt>
   18054:	str	r4, [r0]
   18058:	mvn	r4, #0
   1805c:	b	18034 <abort@plt+0x7150>
   18060:	mvn	r4, #0
   18064:	b	18034 <abort@plt+0x7150>
   18068:	strd	r4, [sp, #-12]!
   1806c:	mov	r4, r0
   18070:	str	lr, [sp, #8]
   18074:	sub	sp, sp, #12
   18078:	bl	10e54 <fileno@plt>
   1807c:	cmp	r0, #0
   18080:	mov	r0, r4
   18084:	blt	18108 <abort@plt+0x7224>
   18088:	bl	10dd0 <__freading@plt>
   1808c:	cmp	r0, #0
   18090:	bne	180d4 <abort@plt+0x71f0>
   18094:	mov	r0, r4
   18098:	bl	1811c <abort@plt+0x7238>
   1809c:	cmp	r0, #0
   180a0:	beq	18104 <abort@plt+0x7220>
   180a4:	bl	10e24 <__errno_location@plt>
   180a8:	mov	r5, r0
   180ac:	mov	r0, r4
   180b0:	ldr	r4, [r5]
   180b4:	bl	10e6c <fclose@plt>
   180b8:	cmp	r4, #0
   180bc:	mvnne	r0, #0
   180c0:	strne	r4, [r5]
   180c4:	add	sp, sp, #12
   180c8:	ldrd	r4, [sp]
   180cc:	add	sp, sp, #8
   180d0:	pop	{pc}		; (ldr pc, [sp], #4)
   180d4:	mov	r0, r4
   180d8:	bl	10e54 <fileno@plt>
   180dc:	mov	r1, #1
   180e0:	mov	r2, #0
   180e4:	mov	r3, #0
   180e8:	str	r1, [sp]
   180ec:	bl	10d58 <lseek64@plt>
   180f0:	mvn	r3, #0
   180f4:	mvn	r2, #0
   180f8:	cmp	r1, r3
   180fc:	cmpeq	r0, r2
   18100:	bne	18094 <abort@plt+0x71b0>
   18104:	mov	r0, r4
   18108:	add	sp, sp, #12
   1810c:	ldrd	r4, [sp]
   18110:	ldr	lr, [sp, #8]
   18114:	add	sp, sp, #12
   18118:	b	10e6c <fclose@plt>
   1811c:	str	r4, [sp, #-8]!
   18120:	subs	r4, r0, #0
   18124:	str	lr, [sp, #4]
   18128:	sub	sp, sp, #8
   1812c:	beq	18148 <abort@plt+0x7264>
   18130:	bl	10dd0 <__freading@plt>
   18134:	cmp	r0, #0
   18138:	beq	18148 <abort@plt+0x7264>
   1813c:	ldr	r3, [r4]
   18140:	tst	r3, #256	; 0x100
   18144:	bne	18160 <abort@plt+0x727c>
   18148:	mov	r0, r4
   1814c:	add	sp, sp, #8
   18150:	ldr	r4, [sp]
   18154:	ldr	lr, [sp, #4]
   18158:	add	sp, sp, #8
   1815c:	b	10ca4 <fflush@plt>
   18160:	mov	r1, #1
   18164:	mov	r2, #0
   18168:	mov	r3, #0
   1816c:	mov	r0, r4
   18170:	str	r1, [sp]
   18174:	bl	1817c <abort@plt+0x7298>
   18178:	b	18148 <abort@plt+0x7264>
   1817c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18180:	mov	r4, r0
   18184:	ldr	ip, [r0, #4]
   18188:	strd	r6, [sp, #8]
   1818c:	str	lr, [sp, #20]
   18190:	ldr	lr, [r0, #8]
   18194:	str	r8, [sp, #16]
   18198:	sub	sp, sp, #8
   1819c:	ldr	r5, [sp, #32]
   181a0:	cmp	lr, ip
   181a4:	beq	181cc <abort@plt+0x72e8>
   181a8:	mov	r0, r4
   181ac:	str	r5, [sp, #32]
   181b0:	add	sp, sp, #8
   181b4:	ldrd	r4, [sp]
   181b8:	ldrd	r6, [sp, #8]
   181bc:	ldr	r8, [sp, #16]
   181c0:	ldr	lr, [sp, #20]
   181c4:	add	sp, sp, #24
   181c8:	b	10e78 <fseeko64@plt>
   181cc:	ldr	ip, [r0, #16]
   181d0:	ldr	lr, [r0, #20]
   181d4:	cmp	lr, ip
   181d8:	bne	181a8 <abort@plt+0x72c4>
   181dc:	ldr	r8, [r0, #36]	; 0x24
   181e0:	cmp	r8, #0
   181e4:	bne	181a8 <abort@plt+0x72c4>
   181e8:	mov	r6, r2
   181ec:	mov	r7, r3
   181f0:	bl	10e54 <fileno@plt>
   181f4:	mov	r2, r6
   181f8:	mov	r3, r7
   181fc:	str	r5, [sp]
   18200:	bl	10d58 <lseek64@plt>
   18204:	mvn	r3, #0
   18208:	mvn	r2, #0
   1820c:	cmp	r1, r3
   18210:	cmpeq	r0, r2
   18214:	beq	18244 <abort@plt+0x7360>
   18218:	ldr	r3, [r4]
   1821c:	strd	r0, [r4, #80]	; 0x50
   18220:	bic	r3, r3, #16
   18224:	str	r3, [r4]
   18228:	mov	r0, r8
   1822c:	add	sp, sp, #8
   18230:	ldrd	r4, [sp]
   18234:	ldrd	r6, [sp, #8]
   18238:	ldr	r8, [sp, #16]
   1823c:	add	sp, sp, #20
   18240:	pop	{pc}		; (ldr pc, [sp], #4)
   18244:	mvn	r8, #0
   18248:	b	18228 <abort@plt+0x7344>
   1824c:	mov	r0, #14
   18250:	str	r4, [sp, #-8]!
   18254:	str	lr, [sp, #4]
   18258:	bl	10ea8 <nl_langinfo@plt>
   1825c:	cmp	r0, #0
   18260:	beq	18284 <abort@plt+0x73a0>
   18264:	ldrb	r2, [r0]
   18268:	movw	r3, #36856	; 0x8ff8
   1826c:	movt	r3, #1
   18270:	ldr	r4, [sp]
   18274:	add	sp, sp, #4
   18278:	cmp	r2, #0
   1827c:	moveq	r0, r3
   18280:	pop	{pc}		; (ldr pc, [sp], #4)
   18284:	ldr	r4, [sp]
   18288:	add	sp, sp, #4
   1828c:	movw	r0, #36856	; 0x8ff8
   18290:	movt	r0, #1
   18294:	pop	{pc}		; (ldr pc, [sp], #4)
   18298:	strd	r4, [sp, #-20]!	; 0xffffffec
   1829c:	mov	r5, r2
   182a0:	strd	r6, [sp, #8]
   182a4:	subs	r6, r0, #0
   182a8:	mov	r7, r1
   182ac:	str	lr, [sp, #16]
   182b0:	sub	sp, sp, #12
   182b4:	addeq	r6, sp, #4
   182b8:	mov	r0, r6
   182bc:	bl	10d7c <mbrtowc@plt>
   182c0:	cmp	r5, #0
   182c4:	cmnne	r0, #3
   182c8:	mov	r4, r0
   182cc:	bhi	182e8 <abort@plt+0x7404>
   182d0:	mov	r0, r4
   182d4:	add	sp, sp, #12
   182d8:	ldrd	r4, [sp]
   182dc:	ldrd	r6, [sp, #8]
   182e0:	add	sp, sp, #16
   182e4:	pop	{pc}		; (ldr pc, [sp], #4)
   182e8:	mov	r0, #0
   182ec:	bl	18340 <abort@plt+0x745c>
   182f0:	cmp	r0, #0
   182f4:	bne	182d0 <abort@plt+0x73ec>
   182f8:	ldrb	r3, [r7]
   182fc:	mov	r4, #1
   18300:	str	r3, [r6]
   18304:	b	182d0 <abort@plt+0x73ec>
   18308:	umull	r2, r3, r1, r2
   1830c:	cmp	r3, #0
   18310:	bne	1831c <abort@plt+0x7438>
   18314:	mov	r1, r2
   18318:	b	17ec0 <abort@plt+0x6fdc>
   1831c:	str	r4, [sp, #-8]!
   18320:	str	lr, [sp, #4]
   18324:	bl	10e24 <__errno_location@plt>
   18328:	mov	r3, #12
   1832c:	ldr	r4, [sp]
   18330:	add	sp, sp, #4
   18334:	str	r3, [r0]
   18338:	mov	r0, #0
   1833c:	pop	{pc}		; (ldr pc, [sp], #4)
   18340:	push	{lr}		; (str lr, [sp, #-4]!)
   18344:	sub	sp, sp, #268	; 0x10c
   18348:	movw	r2, #257	; 0x101
   1834c:	add	r1, sp, #4
   18350:	bl	18398 <abort@plt+0x74b4>
   18354:	cmp	r0, #0
   18358:	movne	r0, #0
   1835c:	bne	18390 <abort@plt+0x74ac>
   18360:	movw	r1, #37764	; 0x9384
   18364:	movt	r1, #1
   18368:	add	r0, sp, #4
   1836c:	bl	10c98 <strcmp@plt>
   18370:	cmp	r0, #0
   18374:	beq	18390 <abort@plt+0x74ac>
   18378:	add	r0, sp, #4
   1837c:	movw	r1, #37768	; 0x9388
   18380:	movt	r1, #1
   18384:	bl	10c98 <strcmp@plt>
   18388:	adds	r0, r0, #0
   1838c:	movne	r0, #1
   18390:	add	sp, sp, #268	; 0x10c
   18394:	pop	{pc}		; (ldr pc, [sp], #4)
   18398:	strd	r4, [sp, #-16]!
   1839c:	mov	r5, r1
   183a0:	mov	r1, #0
   183a4:	mov	r4, r2
   183a8:	str	r6, [sp, #8]
   183ac:	str	lr, [sp, #12]
   183b0:	bl	10e90 <setlocale@plt>
   183b4:	subs	r6, r0, #0
   183b8:	beq	18438 <abort@plt+0x7554>
   183bc:	bl	10e0c <strlen@plt>
   183c0:	cmp	r4, r0
   183c4:	bhi	183e4 <abort@plt+0x7500>
   183c8:	cmp	r4, #0
   183cc:	moveq	r0, #34	; 0x22
   183d0:	bne	18408 <abort@plt+0x7524>
   183d4:	ldrd	r4, [sp]
   183d8:	ldr	r6, [sp, #8]
   183dc:	add	sp, sp, #12
   183e0:	pop	{pc}		; (ldr pc, [sp], #4)
   183e4:	add	r2, r0, #1
   183e8:	mov	r1, r6
   183ec:	mov	r0, r5
   183f0:	bl	10cd4 <memcpy@plt>
   183f4:	ldrd	r4, [sp]
   183f8:	mov	r0, #0
   183fc:	ldr	r6, [sp, #8]
   18400:	add	sp, sp, #12
   18404:	pop	{pc}		; (ldr pc, [sp], #4)
   18408:	sub	r4, r4, #1
   1840c:	mov	r1, r6
   18410:	mov	r2, r4
   18414:	mov	r0, r5
   18418:	bl	10cd4 <memcpy@plt>
   1841c:	mov	r3, #0
   18420:	mov	r0, #34	; 0x22
   18424:	strb	r3, [r5, r4]
   18428:	ldrd	r4, [sp]
   1842c:	ldr	r6, [sp, #8]
   18430:	add	sp, sp, #12
   18434:	pop	{pc}		; (ldr pc, [sp], #4)
   18438:	cmp	r4, #0
   1843c:	mov	r0, #22
   18440:	strbne	r6, [r5]
   18444:	ldrd	r4, [sp]
   18448:	ldr	r6, [sp, #8]
   1844c:	add	sp, sp, #12
   18450:	pop	{pc}		; (ldr pc, [sp], #4)
   18454:	mov	r1, #0
   18458:	b	10e90 <setlocale@plt>
   1845c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18460:	mov	r7, r0
   18464:	ldr	r6, [pc, #72]	; 184b4 <abort@plt+0x75d0>
   18468:	ldr	r5, [pc, #72]	; 184b8 <abort@plt+0x75d4>
   1846c:	add	r6, pc, r6
   18470:	add	r5, pc, r5
   18474:	sub	r6, r6, r5
   18478:	mov	r8, r1
   1847c:	mov	r9, r2
   18480:	bl	10c48 <calloc@plt-0x20>
   18484:	asrs	r6, r6, #2
   18488:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1848c:	mov	r4, #0
   18490:	add	r4, r4, #1
   18494:	ldr	r3, [r5], #4
   18498:	mov	r2, r9
   1849c:	mov	r1, r8
   184a0:	mov	r0, r7
   184a4:	blx	r3
   184a8:	cmp	r6, r4
   184ac:	bne	18490 <abort@plt+0x75ac>
   184b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   184b4:	andeq	r1, r1, r0, lsr #21
   184b8:	muleq	r1, r8, sl
   184bc:	bx	lr
   184c0:	ldr	r3, [pc, #12]	; 184d4 <abort@plt+0x75f0>
   184c4:	mov	r1, #0
   184c8:	add	r3, pc, r3
   184cc:	ldr	r2, [r3]
   184d0:	b	10e30 <__cxa_atexit@plt>
   184d4:	andeq	r1, r1, ip, lsl ip

Disassembly of section .fini:

000184d8 <.fini>:
   184d8:	push	{r3, lr}
   184dc:	pop	{r3, pc}
