// Seed: 3051254916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_7;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output tri  id_4,
    input  wire id_5,
    input  tri  id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
