# 1 "arch/arm/boot/dts/imx6sl-warp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6sl-warp.dts"
# 48 "arch/arm/boot/dts/imx6sl-warp.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 51 "arch/arm/boot/dts/imx6sl-warp.dts" 2
# 1 "arch/arm/boot/dts/imx6sl.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 6 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "arch/arm/boot/dts/imx6sl-pinfunc.h" 1
# 7 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx6sl-clock.h" 1
# 8 "arch/arm/boot/dts/imx6sl.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;





 chosen {};

 aliases {
  ethernet0 = &fec;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0x0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1275000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    996000 1225000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 95>,
     <&clks 20>,
     <&clks 29>,
     <&clks 30>,
     <&clks 3>,
     <&clks 147>,
     <&clks 154>,
     <&clks 140>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys", "pll1", "pll1_bypass",
          "pll1_bypass_src";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
  };
 };

 clocks {
  ckil {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  osc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupt-parent = <&gpc>;
  interrupts = <0 94 4>;
 };

 usbphynop1: usbphynop1 {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 4>, <&clks 20>,
     <&clks 25>, <&clks 95>,
     <&clks 5>, <&clks 58>,
     <&clks 34>, <&clks 61>,
     <&clks 36>, <&clks 2>,
     <&clks 3>, <&clks 59>,
     <&clks 93>, <&clks 60>,
     <&clks 30>, <&clks 33>,
     <&clks 35>, <&clks 62>,
     <&clks 29>, <&clks 141>, <&clks 155>,
     <&clks 148>, <&clks 147>, <&clks 154>,
     <&clks 140>;
   clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
    "periph_pre", "periph_clk2", "periph_clk2_sel", "osc", "pll1_sys", "periph2", "ahb",
    "ocram", "pll1_sw", "periph2_pre", "periph2_clk2_sel", "periph2_clk2", "step", "pll2_bypass_src",
    "pll2_bypass", "pll2", "pll1", "pll1_bypass", "pll1_bypass_src";
   fsl,max_ddr_freq = <400000000>;
  };

  ocrams: sram@900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x900000 0x4000>;
   clocks = <&clks 116>;
  };

  ocrams_ddr: sram@904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x904000 0x1000>;
   clocks = <&clks 116>;
  };

  ocram: sram@905000 {
   compatible = "mmio-sram";
   reg = <0x905000 0x1B000>;
   clocks = <&clks 116>;
  };

  ocram_optee: sram@918000 {
   compatible = "fsl,optee-lpm-sram";
   reg = <0x918000 0x8000>;
   overw_reg = <&ocram 0x905000 0x13000>;
  };

  intc: interrupt-controller@a01000 {
   compatible = "arm,cortex-a9-gic";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x00a01000 0x1000>,
         <0x00a00100 0x100>;
   interrupt-parent = <&intc>;
  };

  L2: cache-controller@a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  aips1: bus@2000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba: spba-bus@2000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@2004000 {
     compatible = "fsl,imx6sl-spdif",
      "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
      <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 164>, <&clks 2>,
       <&clks 122>, <&clks 0>,
       <&clks 0>, <&clks 0>,
       <&clks 63>, <&clks 0>,
       <&clks 0>, <&clks 134>;
     clock-names = "core", "rxtx0",
      "rxtx1", "rxtx2",
      "rxtx3", "rxtx4",
      "rxtx5", "rxtx6",
      "rxtx7", "spba";
     status = "disabled";
    };

    ecspi1: spi@2008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 96>,
       <&clks 96>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi2: spi@200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 97>,
       <&clks 97>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi3: spi@2010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 98>,
       <&clks 98>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi4: spi@2014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 99>,
       <&clks 99>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart5: serial@2018000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02018000 0x4000>;
     interrupts = <0 30 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@2020000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@2024000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02024000 0x4000>;
     interrupts = <0 27 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi1: ssi@2028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sl-ssi",
       "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 161>,
       <&clks 123>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>,
            <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi2: ssi@202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sl-ssi",
       "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 162>,
       <&clks 124>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>,
            <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi3: ssi@2030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sl-ssi",
       "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 163>,
       <&clks 125>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>,
            <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    uart3: serial@2034000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02034000 0x4000>;
     interrupts = <0 28 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart4: serial@2038000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02038000 0x4000>;
     interrupts = <0 29 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };

   pwm1: pwm@2080000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 76>,
      <&clks 117>;
    clock-names = "ipg", "per";
   };

   pwm2: pwm@2084000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 76>,
      <&clks 118>;
    clock-names = "ipg", "per";
   };

   pwm3: pwm@2088000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 76>,
      <&clks 119>;
    clock-names = "ipg", "per";
   };

   pwm4: pwm@208c000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 76>,
      <&clks 120>;
    clock-names = "ipg", "per";
   };

   gpt: timer@2098000 {
    compatible = "fsl,imx6sl-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 103>,
      <&clks 104>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@209c000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 22 1>, <&iomuxc 1 20 2>,
           <&iomuxc 3 23 1>, <&iomuxc 4 25 1>,
           <&iomuxc 5 24 1>, <&iomuxc 6 19 1>,
           <&iomuxc 7 36 2>, <&iomuxc 9 44 8>,
           <&iomuxc 17 38 6>, <&iomuxc 23 68 4>,
           <&iomuxc 27 64 4>, <&iomuxc 31 52 1>;
   };

   gpio2: gpio@20a0000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 53 3>, <&iomuxc 3 72 2>,
           <&iomuxc 5 34 2>, <&iomuxc 7 57 4>,
           <&iomuxc 11 56 1>, <&iomuxc 12 61 3>,
           <&iomuxc 15 107 1>, <&iomuxc 16 132 2>,
           <&iomuxc 18 135 1>, <&iomuxc 19 134 1>,
           <&iomuxc 20 108 2>, <&iomuxc 22 120 1>,
           <&iomuxc 23 125 7>, <&iomuxc 30 110 2>;
   };

   gpio3: gpio@20a4000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 112 8>, <&iomuxc 8 121 4>,
           <&iomuxc 12 97 4>, <&iomuxc 16 166 3>,
           <&iomuxc 19 85 2>, <&iomuxc 21 137 2>,
           <&iomuxc 23 136 1>, <&iomuxc 24 91 1>,
           <&iomuxc 25 99 1>, <&iomuxc 26 92 1>,
           <&iomuxc 27 100 1>, <&iomuxc 28 93 1>,
           <&iomuxc 29 101 1>, <&iomuxc 30 94 1>,
           <&iomuxc 31 102 1>;
   };

   gpio4: gpio@20a8000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 95 1>, <&iomuxc 1 103 1>,
           <&iomuxc 2 96 1>, <&iomuxc 3 104 1>,
           <&iomuxc 4 97 1>, <&iomuxc 5 105 1>,
           <&iomuxc 6 98 1>, <&iomuxc 7 106 1>,
           <&iomuxc 8 28 1>, <&iomuxc 9 27 1>,
           <&iomuxc 10 26 1>, <&iomuxc 11 29 1>,
           <&iomuxc 12 32 1>, <&iomuxc 13 31 1>,
           <&iomuxc 14 30 1>, <&iomuxc 15 33 1>,
           <&iomuxc 16 84 1>, <&iomuxc 17 79 2>,
           <&iomuxc 19 78 1>, <&iomuxc 20 76 1>,
           <&iomuxc 21 81 2>, <&iomuxc 23 75 1>,
           <&iomuxc 24 83 1>, <&iomuxc 25 74 1>,
           <&iomuxc 26 77 1>, <&iomuxc 27 159 1>,
           <&iomuxc 28 154 1>, <&iomuxc 29 157 1>,
           <&iomuxc 30 152 1>, <&iomuxc 31 156 1>;
   };

   gpio5: gpio@20ac000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 158 1>, <&iomuxc 1 151 1>,
           <&iomuxc 2 155 1>, <&iomuxc 3 153 1>,
           <&iomuxc 4 150 1>, <&iomuxc 5 149 1>,
           <&iomuxc 6 144 1>, <&iomuxc 7 147 1>,
           <&iomuxc 8 142 1>, <&iomuxc 9 146 1>,
           <&iomuxc 10 148 1>, <&iomuxc 11 141 1>,
           <&iomuxc 12 145 1>, <&iomuxc 13 143 1>,
           <&iomuxc 14 140 1>, <&iomuxc 15 139 1>,
           <&iomuxc 16 164 2>, <&iomuxc 18 160 1>,
           <&iomuxc 19 162 1>, <&iomuxc 20 163 1>,
           <&iomuxc 21 161 1>;
   };

   kpp: keypad@20b8000 {
    compatible = "fsl,imx6sl-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 63>;
    status = "disabled";
   };

   wdog1: watchdog@20bc000 {
    compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 63>;
   };

   wdog2: watchdog@20c0000 {
    compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 63>;
    status = "disabled";
   };

   clks: clock-controller@20c4000 {
    compatible = "fsl,imx6sl-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
   };

   anatop: anatop@20c8000 {
    compatible = "fsl,imx6sl-anatop",
          "fsl,imx6q-anatop",
          "syscon", "simple-mfd";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    reg_vdd1p1: regulator-1p1 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    reg_vdd3p0: regulator-3p0 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <3150000>;
     regulator-always-on;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    reg_vdd2p5: regulator-2p5 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2250000>;
     regulator-max-microvolt = <2750000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2850000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    reg_pu: regulator-vddpu {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    reg_soc: regulator-vddsoc {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    tempmon: tempmon {
     compatible = "fsl,imx6q-tempmon";
     interrupts = <0 49 4>;
     interrupt-parent = <&gpc>;
     fsl,tempmon = <&anatop>;
     nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
     nvmem-cell-names = "calib", "temp_grade";
     clocks = <&clks 5>;
    };
   };

   usbphy1: usbphy@20c9000 {
    compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 10>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@20ca000 {
    compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 11>;
    fsl,anatop = <&anatop>;
   };

   snvs: snvs@20cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     value = <0x60>;
     mask = <0x60>;
     status = "disabled";
    };
   };

   epit1: epit@20d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@20d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: reset-controller@20d8000 {
    compatible = "fsl,imx6sl-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@20dc000 {
    compatible = "fsl,imx6sl-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    clocks = <&clks 63>;
    clock-names = "ipg";

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     power-domain@0 {
      reg = <0>;
      #power-domain-cells = <0>;
     };

     pd_pu: power-domain@1 {
      reg = <1>;
      #power-domain-cells = <0>;
      power-supply = <&reg_pu>;
      clocks = <&clks 105>,
               <&clks 80>;
     };

     pd_disp: power-domain@2 {
      reg = <2>;
      #power-domain-cells = <0>;
      clocks = <&clks 113>,
        <&clks 114>,
        <&clks 112>,
        <&clks 115>,
        <&clks 111>;
     };
    };
   };

   gpr: iomuxc-gpr@20e0000 {
    compatible = "fsl,imx6sl-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e0000 0x38>;
   };

   iomuxc: pinctrl@20e0000 {
    compatible = "fsl,imx6sl-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   csi: csi@20e4000 {
    compatible = "fsl,imx6sl-csi";
    reg = <0x20e4000 0x4000>;
    interrupts = <0 7 4>;
    clocks = <&clks 0>,
     <&clks 0>,
     <&clks 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   spdc: spdc@20e8000 {
    reg = <0x020e8000 0x4000>;
    interrupts = <0 6 4>;
   };

   sdma: sdma@20ec000 {
    compatible = "fsl,imx6sl-sdma", "fsl,imx6q-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 121>,
      <&clks 93>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;

    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };

   pxp: pxp@20f0000 {
    compatible = "fsl,imx6sl-pxp-dma", "fsl,imx6dl-pxp-dma";
    reg = <0x20f0000 0x4000>;
    interrupts = <0 98 4>;
    clocks = <&clks 111>, <&clks 0>;
    clock-names = "pxp-axi", "disp-axi";
    status = "disabled";
   };

   epdc: epdc@20f4000 {
    compatible = "fsl,imx6sl-epdc", "fsl,imx6dl-epdc";
    reg = <0x20f4000 0x4000>;
    interrupts = <0 97 4>;
    clocks = <&clks 112>, <&clks 115>;
    clock-names = "epdc_axi", "epdc_pix";
   };

   lcdif: lcdif@20f8000 {
    compatible = "fsl,imx6sl-lcdif", "fsl,imx28-lcdif";
    reg = <0x020f8000 0x4000>;
    interrupts = <0 39 4>;
    clocks = <&clks 114>,
      <&clks 113>,
      <&clks 0>;
    clock-names = "pix", "axi", "disp_axi";
    status = "disabled";
    power-domains = <&pd_disp>;
   };

   dcp: crypto@20fc000 {
    compatible = "fsl,imx6sl-dcp", "fsl,imx28-dcp";
    reg = <0x020fc000 0x4000>;
    interrupts = <0 99 4>,
          <0 100 4>,
          <0 101 4>;
   };
  };

  aips2: bus@2100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   usbotg1: usb@2184000 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbotg2: usb@2184200 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh: usb@2184400 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphynop1>;
    phy_type = "hsic";
    fsl,usbmisc = <&usbmisc 2>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@2184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sl-usbmisc", "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 128>;
   };

   fec: ethernet@2188000 {
    compatible = "fsl,imx6sl-fec", "fsl,imx25-fec";
    reg = <0x02188000 0x4000>;
    interrupts = <0 114 4>;
    clocks = <&clks 135>,
      <&clks 17>;
    clock-names = "ipg", "ahb";
    status = "disabled";
   };

   usdhc1: mmc@2190000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 129>,
      <&clks 129>,
      <&clks 129>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@2194000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 130>,
      <&clks 130>,
      <&clks 130>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@2198000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 131>,
      <&clks 131>,
      <&clks 131>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: mmc@219c000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 132>,
      <&clks 132>,
      <&clks 132>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@21a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 106>;
    status = "disabled";
   };

   i2c2: i2c@21a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 107>;
    status = "disabled";
   };

   i2c3: i2c@21a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 108>;
    status = "disabled";
   };

   memory-controller@21b0000 {
    compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
    clocks = <&clks 165>;
   };

   rngb: rngb@21b4000 {
    compatible = "fsl,imx6sl-rngb", "fsl,imx25-rngb";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 5 4>;
    clocks = <&clks 0>;
   };

   weim: weim@21b8000 {
    #address-cells = <2>;
    #size-cells = <1>;
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    fsl,weim-cs-gpr = <&gpr>;
    status = "disabled";
   };

   ocotp: efuse@21bc000 {
    compatible = "fsl,imx6sl-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 109>;
    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tempmon_calib: calib@38 {
     reg = <0x38 4>;
    };

    tempmon_temp_grade: temp-grade@20 {
     reg = <0x20 4>;
    };
   };

   audmux: audmux@21d8000 {
    compatible = "fsl,imx6sl-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };
  };

  gpu_2d: gpu@2200000 {
   compatible = "vivante,gc";
   reg = <0x02200000 0x4000>;
   interrupts = <0 10 4>;
   clocks = <&clks 94>,
     <&clks 105>;
   clock-names = "bus", "core";
   power-domains = <&pd_pu>;
  };

  gpu_vg: gpu@2204000 {
   compatible = "vivante,gc";
   reg = <0x02204000 0x4000>;
   interrupts = <0 11 4>;
   clocks = <&clks 94>,
     <&clks 105>;
   clock-names = "bus", "core";
   power-domains = <&pd_pu>;
  };
 };
};
# 52 "arch/arm/boot/dts/imx6sl-warp.dts" 2

/ {
 model = "WaRP Board";
 compatible = "warp,imx6sl-warp", "fsl,imx6sl";

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x20000000>;
 };

 usdhc3_pwrseq: usdhc3_pwrseq {
  compatible = "mmc-pwrseq-simple";
  reset-gpios = <&gpio4 5 1>,
         <&gpio4 7 1>,
         <&gpio3 25 1>,
         <&gpio3 27 1>,
         <&gpio4 4 1>,
         <&gpio4 6 1>;
 };
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 status = "okay";
};

&uart5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart5>;
 uart-has-rtscts;
 status = "okay";
};

&usbotg1 {
 dr_mode = "peripheral";
 disable-over-current;
 status = "okay";
};

&usbotg2 {
 dr_mode = "host";
 disable-over-current;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <4>;
 non-removable;
 keep-power-in-suspend;
 wakeup-source;
 mmc-pwrseq = <&usdhc3_pwrseq>;
 status = "okay";
};

&iomuxc {
 imx6sl-warp {
  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x298 0x5a0 0x7fc 0x0 0x0 0x41b0b1
    0x29c 0x5a4 0x000 0x0 0x0 0x41b0b1
   >;
  };


  pinctrl_uart3: uart3grp {
   fsl,pins = <
    0x050 0x2a8 0x80c 0x2 0x0 0x41b0b1
    0x050 0x2a8 0x000 0x2 0x0 0x41b0b1
   >;
  };

  pinctrl_uart5: uart5grp {
   fsl,pins = <
    0x070 0x360 0x81c 0x2 0x1 0x41b0b1
    0x06c 0x35c 0x000 0x2 0x0 0x41b0b1
    0x068 0x358 0x818 0x2 0x0 0x4130b1
    0x074 0x364 0x000 0x2 0x0 0x4130b1
   >;
  };

  pinctrl_usdhc2: usdhc2grp {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x417059
    0x254 0x55c 0x000 0x0 0x0 0x410059
    0x25c 0x564 0x000 0x0 0x0 0x417059
    0x260 0x568 0x000 0x0 0x0 0x417059
    0x264 0x56c 0x000 0x0 0x0 0x417059
    0x268 0x570 0x000 0x0 0x0 0x417059
    0x26c 0x574 0x000 0x0 0x0 0x417059
    0x270 0x578 0x000 0x0 0x0 0x417059
    0x274 0x57c 0x000 0x0 0x0 0x417059
    0x278 0x580 0x000 0x0 0x0 0x417059
    0x27c 0x584 0x000 0x0 0x0 0x417059
   >;
  };

  pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x4170b9
    0x254 0x55c 0x000 0x0 0x0 0x4100b9
    0x25c 0x564 0x000 0x0 0x0 0x4170b9
    0x260 0x568 0x000 0x0 0x0 0x4170b9
    0x264 0x56c 0x000 0x0 0x0 0x4170b9
    0x268 0x570 0x000 0x0 0x0 0x4170b9
    0x26c 0x574 0x000 0x0 0x0 0x4170b9
    0x270 0x578 0x000 0x0 0x0 0x4170b9
    0x274 0x57c 0x000 0x0 0x0 0x4170b9
    0x278 0x580 0x000 0x0 0x0 0x4170b9
    0x27c 0x584 0x000 0x0 0x0 0x4170b9
   >;
  };

  pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x4170f9
    0x254 0x55c 0x000 0x0 0x0 0x4100f9
    0x25c 0x564 0x000 0x0 0x0 0x4170f9
    0x260 0x568 0x000 0x0 0x0 0x4170f9
    0x264 0x56c 0x000 0x0 0x0 0x4170f9
    0x268 0x570 0x000 0x0 0x0 0x4170f9
    0x26c 0x574 0x000 0x0 0x0 0x4170f9
    0x270 0x578 0x000 0x0 0x0 0x4170f9
    0x274 0x57c 0x000 0x0 0x0 0x4170f9
    0x278 0x580 0x000 0x0 0x0 0x4170f9
    0x27c 0x584 0x000 0x0 0x0 0x4170f9
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x417059
    0x280 0x588 0x000 0x0 0x0 0x410059
    0x288 0x590 0x000 0x0 0x0 0x417059
    0x28c 0x594 0x000 0x0 0x0 0x417059
    0x290 0x598 0x000 0x0 0x0 0x417059
    0x294 0x59c 0x000 0x0 0x0 0x417059
   >;
  };

  pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x4170b9
    0x280 0x588 0x000 0x0 0x0 0x4100b9
    0x288 0x590 0x000 0x0 0x0 0x4170b9
    0x28c 0x594 0x000 0x0 0x0 0x4170b9
    0x290 0x598 0x000 0x0 0x0 0x4170b9
    0x294 0x59c 0x000 0x0 0x0 0x4170b9
   >;
  };

  pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x4170f9
    0x280 0x588 0x000 0x0 0x0 0x4100f9
    0x288 0x590 0x000 0x0 0x0 0x4170f9
    0x28c 0x594 0x000 0x0 0x0 0x4170f9
    0x290 0x598 0x000 0x0 0x0 0x4170f9
    0x294 0x59c 0x000 0x0 0x0 0x4170f9
   >;
  };
 };
};
