Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.3-12, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329171]
Altera. 2001. APEX 20K programmable logic device family data sheet, ver. 4.1. Altera Corp., San Jose, CA. Web site: www.altera.com.
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Betz, V. 2000. VPR and T-VPack user's manual, ver. 4.30.
Cong, J. and Ding, Y. 1994. Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput.-Aid. Des. Integrat. Circ. Syst. 13 1, 1--12.
Yao-Wen Chang , D. F. Wong , C. K. Wong, Universal switch modules for FPGA design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.80-101, Jan. 1996[doi>10.1145/225871.225886]
Daniel Eckerbert , Per Larsson-Edefors, Interconnect-Driven Short-Circuit Power Modeling, Proceedings of the Euromicro Symposium on Digital Systems Design, p.414, September 04-06, 2001
Varghese George , Hui Zhang , Jan Rabaey, The design of a low energy FPGA, Proceedings of the 1999 international symposium on Low power electronics and design, p.188-193, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313920]
Jan-Min Hwang , Feng-Yi Chiang , TingTing Hwang, A re-engineering approach to low power FPGA design using SPFD, Proceedings of the 35th annual Design Automation Conference, p.722-725, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277225]
Sung-Mo (Steve) Kang , Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis & Design, McGraw-Hill, Inc., New York, NY, 2002
Rahul Kumar , C. P. Ravikumar, Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.45, January 07-11, 2002
Julien Lamoureux , Steven J.  E. Wilton, On the Interaction Between Power-Aware FPGA CAD Algorithms, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.701, November 09-13, 2003[doi>10.1109/ICCAD.2003.106]
Lemieux, G. G. and Brown, S. D. 1993. A detailed router for allocation wire segments in fleid programmable gate arrays. In Proceedings of the ACM Physical Design Workshop.
Lesea, A. and Alexander, M. 2001. Powering Xilinx FPGAs, XAPP158, ver. 1.4. Xilinx Inc., San Jose, CA. Web site: www.xilinx.com.
Ali Keshavarzi , Kaushik Roy , Charles F. Hawkins, Intrinsic Leakage in Low-Power Deep Submicron CMOS ICs, Proceedings of the IEEE International Test Conference, p.146-155, November 03-05, 1997
Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611844]
M. Imran Masud , Steven J. E. Wilton, A New Switch Block for Segmented FPGAs, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.274-281, August 30-September 01, 1999
Farid N. Najm, A survey of power estimation techniques in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.446-455, Dec. 1994[doi>10.1109/92.335013]
Najm, F. N. 1994b. Low-pass filter for computing the transition density in digital circuits. IEEE Trans. Comput.-Aide. Des. 13, 9 (Sept.), 1123--1131.
Farid N. Najm, Power estimation techniques for integrated circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.492-499, November 05-09, 1995, San Jose, California, USA
Farid N. Najm, Feedback, correlation, and delay concerns in the power estimation of VLSI circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.612-617, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217598]
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Sentovich, E. M. et al. 1992. SIS: A system for sequential circuit analysis. Tech. rep. UCB/ERL/M92/41. University of California, Berkeley, Berkeley, CA.
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtexâ„¢-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
Toh, K. Y., Ko, P. K., and Meyer, R. G. 1988. An engineering model for short-channel MOS devices. IEEE J. Solid-State Circ. SC-23, 4 (Aug.), 950--958.
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Exact and approximate methods for calculating signal and transition probabilities in FSMs, Proceedings of the 31st annual Design Automation Conference, p.18-23, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196255]
Tim Tuan , Suet-Fei Li , J. Rabaey, Reconfigurable platform design for wireless protocol processors, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.893-896, May 07-11, 2001[doi>10.1109/ICASSP.2001.941059]
Qi Wang , Sarma B. K. Vrudhula, A New Short Circuit Power Model for Complex CMOS Gates, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.98, March 04-05, 1999
Xilinx. 1999. Understanding XC9500XL CPLD power, ver. 1.1. Xilinx, Inc., San Jose, CA. Web site: www.xilinx.com.
Xilinx. 2001. Virtex-E 1.8V field programmable gate arrys datasheet, ver 2.2. Xilinx, Inc., San Jose, CA. Web site: www.xilinx.com.
Xilinx. 2002. Virtex power estimator user guide, XAPP152, ver. 1.1. Xilinx, Inc., San Jose, CA. Web site: www.xilinx.com.
Andy Yan , Rebecca Cheng , Steven J. E. Wilton, On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503071]
Gary K. Yeap, Practical low power digital VLSI design, Kluwer Academic Publishers, Norwell, MA, 1998
