Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 41472b030355497aa18fe67822a50d9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_1_behav xil_defaultlib.sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_down_converter
Compiling module xil_defaultlib.updownCounter
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.updownCounter_Top
Compiling module xil_defaultlib.sim_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_1_behav
