m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim
vcounter
Z0 !s110 1596802967
!i10b 1
!s100 UXj9Ld6_PG>c67bfoMf641
Ih@Ti>bb;?e;GGLW5nf1a03
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/tb_lcd_12864b_top
w1596195501
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/counter.v
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/counter.v
Z3 L0 39
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1596802967.000000
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/counter.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vlcd_12864b
Z8 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R0
!i10b 1
!s100 PHKWS;b=OFgci4S5@Zm>L3
IO^GSFTATg=l`nOLkdT]481
R1
!s105 lcd_12864b_sv_unit
S1
R2
w1596802912
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b.sv|
!i113 1
Z9 o-work work -sv
R7
vlcd_12864b_top
R8
R0
!i10b 1
!s100 ==KR7:IZkSco^ZlRl]mWW1
IzMHF9MKnobk2TUMTSHKj[0
R1
!s105 lcd_12864b_top_sv_unit
S1
R2
w1596802645
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b_top.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b_top.sv
FC:\Projects\FPGA\SystemVerilog\GitHubRelease\lcd_12864b\type.h
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Projects\FPGA\SystemVerilog\GitHubRelease\lcd_12864b\type.h|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b_top.sv|
!i113 1
R9
R7
vpll
R0
!i10b 1
!s100 M^BB0I;e6420[6_ZRWADH1
IA=8PkS2`KZ8KNGDoXR82R3
R1
R2
w1596294272
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/pll.v
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/pll.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/pll.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/pll.v|
!i113 1
R6
R7
vqueue
R8
R0
!i10b 1
!s100 7KJY@?7ool;CQXT96h48<2
IKJaO]Fkj?Il1O@^Tg:R5C2
R1
!s105 queue_sv_unit
S1
R2
w1596461525
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv|
!i113 1
R9
R7
vtb_lcd_12864b_top
R8
R0
!i10b 1
!s100 Y;n:LcOGJF?2Te^l98chX1
IN8J5Cbg71e^QbP?o9QCla0
R1
!s105 tb_lcd_12864b_top_sv_unit
S1
R2
w1596362461
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_lcd_12864b_top.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_lcd_12864b_top.sv
FC:\Projects\FPGA\SystemVerilog\GitHubRelease\lcd_12864b\..\tb.h
L0 5
R4
r1
!s85 0
31
R5
!s107 C:\Projects\FPGA\SystemVerilog\GitHubRelease\lcd_12864b\..\tb.h|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_lcd_12864b_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_lcd_12864b_top.sv|
!i113 1
R9
R7
