INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/vivado/Personal/InterfaceTest/InterfaceTest.srcs/sources_1/new/DUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/vivado/Personal/InterfaceTest/InterfaceTest.srcs/sources_1/new/FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/vivado/Personal/InterfaceTest/InterfaceTest.srcs/sim_1/new/SampleTB.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'testIF' [C:/Users/moizc/Desktop/MY AWESOME PROJECTS/vivado/Personal/InterfaceTest/InterfaceTest.srcs/sim_1/new/SampleTB.sv:1]
INFO: [VRFC 10-311] analyzing module SampleTB
