/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire [27:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [29:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_2z ? celloutsig_1_9z : celloutsig_1_1z[17]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_2z[0] : in_data[51]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[1] ^ celloutsig_1_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z ^ celloutsig_1_4z);
  assign celloutsig_1_1z = in_data[171:154] & in_data[166:149];
  assign celloutsig_1_4z = { celloutsig_1_3z[23:22], celloutsig_1_0z } >= celloutsig_1_1z[4:2];
  assign celloutsig_0_0z = ! in_data[55:39];
  assign celloutsig_1_19z = celloutsig_1_18z[5:0] || celloutsig_1_14z[7:2];
  assign celloutsig_1_0z = in_data[107:100] < in_data[157:150];
  assign celloutsig_1_8z = { celloutsig_1_6z[2], celloutsig_1_5z, celloutsig_1_2z } < celloutsig_1_6z[2:0];
  assign celloutsig_1_9z = { celloutsig_1_3z[1:0], celloutsig_1_4z } < { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_11z = celloutsig_1_1z[17] & ~(celloutsig_1_8z);
  assign celloutsig_1_15z = { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, in_data[162:150], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_3z = { celloutsig_1_1z[8:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } * in_data[140:111];
  assign celloutsig_0_4z = - in_data[72:62];
  assign celloutsig_1_17z = - celloutsig_1_14z[2:0];
  assign celloutsig_1_6z = in_data[158:155] | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_3z[20:16], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_10z } | { celloutsig_1_1z[13:5], celloutsig_1_5z };
  assign celloutsig_1_2z = & in_data[163:159];
  assign celloutsig_0_1z = | { in_data[20:12], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z } <<< celloutsig_1_15z[17:10];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[17:13];
  assign celloutsig_0_5z = ~((celloutsig_0_2z[2] & celloutsig_0_3z) | (celloutsig_0_0z & celloutsig_0_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[4] & celloutsig_1_3z[29]) | (celloutsig_1_3z[16] & celloutsig_1_2z));
  assign { out_data[135:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
