<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>
time_elapsed: 0.004s
ram usage: 10228 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 -e sync_array <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>
warning: `$readmemb` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:8</a>:1-28:
   | 
   | $readmemb(&#34;array.dat&#34;, mem);
   | ^^^^^^^^^^^^^^^^^^^^^^^^^^^ 

warning: `$async$and$array` not supported; ignored
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv:12</a>:1-56:
   | 
   | $async$and$array(mem,{a1,a2,a3,a4,a5,a6,a7},{b1,b2,b3});
   | ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ 

proc %sync_array.initial.188.0 (i1$ %clk) -&gt; () {
check:
    wait %check, %clk
}

entity @sync_array (i1$ %a1, i1$ %a2, i1$ %a3, i1$ %a4, i1$ %a5, i1$ %a6, i1$ %a7, i1$ %clk) -&gt; (i1$ %b1, i1$ %b2, i1$ %b3) {
    inst %sync_array.initial.188.0 (i1$ %clk) -&gt; ()
    %0 = const i1 0
    %1 = const time 0s
    drv i1$ %b1, %0, %1
    drv i1$ %b2, %0, %1
    drv i1$ %b3, %0, %1
    halt
}

</pre>
</body>