{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713326384561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 22:59:44 2024 " "Processing started: Tue Apr 16 22:59:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713326384562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713326384562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713326384562 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713326385179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713326386068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713326386068 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713326386113 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713326386113 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713326388959 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713326389561 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713326389593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.139 " "Worst-case setup slack is 1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326390943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326390943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 iCLK  " "    1.139               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326390943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326390943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326391209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326391209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 iCLK  " "    0.402               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326391209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326391209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713326391218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713326391227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326391262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326391262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326391262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326391262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.139 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326392438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.139  " "Path #1: Setup slack is 1.139 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "From Node    : ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.232     uTco  ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "     3.314      0.232     uTco  ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000 FF  CELL  IDEX_pipe\|s_EX_rt_data_o\[1\]\|q " "     3.314      0.000 FF  CELL  IDEX_pipe\|s_EX_rt_data_o\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.801      1.487 FF    IC  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|dataa " "     4.801      1.487 FF    IC  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.205      0.404 FF  CELL  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout " "     5.205      0.404 FF  CELL  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.489      0.284 FF    IC  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|datad " "     5.489      0.284 FF    IC  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.639      0.150 FR  CELL  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout " "     5.639      0.150 FR  CELL  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.866      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|datad " "     5.866      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.021      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|combout " "     6.021      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.251      0.230 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|datad " "     6.251      0.230 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.406      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|combout " "     6.406      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.804      0.398 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|datac " "     6.804      0.398 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.091      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|combout " "     7.091      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.317      0.226 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|datad " "     7.317      0.226 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.472      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|combout " "     7.472      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.700      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|datad " "     7.700      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.855      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|combout " "     7.855      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.082      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|datad " "     8.082      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.237      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|combout " "     8.237      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.462      0.225 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|datac " "     8.462      0.225 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.749      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|combout " "     8.749      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.977      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|datad " "     8.977      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.132      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|combout " "     9.132      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.358      0.226 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|datad " "     9.358      0.226 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.513      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|combout " "     9.513      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.912      0.399 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|datad " "     9.912      0.399 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.067      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|combout " "    10.067      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.292      0.225 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|datac " "    10.292      0.225 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.579      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|combout " "    10.579      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.806      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|datad " "    10.806      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.961      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|combout " "    10.961      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.188      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|datad " "    11.188      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.343      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|combout " "    11.343      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.568      0.225 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|datac " "    11.568      0.225 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.855      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|combout " "    11.855      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.083      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|datad " "    12.083      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.238      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|combout " "    12.238      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.449      0.211 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|datad " "    12.449      0.211 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.604      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|combout " "    12.604      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.208 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|datac " "    12.812      0.208 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.099      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|combout " "    13.099      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.327      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|datad " "    13.327      0.228 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.482      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|combout " "    13.482      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.694      0.212 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|datad " "    13.694      0.212 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.849      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|combout " "    13.849      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.063      0.214 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|datad " "    14.063      0.214 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.218      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|combout " "    14.218      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.849      1.631 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|datac " "    15.849      1.631 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.136      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|combout " "    16.136      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.363      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|datad " "    16.363      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.518      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|combout " "    16.518      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.745      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|datad " "    16.745      0.227 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.900      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|combout " "    16.900      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.113      0.213 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|datad " "    17.113      0.213 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.268      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|combout " "    17.268      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.503      0.235 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|datad " "    17.503      0.235 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.658      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|combout " "    17.658      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.869      0.211 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|datad " "    17.869      0.211 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.024      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|combout " "    18.024      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.248      0.224 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|datac " "    18.248      0.224 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.535      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|combout " "    18.535      0.287 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.768      0.233 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|datad " "    18.768      0.233 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.923      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|combout " "    18.923      0.155 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.542      0.619 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|datac " "    19.542      0.619 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.812      0.270 RF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|combout " "    19.812      0.270 RF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.401      0.589 FF    IC  ALU0\|o_branch~2\|datac " "    20.401      0.589 FF    IC  ALU0\|o_branch~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.681      0.280 FF  CELL  ALU0\|o_branch~2\|combout " "    20.681      0.280 FF  CELL  ALU0\|o_branch~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.917      0.236 FF    IC  ALU0\|o_branch~3\|datac " "    20.917      0.236 FF    IC  ALU0\|o_branch~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.197      0.280 FF  CELL  ALU0\|o_branch~3\|combout " "    21.197      0.280 FF  CELL  ALU0\|o_branch~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.431      0.234 FF    IC  ALU0\|o_branch\|datac " "    21.431      0.234 FF    IC  ALU0\|o_branch\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.711      0.280 FF  CELL  ALU0\|o_branch\|combout " "    21.711      0.280 FF  CELL  ALU0\|o_branch\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.711      0.000 FF    IC  EXMEM_pipe\|s_MEM_branch\|d " "    21.711      0.000 FF    IC  EXMEM_pipe\|s_MEM_branch\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.815      0.104 FF  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "    21.815      0.104 FF  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.948      2.948  R        clock network delay " "    22.948      2.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.956      0.008           clock pessimism removed " "    22.956      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.936     -0.020           clock uncertainty " "    22.936     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.954      0.018     uTsu  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "    22.954      0.018     uTsu  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.815 " "Data Arrival Time  :    21.815" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.954 " "Data Required Time :    22.954" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.139  " "Slack              :     1.139 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392439 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326392439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326392756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.402  " "Path #1: Hold slack is 0.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:pc_dff\|s_Q\[27\] " "From Node    : pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:pc_dff\|s_Q\[27\] " "To Node      : pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.975      2.975  R        clock network delay " "     2.975      2.975  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.232     uTco  pc_dffg:pc_dff\|s_Q\[27\] " "     3.207      0.232     uTco  pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 FF  CELL  pc_dff\|s_Q\[27\]\|q " "     3.207      0.000 FF  CELL  pc_dff\|s_Q\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 FF    IC  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|datac " "     3.207      0.000 FF    IC  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.568      0.361 FF  CELL  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|combout " "     3.568      0.361 FF  CELL  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.568      0.000 FF    IC  pc_dff\|s_Q\[27\]\|d " "     3.568      0.000 FF    IC  pc_dff\|s_Q\[27\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.644      0.076 FF  CELL  pc_dffg:pc_dff\|s_Q\[27\] " "     3.644      0.076 FF  CELL  pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.088      3.088  R        clock network delay " "     3.088      3.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056     -0.032           clock pessimism removed " "     3.056     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056      0.000           clock uncertainty " "     3.056      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.186      uTh  pc_dffg:pc_dff\|s_Q\[27\] " "     3.242      0.186      uTh  pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.644 " "Data Arrival Time  :     3.644" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.242 " "Data Required Time :     3.242" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.402  " "Slack              :     0.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326392756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326392756 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713326392758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713326392860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713326396700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.606 " "Worst-case setup slack is 2.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.606               0.000 iCLK  " "    2.606               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326399087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 iCLK  " "    0.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326399354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713326399361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713326399368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326399405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326399405 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.606 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.606" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326400586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.606  " "Path #1: Setup slack is 2.606 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "From Node    : ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.796      2.796  R        clock network delay " "     2.796      2.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.009      0.213     uTco  ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "     3.009      0.213     uTco  ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.009      0.000 FF  CELL  IDEX_pipe\|s_EX_rt_data_o\[1\]\|q " "     3.009      0.000 FF  CELL  IDEX_pipe\|s_EX_rt_data_o\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.340      1.331 FF    IC  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|dataa " "     4.340      1.331 FF    IC  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.700      0.360 FF  CELL  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout " "     4.700      0.360 FF  CELL  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.958      0.258 FF    IC  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|datad " "     4.958      0.258 FF    IC  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.092      0.134 FR  CELL  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout " "     5.092      0.134 FR  CELL  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.302      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|datad " "     5.302      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.446      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|combout " "     5.446      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.658      0.212 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|datad " "     5.658      0.212 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.802      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|combout " "     5.802      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.179      0.377 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|datac " "     6.179      0.377 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.444      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|combout " "     6.444      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.652      0.208 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|datad " "     6.652      0.208 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.796      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|combout " "     6.796      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.006      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|datad " "     7.006      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.150      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|combout " "     7.150      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.359      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|datad " "     7.359      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.503      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|combout " "     7.503      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.709      0.206 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|datac " "     7.709      0.206 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|combout " "     7.974      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.184      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|datad " "     8.184      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.328      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|combout " "     8.328      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.537      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|datad " "     8.537      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.681      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|combout " "     8.681      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.057      0.376 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|datad " "     9.057      0.376 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.201      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|combout " "     9.201      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.408      0.207 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|datac " "     9.408      0.207 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.673      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|combout " "     9.673      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.882      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|datad " "     9.882      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.026      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|combout " "    10.026      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.235      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|datad " "    10.235      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.379      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|combout " "    10.379      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.586      0.207 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|datac " "    10.586      0.207 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.851      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|combout " "    10.851      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.061      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|datad " "    11.061      0.210 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.205      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|combout " "    11.205      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.399      0.194 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|datad " "    11.399      0.194 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.543      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|combout " "    11.543      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.733      0.190 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|datac " "    11.733      0.190 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.998      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|combout " "    11.998      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.209      0.211 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|datad " "    12.209      0.211 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.353      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|combout " "    12.353      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.548      0.195 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|datad " "    12.548      0.195 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.692      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|combout " "    12.692      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.889      0.197 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|datad " "    12.889      0.197 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.033      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|combout " "    13.033      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.560      1.527 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|datac " "    14.560      1.527 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.825      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|combout " "    14.825      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.034      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|datad " "    15.034      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.178      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|combout " "    15.178      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.387      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|datad " "    15.387      0.209 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.531      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|combout " "    15.531      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.727      0.196 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|datad " "    15.727      0.196 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.871      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|combout " "    15.871      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.087      0.216 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|datad " "    16.087      0.216 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.231      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|combout " "    16.231      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.425      0.194 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|datad " "    16.425      0.194 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.569      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|combout " "    16.569      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.774      0.205 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|datac " "    16.774      0.205 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.039      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|combout " "    17.039      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.254      0.215 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|datad " "    17.254      0.215 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.398      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|combout " "    17.398      0.144 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.982      0.584 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|datac " "    17.982      0.584 RR    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.247      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|combout " "    18.247      0.265 RR  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.827      0.580 RR    IC  ALU0\|o_branch~2\|datac " "    18.827      0.580 RR    IC  ALU0\|o_branch~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.092      0.265 RR  CELL  ALU0\|o_branch~2\|combout " "    19.092      0.265 RR  CELL  ALU0\|o_branch~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.280      0.188 RR    IC  ALU0\|o_branch~3\|datac " "    19.280      0.188 RR    IC  ALU0\|o_branch~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.545      0.265 RR  CELL  ALU0\|o_branch~3\|combout " "    19.545      0.265 RR  CELL  ALU0\|o_branch~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.731      0.186 RR    IC  ALU0\|o_branch\|datac " "    19.731      0.186 RR    IC  ALU0\|o_branch\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.996      0.265 RR  CELL  ALU0\|o_branch\|combout " "    19.996      0.265 RR  CELL  ALU0\|o_branch\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.996      0.000 RR    IC  EXMEM_pipe\|s_MEM_branch\|d " "    19.996      0.000 RR    IC  EXMEM_pipe\|s_MEM_branch\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.076      0.080 RR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "    20.076      0.080 RR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      2.676  R        clock network delay " "    22.676      2.676  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.683      0.007           clock pessimism removed " "    22.683      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.663     -0.020           clock uncertainty " "    22.663     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.682      0.019     uTsu  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "    22.682      0.019     uTsu  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.076 " "Data Arrival Time  :    20.076" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.682 " "Data Required Time :    22.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.606  " "Slack              :     2.606 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326400588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326400907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.354  " "Path #1: Hold slack is 0.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:pc_dff\|s_Q\[27\] " "From Node    : pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:pc_dff\|s_Q\[27\] " "To Node      : pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.704      2.704  R        clock network delay " "     2.704      2.704  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.213     uTco  pc_dffg:pc_dff\|s_Q\[27\] " "     2.917      0.213     uTco  pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.000 FF  CELL  pc_dff\|s_Q\[27\]\|q " "     2.917      0.000 FF  CELL  pc_dff\|s_Q\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.000 FF    IC  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|datac " "     2.917      0.000 FF    IC  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.319 FF  CELL  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|combout " "     3.236      0.319 FF  CELL  mux8\|\\G_NBit_MUX:27:MUXI\|or_1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.000 FF    IC  pc_dff\|s_Q\[27\]\|d " "     3.236      0.000 FF    IC  pc_dff\|s_Q\[27\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.065 FF  CELL  pc_dffg:pc_dff\|s_Q\[27\] " "     3.301      0.065 FF  CELL  pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.804      2.804  R        clock network delay " "     2.804      2.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.776     -0.028           clock pessimism removed " "     2.776     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.776      0.000           clock uncertainty " "     2.776      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.947      0.171      uTh  pc_dffg:pc_dff\|s_Q\[27\] " "     2.947      0.171      uTh  pc_dffg:pc_dff\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.301 " "Data Arrival Time  :     3.301" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.947 " "Data Required Time :     2.947" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.354  " "Slack              :     0.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326400907 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326400907 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713326400909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.649 " "Worst-case setup slack is 10.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.649               0.000 iCLK  " "   10.649               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326402370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 iCLK  " "    0.167               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326402632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713326402637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713326402641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713326402676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713326402676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.649 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.649" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403821 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326403821 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.649  " "Path #1: Setup slack is 10.649 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "From Node    : ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      1.642  R        clock network delay " "     1.642      1.642  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.105     uTco  ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\] " "     1.747      0.105     uTco  ID_EX_pipe:IDEX_pipe\|s_EX_rt_data_o\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.000 FF  CELL  IDEX_pipe\|s_EX_rt_data_o\[1\]\|q " "     1.747      0.000 FF  CELL  IDEX_pipe\|s_EX_rt_data_o\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.557      0.810 FF    IC  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|dataa " "     2.557      0.810 FF    IC  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750      0.193 FF  CELL  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout " "     2.750      0.193 FF  CELL  mux1\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      0.137 FF    IC  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|datad " "     2.887      0.137 FF    IC  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.063 FF  CELL  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout " "     2.950      0.063 FF  CELL  ALU0\|addsub\|mux0\|\\G_NBit_MUX:1:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|datad " "     3.070      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.133      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|combout " "     3.133      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:1:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.123 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|datad " "     3.256      0.123 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|combout " "     3.319      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:2:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522      0.203 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|datac " "     3.522      0.203 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|combout " "     3.655      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:3:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|datad " "     3.775      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.838      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|combout " "     3.838      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:4:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|datad " "     3.958      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.021      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|combout " "     4.021      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:5:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.118 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|datad " "     4.139      0.118 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.202      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|combout " "     4.202      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:6:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.324      0.122 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|datac " "     4.324      0.122 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.457      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|combout " "     4.457      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:7:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.577      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|datad " "     4.577      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.640      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|combout " "     4.640      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:8:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.760      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|datad " "     4.760      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.823      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|combout " "     4.823      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:9:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.025      0.202 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|datad " "     5.025      0.202 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.088      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|combout " "     5.088      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:10:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.211      0.123 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|datac " "     5.211      0.123 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.344      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|combout " "     5.344      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:11:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.463      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|datad " "     5.463      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|combout " "     5.526      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:12:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.645      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|datad " "     5.645      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.708      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|combout " "     5.708      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:13:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.122 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|datac " "     5.830      0.122 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.963      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|combout " "     5.963      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:14:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|datad " "     6.083      0.120 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.146      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|combout " "     6.146      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:15:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.259      0.113 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|datad " "     6.259      0.113 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.322      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|combout " "     6.322      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:16:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.438      0.116 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|datac " "     6.438      0.116 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.571      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|combout " "     6.571      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:17:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.692      0.121 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|datad " "     6.692      0.121 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.755      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|combout " "     6.755      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:18:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.870      0.115 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|datad " "     6.870      0.115 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.933      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|combout " "     6.933      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:19:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.048      0.115 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|datad " "     7.048      0.115 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.111      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|combout " "     7.111      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:20:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.007      0.896 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|datac " "     8.007      0.896 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.140      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|combout " "     8.140      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:21:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.259      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|datad " "     8.259      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.322      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|combout " "     8.322      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:22:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.441      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|datad " "     8.441      0.119 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.504      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|combout " "     8.504      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:23:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.619      0.115 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|datad " "     8.619      0.115 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.682      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|combout " "     8.682      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:24:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.808      0.126 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|datad " "     8.808      0.126 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.871      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|combout " "     8.871      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:25:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.983      0.112 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|datad " "     8.983      0.112 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.046      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|combout " "     9.046      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:26:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.167      0.121 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|datac " "     9.167      0.121 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.300      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|combout " "     9.300      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:27:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.426      0.126 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|datad " "     9.426      0.126 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.489      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|combout " "     9.489      0.063 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:28:FullAdder\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.797      0.308 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|datac " "     9.797      0.308 FF    IC  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.930      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|combout " "     9.930      0.133 FF  CELL  ALU0\|addsub\|adder1\|\\Gen_Adders:29:FullAdder\|Xor1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.232      0.302 FF    IC  ALU0\|o_branch~2\|datac " "    10.232      0.302 FF    IC  ALU0\|o_branch~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.365      0.133 FF  CELL  ALU0\|o_branch~2\|combout " "    10.365      0.133 FF  CELL  ALU0\|o_branch~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.479      0.114 FF    IC  ALU0\|o_branch~3\|datac " "    10.479      0.114 FF    IC  ALU0\|o_branch~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.612      0.133 FF  CELL  ALU0\|o_branch~3\|combout " "    10.612      0.133 FF  CELL  ALU0\|o_branch~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.725      0.113 FF    IC  ALU0\|o_branch\|datac " "    10.725      0.113 FF    IC  ALU0\|o_branch\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.858      0.133 FF  CELL  ALU0\|o_branch\|combout " "    10.858      0.133 FF  CELL  ALU0\|o_branch\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.858      0.000 FF    IC  EXMEM_pipe\|s_MEM_branch\|d " "    10.858      0.000 FF    IC  EXMEM_pipe\|s_MEM_branch\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.908      0.050 FF  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "    10.908      0.050 FF  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.565      1.565  R        clock network delay " "    21.565      1.565  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570      0.005           clock pessimism removed " "    21.570      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.550     -0.020           clock uncertainty " "    21.550     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.557      0.007     uTsu  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch " "    21.557      0.007     uTsu  EX_MEM_pipe:EXMEM_pipe\|s_MEM_branch" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.908 " "Data Arrival Time  :    10.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.557 " "Data Required Time :    21.557" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.649  " "Slack              :    10.649 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326403822 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326403822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326404140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.167  " "Path #1: Hold slack is 0.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:pc_dff\|s_Q\[10\] " "From Node    : pc_dffg:pc_dff\|s_Q\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.575      1.575  R        clock network delay " "     1.575      1.575  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.105     uTco  pc_dffg:pc_dff\|s_Q\[10\] " "     1.680      0.105     uTco  pc_dffg:pc_dff\|s_Q\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.000 RR  CELL  pc_dff\|s_Q\[10\]\|q " "     1.680      0.000 RR  CELL  pc_dff\|s_Q\[10\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      0.125 RR    IC  s_IMemAddr\[10\]~8\|datad " "     1.805      0.125 RR    IC  s_IMemAddr\[10\]~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.870      0.065 RR  CELL  s_IMemAddr\[10\]~8\|combout " "     1.870      0.065 RR  CELL  s_IMemAddr\[10\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.040      0.170 RR    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[8\] " "     2.040      0.170 RR    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.077      0.037 RR  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.077      0.037 RR  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.826      1.826  R        clock network delay " "     1.826      1.826  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806     -0.020           clock pessimism removed " "     1.806     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      0.000           clock uncertainty " "     1.806      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.104      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.910      0.104      uTh  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.077 " "Data Arrival Time  :     2.077" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.910 " "Data Required Time :     1.910" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.167  " "Slack              :     0.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713326404140 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713326404140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713326404643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713326404656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1333 " "Peak virtual memory: 1333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713326404937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 23:00:04 2024 " "Processing ended: Tue Apr 16 23:00:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713326404937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713326404937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713326404937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713326404937 ""}
