;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV 7, <20
	SUB #688, @-800
	SUB #0, <-0
	SPL 100, 200
	DJN 0, <2
	MOV 7, 20
	MOV 348, <90
	MOV 7, <20
	DJN -1, @-20
	SUB #0, -0
	DJN 0, <2
	JMN 270, 65
	SLT 7, <20
	SUB @27, 6
	ADD 270, 65
	MOV 350, 90
	SUB 270, 65
	SPL 0, -30
	MOV 300, 90
	SUB #688, @-800
	MOV @37, 6
	MOV 300, 90
	SUB 21, 101
	ADD -0, 0
	ADD 210, 30
	MOV 120, 10
	MOV 120, 10
	MOV @27, 6
	MOV 120, 10
	MOV @27, 6
	MOV @27, 6
	SUB @0, @300
	SUB #688, @-800
	SUB @0, @2
	ADD 210, 60
	SPL 348, 90
	MOV 7, <20
	SPL 0, <-0
	SPL -884, <-0
	MOV @27, 6
	SPL @0, @-5
	ADD 271, 65
	SPL 300, 90
	SUB <100, 200
	CMP -207, <-120
	SLT 7, <20
	ADD 210, 60
