[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fadd|Fadd>sum",
    "sources":[
      "~Fadd|Fadd>cin",
      "~Fadd|Fadd>a",
      "~Fadd|Fadd>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fadd|Fadd>cout",
    "sources":[
      "~Fadd|Fadd>b",
      "~Fadd|Fadd>cin",
      "~Fadd|Fadd>a"
    ]
  }
]