# compile verilog/system verilog design source files
sv xil_defaultlib  --include "D:/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../cpu_core/ImmGen.sv" \
"../../../../../sim/ImmGenSim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
