---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

Here is Xizheng Wang's homepage. I'm a Ph.D student in Department of Computer Science and Technology, Tsinghua University, supervised by Prof. Dan Li<a href='https://nasp.cs.tsinghua.edu.cn/lidan.html'>. Before I started my PhD, I received my undergraduate degree and master's degree from Hunan University under the supervision of Professor Chen Guo<a href='http://grzy.hnu.edu.cn/site/index/chenguo'>.

My research interest includes data center network, high-performance NIC. And recently, I have embarked on exploring AI for network.


# ğŸ”¥ News
- *2023.06*: &nbsp;ğŸ‰ğŸ‰ Our paper has been accepted by SIGCOMM'23<a href='https://conferences.sigcomm.org/sigcomm/2023/'>. 
- *2023.06*: &nbsp;ğŸ‰ğŸ‰ Our paper has been accepted by APNet'23<a href='https://conferences.sigcomm.org/events/apnet2023/index.html'>. 

# ğŸ“ Publications 

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">ICNP 2021</div><img src='images/StaR_cover.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[StaR: Breaking the Scalability Limit for RDMA](https://ieeexplore.ieee.org/document/9651935)

**Xizheng Wang**, Guo Chen*, Xijin Yin, Huichen Dai, Bojie Li, Binzhang Fu, Kun Tan

<!-- [**Project**](https://scholar.google.com/citations?view_op=view_citation&hl=zh-CN&user=DhtAFkwAAAAJ&citation_for_view=DhtAFkwAAAAJ:ALROH1vI_8AC) <strong><span class='show_paper_citations' data='DhtAFkwAAAAJ:ALROH1vI_8AC'></span></strong>
- Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet.  -->

</div>
</div>

- [Here is the open-source project of this paper which is a copy of the Verilog/VHDL code deployed on Hardware](https://github.com/wxzisk/stateless_board)

# ğŸ– Honors and Awards
- *2021.10* Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2021.09* Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 

# ğŸ“– Educations
- *2019.06 - 2022.04 (now)*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2015.09 - 2019.06*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 

# ğŸ’¬ Invited Talks
- *2021.06*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2021.03*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet.  \| [\[video\]](https://github.com/)

# ğŸ’» Internships
- *2019.05 - 2020.02*, [Lorem](https://github.com/), China.