INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sources_1/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
WARNING: [VRFC 10-8426] non-net output port 'x' cannot be initialized at declaration in SystemVerilog mode [C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sources_1/new/xycounter.sv:7]
WARNING: [VRFC 10-8426] non-net output port 'y' cannot be initialized at declaration in SystemVerilog mode [C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sources_1/new/xycounter.sv:8]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sim_4/new/xycounter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samum/Comp541/Lab3a/Lab3a.sim/sim_4/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
