{
  "DESIGN_NAME": "ZeroNyteRV32ICore",

  "VERILOG_FILES": [
    "dir::src/ZeroNyteRV32ICore.v"
  ],

  "CLOCK_PORT": "clock",
  "CLOCK_PERIOD": 20.0,

  "FP_CORE_UTIL": 0.5,
  "FP_ASPECT_RATIO": 1.0,

  "SYNTH_STRATEGY": "AREA 0",
  "MAX_FANOUT_CONSTRAINT": 30,

  "PL_TARGET_DENSITY_PCT": 50,

  "RT_MAX_LAYER": "met4"
}
