Source Block: hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@133:147@HdlStmProcess
      sample_hold_valid <= 1'b1;
    end
  end
end

always @(posedge clk) begin
  if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin
    sample_hold <= {sample_hold[15:0],s_axis_sample_data};
  end
end

always @(posedge clk) begin
  if (s_axis_sample_valid == 1'b1) begin
    if (data_counter == 2'h2 && sample_has_stat == 1'b0) begin
      data_counter <= 2'h0;

Diff Content:
- 138 always @(posedge clk) begin
- 139   if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin
- 140     sample_hold <= {sample_hold[15:0],s_axis_sample_data};
- 142 end
+ 140   always @(posedge clk) begin
+ 140     if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin
+ 140       sample_hold <= {sample_hold[15:0],s_axis_sample_data};
+ 140     end

Clone Blocks:
