digraph Project {
  // Introduction
  graph [rankdir = LR];
  node[shape=record];

  // Peripheral Blocks
  subgraph "cluster PeripheralBlocks" { label = "Peripheral Blocks";
    MPSoC_DBG[label="MPSoC-DBG\nPeripheral"];
    MPSoC_DMA[label="MPSoC-DMA\nPeripheral"];
    MPSoC_GPIO[label="MPSoC-GPIO\nPeripheral"];
    MPSoC_MPI[label="MPSoC-MPI\nPeripheral"];
    MPSoC_MPRAM[label="MPSoC-MPRAM\nPeripheral"];
    MPSoC_MSI[label="MPSoC-MSI\nPeripheral"];
    MPSoC_NoC[label="MPSoC-NoC\nPeripheral"];
    MPSoC_SPRAM[label="MPSoC-SPRAM\nPeripheral"];
    MPSoC_UART[label="MPSoC-UART\nPeripheral"];
  }

  // Architecture Blocks
  subgraph "cluster ArchitectureBlocks" { label = "Architecture Blocks";
    MPSoC_RISCV[label="MPSoC-RISCV\nArchitecture\nrv64-pvt-gcfdq"];
    SoC_RISCV[label="SoC-RISCV\nArchitecture\nrv64-pv-gcfdq"];
    PU_RISCV[label="PU-RISCV\nArchitecture\nrv64-p-gcfdq"];
  }

  // Environment Blocks
  subgraph "cluster EnvironmentBlocks" { label = "Environment Blocks";
    MPSoC_DV[label="MPSoC-DV\nEnvironment\nrv64-pvt-gcfdq"];
    SoC_DV[label="SoC-DV\nEnvironment\nrv64-pv-gcfdq"];
    PU_DV[label="PU-DV\nEnvironment\nrv64-p-gcfdq"];
  }

  // Peripheral -> Architecture
  MPSoC_DBG -> MPSoC_RISCV;
  MPSoC_DMA -> MPSoC_RISCV;
  MPSoC_GPIO -> MPSoC_RISCV;
  MPSoC_MPI -> MPSoC_RISCV;
  MPSoC_MPRAM -> MPSoC_RISCV;
  MPSoC_MSI -> MPSoC_RISCV;
  MPSoC_NoC -> MPSoC_RISCV;
  MPSoC_SPRAM -> MPSoC_RISCV;
  MPSoC_UART -> MPSoC_RISCV;

  MPSoC_DBG -> SoC_RISCV;
  MPSoC_DMA -> SoC_RISCV;
  MPSoC_GPIO -> SoC_RISCV;
  MPSoC_MPI -> SoC_RISCV;
  MPSoC_MPRAM -> SoC_RISCV;
  MPSoC_MSI -> SoC_RISCV;
  MPSoC_NoC -> SoC_RISCV;
  MPSoC_SPRAM -> SoC_RISCV;
  MPSoC_UART -> SoC_RISCV;

  MPSoC_DBG -> PU_RISCV;
  MPSoC_DMA -> PU_RISCV;
  MPSoC_GPIO -> PU_RISCV;
  MPSoC_MPI -> PU_RISCV;
  MPSoC_MPRAM -> PU_RISCV;
  MPSoC_MSI -> PU_RISCV;
  MPSoC_SPRAM -> PU_RISCV;
  MPSoC_UART -> PU_RISCV;

  // Architecture -> Environment
  PU_RISCV -> PU_DV;

  SoC_RISCV -> SoC_DV;

  MPSoC_RISCV -> MPSoC_DV;
}
