
FreeRTOS_Weerstation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087cc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  0800888c  0800888c  0001888c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b54  08008b54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008b54  08008b54  00018b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b5c  08008b5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b5c  08008b5c  00018b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b60  08008b60  00018b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001830  20000070  08008bd4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200018a0  08008bd4  000218a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d333  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003705  00000000  00000000  0003d3cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  00040ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001588  00000000  00000000  000421b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005075  00000000  00000000  00043738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019863  00000000  00000000  000487ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071139  00000000  00000000  00062010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3149  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005980  00000000  00000000  000d319c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008874 	.word	0x08008874

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08008874 	.word	0x08008874

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_ldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d115      	bne.n	8000274 <__aeabi_ldivmod+0x30>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d113      	bne.n	8000274 <__aeabi_ldivmod+0x30>
 800024c:	2900      	cmp	r1, #0
 800024e:	db06      	blt.n	800025e <__aeabi_ldivmod+0x1a>
 8000250:	dc01      	bgt.n	8000256 <__aeabi_ldivmod+0x12>
 8000252:	2800      	cmp	r0, #0
 8000254:	d006      	beq.n	8000264 <__aeabi_ldivmod+0x20>
 8000256:	2000      	movs	r0, #0
 8000258:	43c0      	mvns	r0, r0
 800025a:	0841      	lsrs	r1, r0, #1
 800025c:	e002      	b.n	8000264 <__aeabi_ldivmod+0x20>
 800025e:	2180      	movs	r1, #128	; 0x80
 8000260:	0609      	lsls	r1, r1, #24
 8000262:	2000      	movs	r0, #0
 8000264:	b407      	push	{r0, r1, r2}
 8000266:	4802      	ldr	r0, [pc, #8]	; (8000270 <__aeabi_ldivmod+0x2c>)
 8000268:	a101      	add	r1, pc, #4	; (adr r1, 8000270 <__aeabi_ldivmod+0x2c>)
 800026a:	1840      	adds	r0, r0, r1
 800026c:	9002      	str	r0, [sp, #8]
 800026e:	bd03      	pop	{r0, r1, pc}
 8000270:	ffffffd1 	.word	0xffffffd1
 8000274:	b403      	push	{r0, r1}
 8000276:	4668      	mov	r0, sp
 8000278:	b501      	push	{r0, lr}
 800027a:	9802      	ldr	r0, [sp, #8]
 800027c:	f000 f82e 	bl	80002dc <__gnu_ldivmod_helper>
 8000280:	9b01      	ldr	r3, [sp, #4]
 8000282:	469e      	mov	lr, r3
 8000284:	b002      	add	sp, #8
 8000286:	bc0c      	pop	{r2, r3}
 8000288:	4770      	bx	lr
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__aeabi_lmul>:
 800028c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028e:	0415      	lsls	r5, r2, #16
 8000290:	0c2d      	lsrs	r5, r5, #16
 8000292:	000f      	movs	r7, r1
 8000294:	0001      	movs	r1, r0
 8000296:	002e      	movs	r6, r5
 8000298:	46c6      	mov	lr, r8
 800029a:	4684      	mov	ip, r0
 800029c:	0400      	lsls	r0, r0, #16
 800029e:	0c14      	lsrs	r4, r2, #16
 80002a0:	0c00      	lsrs	r0, r0, #16
 80002a2:	0c09      	lsrs	r1, r1, #16
 80002a4:	4346      	muls	r6, r0
 80002a6:	434d      	muls	r5, r1
 80002a8:	4360      	muls	r0, r4
 80002aa:	4361      	muls	r1, r4
 80002ac:	1940      	adds	r0, r0, r5
 80002ae:	0c34      	lsrs	r4, r6, #16
 80002b0:	1824      	adds	r4, r4, r0
 80002b2:	b500      	push	{lr}
 80002b4:	42a5      	cmp	r5, r4
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x34>
 80002b8:	2080      	movs	r0, #128	; 0x80
 80002ba:	0240      	lsls	r0, r0, #9
 80002bc:	4680      	mov	r8, r0
 80002be:	4441      	add	r1, r8
 80002c0:	0c25      	lsrs	r5, r4, #16
 80002c2:	186d      	adds	r5, r5, r1
 80002c4:	4661      	mov	r1, ip
 80002c6:	4359      	muls	r1, r3
 80002c8:	437a      	muls	r2, r7
 80002ca:	0430      	lsls	r0, r6, #16
 80002cc:	1949      	adds	r1, r1, r5
 80002ce:	0424      	lsls	r4, r4, #16
 80002d0:	0c00      	lsrs	r0, r0, #16
 80002d2:	1820      	adds	r0, r4, r0
 80002d4:	1889      	adds	r1, r1, r2
 80002d6:	bc80      	pop	{r7}
 80002d8:	46b8      	mov	r8, r7
 80002da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002dc <__gnu_ldivmod_helper>:
 80002dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002de:	46ce      	mov	lr, r9
 80002e0:	4647      	mov	r7, r8
 80002e2:	b580      	push	{r7, lr}
 80002e4:	4691      	mov	r9, r2
 80002e6:	4698      	mov	r8, r3
 80002e8:	0004      	movs	r4, r0
 80002ea:	000d      	movs	r5, r1
 80002ec:	f000 fb80 	bl	80009f0 <__divdi3>
 80002f0:	0007      	movs	r7, r0
 80002f2:	000e      	movs	r6, r1
 80002f4:	0002      	movs	r2, r0
 80002f6:	000b      	movs	r3, r1
 80002f8:	4648      	mov	r0, r9
 80002fa:	4641      	mov	r1, r8
 80002fc:	f7ff ffc6 	bl	800028c <__aeabi_lmul>
 8000300:	1a24      	subs	r4, r4, r0
 8000302:	418d      	sbcs	r5, r1
 8000304:	9b08      	ldr	r3, [sp, #32]
 8000306:	0038      	movs	r0, r7
 8000308:	0031      	movs	r1, r6
 800030a:	601c      	str	r4, [r3, #0]
 800030c:	605d      	str	r5, [r3, #4]
 800030e:	bcc0      	pop	{r6, r7}
 8000310:	46b9      	mov	r9, r7
 8000312:	46b0      	mov	r8, r6
 8000314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000316:	46c0      	nop			; (mov r8, r8)

08000318 <__aeabi_ddiv>:
 8000318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800031a:	4657      	mov	r7, sl
 800031c:	464e      	mov	r6, r9
 800031e:	4645      	mov	r5, r8
 8000320:	46de      	mov	lr, fp
 8000322:	b5e0      	push	{r5, r6, r7, lr}
 8000324:	4681      	mov	r9, r0
 8000326:	0005      	movs	r5, r0
 8000328:	030c      	lsls	r4, r1, #12
 800032a:	0048      	lsls	r0, r1, #1
 800032c:	4692      	mov	sl, r2
 800032e:	001f      	movs	r7, r3
 8000330:	b085      	sub	sp, #20
 8000332:	0b24      	lsrs	r4, r4, #12
 8000334:	0d40      	lsrs	r0, r0, #21
 8000336:	0fce      	lsrs	r6, r1, #31
 8000338:	2800      	cmp	r0, #0
 800033a:	d059      	beq.n	80003f0 <__aeabi_ddiv+0xd8>
 800033c:	4b87      	ldr	r3, [pc, #540]	; (800055c <__aeabi_ddiv+0x244>)
 800033e:	4298      	cmp	r0, r3
 8000340:	d100      	bne.n	8000344 <__aeabi_ddiv+0x2c>
 8000342:	e098      	b.n	8000476 <__aeabi_ddiv+0x15e>
 8000344:	0f6b      	lsrs	r3, r5, #29
 8000346:	00e4      	lsls	r4, r4, #3
 8000348:	431c      	orrs	r4, r3
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	041b      	lsls	r3, r3, #16
 800034e:	4323      	orrs	r3, r4
 8000350:	4698      	mov	r8, r3
 8000352:	4b83      	ldr	r3, [pc, #524]	; (8000560 <__aeabi_ddiv+0x248>)
 8000354:	00ed      	lsls	r5, r5, #3
 8000356:	469b      	mov	fp, r3
 8000358:	2300      	movs	r3, #0
 800035a:	4699      	mov	r9, r3
 800035c:	4483      	add	fp, r0
 800035e:	9300      	str	r3, [sp, #0]
 8000360:	033c      	lsls	r4, r7, #12
 8000362:	007b      	lsls	r3, r7, #1
 8000364:	4650      	mov	r0, sl
 8000366:	0b24      	lsrs	r4, r4, #12
 8000368:	0d5b      	lsrs	r3, r3, #21
 800036a:	0fff      	lsrs	r7, r7, #31
 800036c:	2b00      	cmp	r3, #0
 800036e:	d067      	beq.n	8000440 <__aeabi_ddiv+0x128>
 8000370:	4a7a      	ldr	r2, [pc, #488]	; (800055c <__aeabi_ddiv+0x244>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d018      	beq.n	80003a8 <__aeabi_ddiv+0x90>
 8000376:	497a      	ldr	r1, [pc, #488]	; (8000560 <__aeabi_ddiv+0x248>)
 8000378:	0f42      	lsrs	r2, r0, #29
 800037a:	468c      	mov	ip, r1
 800037c:	00e4      	lsls	r4, r4, #3
 800037e:	4659      	mov	r1, fp
 8000380:	4314      	orrs	r4, r2
 8000382:	2280      	movs	r2, #128	; 0x80
 8000384:	4463      	add	r3, ip
 8000386:	0412      	lsls	r2, r2, #16
 8000388:	1acb      	subs	r3, r1, r3
 800038a:	4314      	orrs	r4, r2
 800038c:	469b      	mov	fp, r3
 800038e:	00c2      	lsls	r2, r0, #3
 8000390:	2000      	movs	r0, #0
 8000392:	0033      	movs	r3, r6
 8000394:	407b      	eors	r3, r7
 8000396:	469a      	mov	sl, r3
 8000398:	464b      	mov	r3, r9
 800039a:	2b0f      	cmp	r3, #15
 800039c:	d900      	bls.n	80003a0 <__aeabi_ddiv+0x88>
 800039e:	e0ef      	b.n	8000580 <__aeabi_ddiv+0x268>
 80003a0:	4970      	ldr	r1, [pc, #448]	; (8000564 <__aeabi_ddiv+0x24c>)
 80003a2:	009b      	lsls	r3, r3, #2
 80003a4:	58cb      	ldr	r3, [r1, r3]
 80003a6:	469f      	mov	pc, r3
 80003a8:	4b6f      	ldr	r3, [pc, #444]	; (8000568 <__aeabi_ddiv+0x250>)
 80003aa:	4652      	mov	r2, sl
 80003ac:	469c      	mov	ip, r3
 80003ae:	4322      	orrs	r2, r4
 80003b0:	44e3      	add	fp, ip
 80003b2:	2a00      	cmp	r2, #0
 80003b4:	d000      	beq.n	80003b8 <__aeabi_ddiv+0xa0>
 80003b6:	e095      	b.n	80004e4 <__aeabi_ddiv+0x1cc>
 80003b8:	4649      	mov	r1, r9
 80003ba:	2302      	movs	r3, #2
 80003bc:	4319      	orrs	r1, r3
 80003be:	4689      	mov	r9, r1
 80003c0:	2400      	movs	r4, #0
 80003c2:	2002      	movs	r0, #2
 80003c4:	e7e5      	b.n	8000392 <__aeabi_ddiv+0x7a>
 80003c6:	2300      	movs	r3, #0
 80003c8:	2400      	movs	r4, #0
 80003ca:	2500      	movs	r5, #0
 80003cc:	4652      	mov	r2, sl
 80003ce:	051b      	lsls	r3, r3, #20
 80003d0:	4323      	orrs	r3, r4
 80003d2:	07d2      	lsls	r2, r2, #31
 80003d4:	4313      	orrs	r3, r2
 80003d6:	0028      	movs	r0, r5
 80003d8:	0019      	movs	r1, r3
 80003da:	b005      	add	sp, #20
 80003dc:	bcf0      	pop	{r4, r5, r6, r7}
 80003de:	46bb      	mov	fp, r7
 80003e0:	46b2      	mov	sl, r6
 80003e2:	46a9      	mov	r9, r5
 80003e4:	46a0      	mov	r8, r4
 80003e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003e8:	2400      	movs	r4, #0
 80003ea:	2500      	movs	r5, #0
 80003ec:	4b5b      	ldr	r3, [pc, #364]	; (800055c <__aeabi_ddiv+0x244>)
 80003ee:	e7ed      	b.n	80003cc <__aeabi_ddiv+0xb4>
 80003f0:	464b      	mov	r3, r9
 80003f2:	4323      	orrs	r3, r4
 80003f4:	4698      	mov	r8, r3
 80003f6:	d100      	bne.n	80003fa <__aeabi_ddiv+0xe2>
 80003f8:	e089      	b.n	800050e <__aeabi_ddiv+0x1f6>
 80003fa:	2c00      	cmp	r4, #0
 80003fc:	d100      	bne.n	8000400 <__aeabi_ddiv+0xe8>
 80003fe:	e1e0      	b.n	80007c2 <__aeabi_ddiv+0x4aa>
 8000400:	0020      	movs	r0, r4
 8000402:	f000 fad7 	bl	80009b4 <__clzsi2>
 8000406:	0001      	movs	r1, r0
 8000408:	0002      	movs	r2, r0
 800040a:	390b      	subs	r1, #11
 800040c:	231d      	movs	r3, #29
 800040e:	1a5b      	subs	r3, r3, r1
 8000410:	4649      	mov	r1, r9
 8000412:	0010      	movs	r0, r2
 8000414:	40d9      	lsrs	r1, r3
 8000416:	3808      	subs	r0, #8
 8000418:	4084      	lsls	r4, r0
 800041a:	000b      	movs	r3, r1
 800041c:	464d      	mov	r5, r9
 800041e:	4323      	orrs	r3, r4
 8000420:	4698      	mov	r8, r3
 8000422:	4085      	lsls	r5, r0
 8000424:	4851      	ldr	r0, [pc, #324]	; (800056c <__aeabi_ddiv+0x254>)
 8000426:	033c      	lsls	r4, r7, #12
 8000428:	1a83      	subs	r3, r0, r2
 800042a:	469b      	mov	fp, r3
 800042c:	2300      	movs	r3, #0
 800042e:	4699      	mov	r9, r3
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	007b      	lsls	r3, r7, #1
 8000434:	4650      	mov	r0, sl
 8000436:	0b24      	lsrs	r4, r4, #12
 8000438:	0d5b      	lsrs	r3, r3, #21
 800043a:	0fff      	lsrs	r7, r7, #31
 800043c:	2b00      	cmp	r3, #0
 800043e:	d197      	bne.n	8000370 <__aeabi_ddiv+0x58>
 8000440:	4652      	mov	r2, sl
 8000442:	4322      	orrs	r2, r4
 8000444:	d055      	beq.n	80004f2 <__aeabi_ddiv+0x1da>
 8000446:	2c00      	cmp	r4, #0
 8000448:	d100      	bne.n	800044c <__aeabi_ddiv+0x134>
 800044a:	e1ca      	b.n	80007e2 <__aeabi_ddiv+0x4ca>
 800044c:	0020      	movs	r0, r4
 800044e:	f000 fab1 	bl	80009b4 <__clzsi2>
 8000452:	0002      	movs	r2, r0
 8000454:	3a0b      	subs	r2, #11
 8000456:	231d      	movs	r3, #29
 8000458:	0001      	movs	r1, r0
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	4652      	mov	r2, sl
 800045e:	3908      	subs	r1, #8
 8000460:	40da      	lsrs	r2, r3
 8000462:	408c      	lsls	r4, r1
 8000464:	4314      	orrs	r4, r2
 8000466:	4652      	mov	r2, sl
 8000468:	408a      	lsls	r2, r1
 800046a:	4b41      	ldr	r3, [pc, #260]	; (8000570 <__aeabi_ddiv+0x258>)
 800046c:	4458      	add	r0, fp
 800046e:	469b      	mov	fp, r3
 8000470:	4483      	add	fp, r0
 8000472:	2000      	movs	r0, #0
 8000474:	e78d      	b.n	8000392 <__aeabi_ddiv+0x7a>
 8000476:	464b      	mov	r3, r9
 8000478:	4323      	orrs	r3, r4
 800047a:	4698      	mov	r8, r3
 800047c:	d140      	bne.n	8000500 <__aeabi_ddiv+0x1e8>
 800047e:	2308      	movs	r3, #8
 8000480:	4699      	mov	r9, r3
 8000482:	3b06      	subs	r3, #6
 8000484:	2500      	movs	r5, #0
 8000486:	4683      	mov	fp, r0
 8000488:	9300      	str	r3, [sp, #0]
 800048a:	e769      	b.n	8000360 <__aeabi_ddiv+0x48>
 800048c:	46b2      	mov	sl, r6
 800048e:	9b00      	ldr	r3, [sp, #0]
 8000490:	2b02      	cmp	r3, #2
 8000492:	d0a9      	beq.n	80003e8 <__aeabi_ddiv+0xd0>
 8000494:	2b03      	cmp	r3, #3
 8000496:	d100      	bne.n	800049a <__aeabi_ddiv+0x182>
 8000498:	e211      	b.n	80008be <__aeabi_ddiv+0x5a6>
 800049a:	2b01      	cmp	r3, #1
 800049c:	d093      	beq.n	80003c6 <__aeabi_ddiv+0xae>
 800049e:	4a35      	ldr	r2, [pc, #212]	; (8000574 <__aeabi_ddiv+0x25c>)
 80004a0:	445a      	add	r2, fp
 80004a2:	2a00      	cmp	r2, #0
 80004a4:	dc00      	bgt.n	80004a8 <__aeabi_ddiv+0x190>
 80004a6:	e13c      	b.n	8000722 <__aeabi_ddiv+0x40a>
 80004a8:	076b      	lsls	r3, r5, #29
 80004aa:	d000      	beq.n	80004ae <__aeabi_ddiv+0x196>
 80004ac:	e1a7      	b.n	80007fe <__aeabi_ddiv+0x4e6>
 80004ae:	08ed      	lsrs	r5, r5, #3
 80004b0:	4643      	mov	r3, r8
 80004b2:	01db      	lsls	r3, r3, #7
 80004b4:	d506      	bpl.n	80004c4 <__aeabi_ddiv+0x1ac>
 80004b6:	4642      	mov	r2, r8
 80004b8:	4b2f      	ldr	r3, [pc, #188]	; (8000578 <__aeabi_ddiv+0x260>)
 80004ba:	401a      	ands	r2, r3
 80004bc:	4690      	mov	r8, r2
 80004be:	2280      	movs	r2, #128	; 0x80
 80004c0:	00d2      	lsls	r2, r2, #3
 80004c2:	445a      	add	r2, fp
 80004c4:	4b2d      	ldr	r3, [pc, #180]	; (800057c <__aeabi_ddiv+0x264>)
 80004c6:	429a      	cmp	r2, r3
 80004c8:	dc8e      	bgt.n	80003e8 <__aeabi_ddiv+0xd0>
 80004ca:	4643      	mov	r3, r8
 80004cc:	0552      	lsls	r2, r2, #21
 80004ce:	0758      	lsls	r0, r3, #29
 80004d0:	025c      	lsls	r4, r3, #9
 80004d2:	4305      	orrs	r5, r0
 80004d4:	0b24      	lsrs	r4, r4, #12
 80004d6:	0d53      	lsrs	r3, r2, #21
 80004d8:	e778      	b.n	80003cc <__aeabi_ddiv+0xb4>
 80004da:	46ba      	mov	sl, r7
 80004dc:	46a0      	mov	r8, r4
 80004de:	0015      	movs	r5, r2
 80004e0:	9000      	str	r0, [sp, #0]
 80004e2:	e7d4      	b.n	800048e <__aeabi_ddiv+0x176>
 80004e4:	464a      	mov	r2, r9
 80004e6:	2303      	movs	r3, #3
 80004e8:	431a      	orrs	r2, r3
 80004ea:	4691      	mov	r9, r2
 80004ec:	2003      	movs	r0, #3
 80004ee:	4652      	mov	r2, sl
 80004f0:	e74f      	b.n	8000392 <__aeabi_ddiv+0x7a>
 80004f2:	4649      	mov	r1, r9
 80004f4:	2301      	movs	r3, #1
 80004f6:	4319      	orrs	r1, r3
 80004f8:	4689      	mov	r9, r1
 80004fa:	2400      	movs	r4, #0
 80004fc:	2001      	movs	r0, #1
 80004fe:	e748      	b.n	8000392 <__aeabi_ddiv+0x7a>
 8000500:	230c      	movs	r3, #12
 8000502:	4699      	mov	r9, r3
 8000504:	3b09      	subs	r3, #9
 8000506:	46a0      	mov	r8, r4
 8000508:	4683      	mov	fp, r0
 800050a:	9300      	str	r3, [sp, #0]
 800050c:	e728      	b.n	8000360 <__aeabi_ddiv+0x48>
 800050e:	2304      	movs	r3, #4
 8000510:	4699      	mov	r9, r3
 8000512:	2300      	movs	r3, #0
 8000514:	469b      	mov	fp, r3
 8000516:	3301      	adds	r3, #1
 8000518:	2500      	movs	r5, #0
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	e720      	b.n	8000360 <__aeabi_ddiv+0x48>
 800051e:	2300      	movs	r3, #0
 8000520:	2480      	movs	r4, #128	; 0x80
 8000522:	469a      	mov	sl, r3
 8000524:	2500      	movs	r5, #0
 8000526:	4b0d      	ldr	r3, [pc, #52]	; (800055c <__aeabi_ddiv+0x244>)
 8000528:	0324      	lsls	r4, r4, #12
 800052a:	e74f      	b.n	80003cc <__aeabi_ddiv+0xb4>
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	4641      	mov	r1, r8
 8000530:	031b      	lsls	r3, r3, #12
 8000532:	4219      	tst	r1, r3
 8000534:	d008      	beq.n	8000548 <__aeabi_ddiv+0x230>
 8000536:	421c      	tst	r4, r3
 8000538:	d106      	bne.n	8000548 <__aeabi_ddiv+0x230>
 800053a:	431c      	orrs	r4, r3
 800053c:	0324      	lsls	r4, r4, #12
 800053e:	46ba      	mov	sl, r7
 8000540:	0015      	movs	r5, r2
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <__aeabi_ddiv+0x244>)
 8000544:	0b24      	lsrs	r4, r4, #12
 8000546:	e741      	b.n	80003cc <__aeabi_ddiv+0xb4>
 8000548:	2480      	movs	r4, #128	; 0x80
 800054a:	4643      	mov	r3, r8
 800054c:	0324      	lsls	r4, r4, #12
 800054e:	431c      	orrs	r4, r3
 8000550:	0324      	lsls	r4, r4, #12
 8000552:	46b2      	mov	sl, r6
 8000554:	4b01      	ldr	r3, [pc, #4]	; (800055c <__aeabi_ddiv+0x244>)
 8000556:	0b24      	lsrs	r4, r4, #12
 8000558:	e738      	b.n	80003cc <__aeabi_ddiv+0xb4>
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	000007ff 	.word	0x000007ff
 8000560:	fffffc01 	.word	0xfffffc01
 8000564:	08008a34 	.word	0x08008a34
 8000568:	fffff801 	.word	0xfffff801
 800056c:	fffffc0d 	.word	0xfffffc0d
 8000570:	000003f3 	.word	0x000003f3
 8000574:	000003ff 	.word	0x000003ff
 8000578:	feffffff 	.word	0xfeffffff
 800057c:	000007fe 	.word	0x000007fe
 8000580:	4544      	cmp	r4, r8
 8000582:	d200      	bcs.n	8000586 <__aeabi_ddiv+0x26e>
 8000584:	e116      	b.n	80007b4 <__aeabi_ddiv+0x49c>
 8000586:	d100      	bne.n	800058a <__aeabi_ddiv+0x272>
 8000588:	e111      	b.n	80007ae <__aeabi_ddiv+0x496>
 800058a:	2301      	movs	r3, #1
 800058c:	425b      	negs	r3, r3
 800058e:	469c      	mov	ip, r3
 8000590:	002e      	movs	r6, r5
 8000592:	4640      	mov	r0, r8
 8000594:	2500      	movs	r5, #0
 8000596:	44e3      	add	fp, ip
 8000598:	0223      	lsls	r3, r4, #8
 800059a:	0e14      	lsrs	r4, r2, #24
 800059c:	431c      	orrs	r4, r3
 800059e:	0c1b      	lsrs	r3, r3, #16
 80005a0:	4699      	mov	r9, r3
 80005a2:	0423      	lsls	r3, r4, #16
 80005a4:	0c1f      	lsrs	r7, r3, #16
 80005a6:	0212      	lsls	r2, r2, #8
 80005a8:	4649      	mov	r1, r9
 80005aa:	9200      	str	r2, [sp, #0]
 80005ac:	9701      	str	r7, [sp, #4]
 80005ae:	f7ff fe43 	bl	8000238 <__aeabi_uidivmod>
 80005b2:	0002      	movs	r2, r0
 80005b4:	437a      	muls	r2, r7
 80005b6:	040b      	lsls	r3, r1, #16
 80005b8:	0c31      	lsrs	r1, r6, #16
 80005ba:	4680      	mov	r8, r0
 80005bc:	4319      	orrs	r1, r3
 80005be:	428a      	cmp	r2, r1
 80005c0:	d90b      	bls.n	80005da <__aeabi_ddiv+0x2c2>
 80005c2:	2301      	movs	r3, #1
 80005c4:	425b      	negs	r3, r3
 80005c6:	469c      	mov	ip, r3
 80005c8:	1909      	adds	r1, r1, r4
 80005ca:	44e0      	add	r8, ip
 80005cc:	428c      	cmp	r4, r1
 80005ce:	d804      	bhi.n	80005da <__aeabi_ddiv+0x2c2>
 80005d0:	428a      	cmp	r2, r1
 80005d2:	d902      	bls.n	80005da <__aeabi_ddiv+0x2c2>
 80005d4:	1e83      	subs	r3, r0, #2
 80005d6:	4698      	mov	r8, r3
 80005d8:	1909      	adds	r1, r1, r4
 80005da:	1a88      	subs	r0, r1, r2
 80005dc:	4649      	mov	r1, r9
 80005de:	f7ff fe2b 	bl	8000238 <__aeabi_uidivmod>
 80005e2:	0409      	lsls	r1, r1, #16
 80005e4:	468c      	mov	ip, r1
 80005e6:	0431      	lsls	r1, r6, #16
 80005e8:	4666      	mov	r6, ip
 80005ea:	9a01      	ldr	r2, [sp, #4]
 80005ec:	0c09      	lsrs	r1, r1, #16
 80005ee:	4342      	muls	r2, r0
 80005f0:	0003      	movs	r3, r0
 80005f2:	4331      	orrs	r1, r6
 80005f4:	428a      	cmp	r2, r1
 80005f6:	d904      	bls.n	8000602 <__aeabi_ddiv+0x2ea>
 80005f8:	1909      	adds	r1, r1, r4
 80005fa:	3b01      	subs	r3, #1
 80005fc:	428c      	cmp	r4, r1
 80005fe:	d800      	bhi.n	8000602 <__aeabi_ddiv+0x2ea>
 8000600:	e111      	b.n	8000826 <__aeabi_ddiv+0x50e>
 8000602:	1a89      	subs	r1, r1, r2
 8000604:	4642      	mov	r2, r8
 8000606:	9e00      	ldr	r6, [sp, #0]
 8000608:	0412      	lsls	r2, r2, #16
 800060a:	431a      	orrs	r2, r3
 800060c:	0c33      	lsrs	r3, r6, #16
 800060e:	001f      	movs	r7, r3
 8000610:	0c10      	lsrs	r0, r2, #16
 8000612:	4690      	mov	r8, r2
 8000614:	9302      	str	r3, [sp, #8]
 8000616:	0413      	lsls	r3, r2, #16
 8000618:	0432      	lsls	r2, r6, #16
 800061a:	0c16      	lsrs	r6, r2, #16
 800061c:	0032      	movs	r2, r6
 800061e:	0c1b      	lsrs	r3, r3, #16
 8000620:	435a      	muls	r2, r3
 8000622:	9603      	str	r6, [sp, #12]
 8000624:	437b      	muls	r3, r7
 8000626:	4346      	muls	r6, r0
 8000628:	4378      	muls	r0, r7
 800062a:	0c17      	lsrs	r7, r2, #16
 800062c:	46bc      	mov	ip, r7
 800062e:	199b      	adds	r3, r3, r6
 8000630:	4463      	add	r3, ip
 8000632:	429e      	cmp	r6, r3
 8000634:	d903      	bls.n	800063e <__aeabi_ddiv+0x326>
 8000636:	2680      	movs	r6, #128	; 0x80
 8000638:	0276      	lsls	r6, r6, #9
 800063a:	46b4      	mov	ip, r6
 800063c:	4460      	add	r0, ip
 800063e:	0c1e      	lsrs	r6, r3, #16
 8000640:	1830      	adds	r0, r6, r0
 8000642:	0416      	lsls	r6, r2, #16
 8000644:	041b      	lsls	r3, r3, #16
 8000646:	0c36      	lsrs	r6, r6, #16
 8000648:	199e      	adds	r6, r3, r6
 800064a:	4281      	cmp	r1, r0
 800064c:	d200      	bcs.n	8000650 <__aeabi_ddiv+0x338>
 800064e:	e09c      	b.n	800078a <__aeabi_ddiv+0x472>
 8000650:	d100      	bne.n	8000654 <__aeabi_ddiv+0x33c>
 8000652:	e097      	b.n	8000784 <__aeabi_ddiv+0x46c>
 8000654:	1bae      	subs	r6, r5, r6
 8000656:	1a09      	subs	r1, r1, r0
 8000658:	42b5      	cmp	r5, r6
 800065a:	4180      	sbcs	r0, r0
 800065c:	4240      	negs	r0, r0
 800065e:	1a08      	subs	r0, r1, r0
 8000660:	4284      	cmp	r4, r0
 8000662:	d100      	bne.n	8000666 <__aeabi_ddiv+0x34e>
 8000664:	e111      	b.n	800088a <__aeabi_ddiv+0x572>
 8000666:	4649      	mov	r1, r9
 8000668:	f7ff fde6 	bl	8000238 <__aeabi_uidivmod>
 800066c:	9a01      	ldr	r2, [sp, #4]
 800066e:	040b      	lsls	r3, r1, #16
 8000670:	4342      	muls	r2, r0
 8000672:	0c31      	lsrs	r1, r6, #16
 8000674:	0005      	movs	r5, r0
 8000676:	4319      	orrs	r1, r3
 8000678:	428a      	cmp	r2, r1
 800067a:	d907      	bls.n	800068c <__aeabi_ddiv+0x374>
 800067c:	1909      	adds	r1, r1, r4
 800067e:	3d01      	subs	r5, #1
 8000680:	428c      	cmp	r4, r1
 8000682:	d803      	bhi.n	800068c <__aeabi_ddiv+0x374>
 8000684:	428a      	cmp	r2, r1
 8000686:	d901      	bls.n	800068c <__aeabi_ddiv+0x374>
 8000688:	1e85      	subs	r5, r0, #2
 800068a:	1909      	adds	r1, r1, r4
 800068c:	1a88      	subs	r0, r1, r2
 800068e:	4649      	mov	r1, r9
 8000690:	f7ff fdd2 	bl	8000238 <__aeabi_uidivmod>
 8000694:	0409      	lsls	r1, r1, #16
 8000696:	468c      	mov	ip, r1
 8000698:	0431      	lsls	r1, r6, #16
 800069a:	4666      	mov	r6, ip
 800069c:	9a01      	ldr	r2, [sp, #4]
 800069e:	0c09      	lsrs	r1, r1, #16
 80006a0:	4342      	muls	r2, r0
 80006a2:	0003      	movs	r3, r0
 80006a4:	4331      	orrs	r1, r6
 80006a6:	428a      	cmp	r2, r1
 80006a8:	d907      	bls.n	80006ba <__aeabi_ddiv+0x3a2>
 80006aa:	1909      	adds	r1, r1, r4
 80006ac:	3b01      	subs	r3, #1
 80006ae:	428c      	cmp	r4, r1
 80006b0:	d803      	bhi.n	80006ba <__aeabi_ddiv+0x3a2>
 80006b2:	428a      	cmp	r2, r1
 80006b4:	d901      	bls.n	80006ba <__aeabi_ddiv+0x3a2>
 80006b6:	1e83      	subs	r3, r0, #2
 80006b8:	1909      	adds	r1, r1, r4
 80006ba:	9e03      	ldr	r6, [sp, #12]
 80006bc:	1a89      	subs	r1, r1, r2
 80006be:	0032      	movs	r2, r6
 80006c0:	042d      	lsls	r5, r5, #16
 80006c2:	431d      	orrs	r5, r3
 80006c4:	9f02      	ldr	r7, [sp, #8]
 80006c6:	042b      	lsls	r3, r5, #16
 80006c8:	0c1b      	lsrs	r3, r3, #16
 80006ca:	435a      	muls	r2, r3
 80006cc:	437b      	muls	r3, r7
 80006ce:	469c      	mov	ip, r3
 80006d0:	0c28      	lsrs	r0, r5, #16
 80006d2:	4346      	muls	r6, r0
 80006d4:	0c13      	lsrs	r3, r2, #16
 80006d6:	44b4      	add	ip, r6
 80006d8:	4463      	add	r3, ip
 80006da:	4378      	muls	r0, r7
 80006dc:	429e      	cmp	r6, r3
 80006de:	d903      	bls.n	80006e8 <__aeabi_ddiv+0x3d0>
 80006e0:	2680      	movs	r6, #128	; 0x80
 80006e2:	0276      	lsls	r6, r6, #9
 80006e4:	46b4      	mov	ip, r6
 80006e6:	4460      	add	r0, ip
 80006e8:	0c1e      	lsrs	r6, r3, #16
 80006ea:	0412      	lsls	r2, r2, #16
 80006ec:	041b      	lsls	r3, r3, #16
 80006ee:	0c12      	lsrs	r2, r2, #16
 80006f0:	1830      	adds	r0, r6, r0
 80006f2:	189b      	adds	r3, r3, r2
 80006f4:	4281      	cmp	r1, r0
 80006f6:	d306      	bcc.n	8000706 <__aeabi_ddiv+0x3ee>
 80006f8:	d002      	beq.n	8000700 <__aeabi_ddiv+0x3e8>
 80006fa:	2301      	movs	r3, #1
 80006fc:	431d      	orrs	r5, r3
 80006fe:	e6ce      	b.n	800049e <__aeabi_ddiv+0x186>
 8000700:	2b00      	cmp	r3, #0
 8000702:	d100      	bne.n	8000706 <__aeabi_ddiv+0x3ee>
 8000704:	e6cb      	b.n	800049e <__aeabi_ddiv+0x186>
 8000706:	1861      	adds	r1, r4, r1
 8000708:	1e6e      	subs	r6, r5, #1
 800070a:	42a1      	cmp	r1, r4
 800070c:	d200      	bcs.n	8000710 <__aeabi_ddiv+0x3f8>
 800070e:	e0a4      	b.n	800085a <__aeabi_ddiv+0x542>
 8000710:	4281      	cmp	r1, r0
 8000712:	d200      	bcs.n	8000716 <__aeabi_ddiv+0x3fe>
 8000714:	e0c9      	b.n	80008aa <__aeabi_ddiv+0x592>
 8000716:	d100      	bne.n	800071a <__aeabi_ddiv+0x402>
 8000718:	e0d9      	b.n	80008ce <__aeabi_ddiv+0x5b6>
 800071a:	0035      	movs	r5, r6
 800071c:	e7ed      	b.n	80006fa <__aeabi_ddiv+0x3e2>
 800071e:	2501      	movs	r5, #1
 8000720:	426d      	negs	r5, r5
 8000722:	2101      	movs	r1, #1
 8000724:	1a89      	subs	r1, r1, r2
 8000726:	2938      	cmp	r1, #56	; 0x38
 8000728:	dd00      	ble.n	800072c <__aeabi_ddiv+0x414>
 800072a:	e64c      	b.n	80003c6 <__aeabi_ddiv+0xae>
 800072c:	291f      	cmp	r1, #31
 800072e:	dc00      	bgt.n	8000732 <__aeabi_ddiv+0x41a>
 8000730:	e07f      	b.n	8000832 <__aeabi_ddiv+0x51a>
 8000732:	231f      	movs	r3, #31
 8000734:	425b      	negs	r3, r3
 8000736:	1a9a      	subs	r2, r3, r2
 8000738:	4643      	mov	r3, r8
 800073a:	40d3      	lsrs	r3, r2
 800073c:	2920      	cmp	r1, #32
 800073e:	d004      	beq.n	800074a <__aeabi_ddiv+0x432>
 8000740:	4644      	mov	r4, r8
 8000742:	4a65      	ldr	r2, [pc, #404]	; (80008d8 <__aeabi_ddiv+0x5c0>)
 8000744:	445a      	add	r2, fp
 8000746:	4094      	lsls	r4, r2
 8000748:	4325      	orrs	r5, r4
 800074a:	1e6a      	subs	r2, r5, #1
 800074c:	4195      	sbcs	r5, r2
 800074e:	2207      	movs	r2, #7
 8000750:	432b      	orrs	r3, r5
 8000752:	0015      	movs	r5, r2
 8000754:	2400      	movs	r4, #0
 8000756:	401d      	ands	r5, r3
 8000758:	421a      	tst	r2, r3
 800075a:	d100      	bne.n	800075e <__aeabi_ddiv+0x446>
 800075c:	e0a1      	b.n	80008a2 <__aeabi_ddiv+0x58a>
 800075e:	220f      	movs	r2, #15
 8000760:	2400      	movs	r4, #0
 8000762:	401a      	ands	r2, r3
 8000764:	2a04      	cmp	r2, #4
 8000766:	d100      	bne.n	800076a <__aeabi_ddiv+0x452>
 8000768:	e098      	b.n	800089c <__aeabi_ddiv+0x584>
 800076a:	1d1a      	adds	r2, r3, #4
 800076c:	429a      	cmp	r2, r3
 800076e:	419b      	sbcs	r3, r3
 8000770:	425b      	negs	r3, r3
 8000772:	18e4      	adds	r4, r4, r3
 8000774:	0013      	movs	r3, r2
 8000776:	0222      	lsls	r2, r4, #8
 8000778:	d400      	bmi.n	800077c <__aeabi_ddiv+0x464>
 800077a:	e08f      	b.n	800089c <__aeabi_ddiv+0x584>
 800077c:	2301      	movs	r3, #1
 800077e:	2400      	movs	r4, #0
 8000780:	2500      	movs	r5, #0
 8000782:	e623      	b.n	80003cc <__aeabi_ddiv+0xb4>
 8000784:	42b5      	cmp	r5, r6
 8000786:	d300      	bcc.n	800078a <__aeabi_ddiv+0x472>
 8000788:	e764      	b.n	8000654 <__aeabi_ddiv+0x33c>
 800078a:	4643      	mov	r3, r8
 800078c:	1e5a      	subs	r2, r3, #1
 800078e:	9b00      	ldr	r3, [sp, #0]
 8000790:	469c      	mov	ip, r3
 8000792:	4465      	add	r5, ip
 8000794:	001f      	movs	r7, r3
 8000796:	429d      	cmp	r5, r3
 8000798:	419b      	sbcs	r3, r3
 800079a:	425b      	negs	r3, r3
 800079c:	191b      	adds	r3, r3, r4
 800079e:	18c9      	adds	r1, r1, r3
 80007a0:	428c      	cmp	r4, r1
 80007a2:	d23a      	bcs.n	800081a <__aeabi_ddiv+0x502>
 80007a4:	4288      	cmp	r0, r1
 80007a6:	d863      	bhi.n	8000870 <__aeabi_ddiv+0x558>
 80007a8:	d060      	beq.n	800086c <__aeabi_ddiv+0x554>
 80007aa:	4690      	mov	r8, r2
 80007ac:	e752      	b.n	8000654 <__aeabi_ddiv+0x33c>
 80007ae:	42aa      	cmp	r2, r5
 80007b0:	d900      	bls.n	80007b4 <__aeabi_ddiv+0x49c>
 80007b2:	e6ea      	b.n	800058a <__aeabi_ddiv+0x272>
 80007b4:	4643      	mov	r3, r8
 80007b6:	07de      	lsls	r6, r3, #31
 80007b8:	0858      	lsrs	r0, r3, #1
 80007ba:	086b      	lsrs	r3, r5, #1
 80007bc:	431e      	orrs	r6, r3
 80007be:	07ed      	lsls	r5, r5, #31
 80007c0:	e6ea      	b.n	8000598 <__aeabi_ddiv+0x280>
 80007c2:	4648      	mov	r0, r9
 80007c4:	f000 f8f6 	bl	80009b4 <__clzsi2>
 80007c8:	0001      	movs	r1, r0
 80007ca:	0002      	movs	r2, r0
 80007cc:	3115      	adds	r1, #21
 80007ce:	3220      	adds	r2, #32
 80007d0:	291c      	cmp	r1, #28
 80007d2:	dc00      	bgt.n	80007d6 <__aeabi_ddiv+0x4be>
 80007d4:	e61a      	b.n	800040c <__aeabi_ddiv+0xf4>
 80007d6:	464b      	mov	r3, r9
 80007d8:	3808      	subs	r0, #8
 80007da:	4083      	lsls	r3, r0
 80007dc:	2500      	movs	r5, #0
 80007de:	4698      	mov	r8, r3
 80007e0:	e620      	b.n	8000424 <__aeabi_ddiv+0x10c>
 80007e2:	f000 f8e7 	bl	80009b4 <__clzsi2>
 80007e6:	0003      	movs	r3, r0
 80007e8:	001a      	movs	r2, r3
 80007ea:	3215      	adds	r2, #21
 80007ec:	3020      	adds	r0, #32
 80007ee:	2a1c      	cmp	r2, #28
 80007f0:	dc00      	bgt.n	80007f4 <__aeabi_ddiv+0x4dc>
 80007f2:	e630      	b.n	8000456 <__aeabi_ddiv+0x13e>
 80007f4:	4654      	mov	r4, sl
 80007f6:	3b08      	subs	r3, #8
 80007f8:	2200      	movs	r2, #0
 80007fa:	409c      	lsls	r4, r3
 80007fc:	e635      	b.n	800046a <__aeabi_ddiv+0x152>
 80007fe:	230f      	movs	r3, #15
 8000800:	402b      	ands	r3, r5
 8000802:	2b04      	cmp	r3, #4
 8000804:	d100      	bne.n	8000808 <__aeabi_ddiv+0x4f0>
 8000806:	e652      	b.n	80004ae <__aeabi_ddiv+0x196>
 8000808:	2305      	movs	r3, #5
 800080a:	425b      	negs	r3, r3
 800080c:	42ab      	cmp	r3, r5
 800080e:	419b      	sbcs	r3, r3
 8000810:	3504      	adds	r5, #4
 8000812:	425b      	negs	r3, r3
 8000814:	08ed      	lsrs	r5, r5, #3
 8000816:	4498      	add	r8, r3
 8000818:	e64a      	b.n	80004b0 <__aeabi_ddiv+0x198>
 800081a:	428c      	cmp	r4, r1
 800081c:	d1c5      	bne.n	80007aa <__aeabi_ddiv+0x492>
 800081e:	42af      	cmp	r7, r5
 8000820:	d9c0      	bls.n	80007a4 <__aeabi_ddiv+0x48c>
 8000822:	4690      	mov	r8, r2
 8000824:	e716      	b.n	8000654 <__aeabi_ddiv+0x33c>
 8000826:	428a      	cmp	r2, r1
 8000828:	d800      	bhi.n	800082c <__aeabi_ddiv+0x514>
 800082a:	e6ea      	b.n	8000602 <__aeabi_ddiv+0x2ea>
 800082c:	1e83      	subs	r3, r0, #2
 800082e:	1909      	adds	r1, r1, r4
 8000830:	e6e7      	b.n	8000602 <__aeabi_ddiv+0x2ea>
 8000832:	4a2a      	ldr	r2, [pc, #168]	; (80008dc <__aeabi_ddiv+0x5c4>)
 8000834:	0028      	movs	r0, r5
 8000836:	445a      	add	r2, fp
 8000838:	4643      	mov	r3, r8
 800083a:	4095      	lsls	r5, r2
 800083c:	4093      	lsls	r3, r2
 800083e:	40c8      	lsrs	r0, r1
 8000840:	1e6a      	subs	r2, r5, #1
 8000842:	4195      	sbcs	r5, r2
 8000844:	4644      	mov	r4, r8
 8000846:	4303      	orrs	r3, r0
 8000848:	432b      	orrs	r3, r5
 800084a:	40cc      	lsrs	r4, r1
 800084c:	075a      	lsls	r2, r3, #29
 800084e:	d092      	beq.n	8000776 <__aeabi_ddiv+0x45e>
 8000850:	220f      	movs	r2, #15
 8000852:	401a      	ands	r2, r3
 8000854:	2a04      	cmp	r2, #4
 8000856:	d188      	bne.n	800076a <__aeabi_ddiv+0x452>
 8000858:	e78d      	b.n	8000776 <__aeabi_ddiv+0x45e>
 800085a:	0035      	movs	r5, r6
 800085c:	4281      	cmp	r1, r0
 800085e:	d000      	beq.n	8000862 <__aeabi_ddiv+0x54a>
 8000860:	e74b      	b.n	80006fa <__aeabi_ddiv+0x3e2>
 8000862:	9a00      	ldr	r2, [sp, #0]
 8000864:	4293      	cmp	r3, r2
 8000866:	d000      	beq.n	800086a <__aeabi_ddiv+0x552>
 8000868:	e747      	b.n	80006fa <__aeabi_ddiv+0x3e2>
 800086a:	e618      	b.n	800049e <__aeabi_ddiv+0x186>
 800086c:	42ae      	cmp	r6, r5
 800086e:	d99c      	bls.n	80007aa <__aeabi_ddiv+0x492>
 8000870:	2302      	movs	r3, #2
 8000872:	425b      	negs	r3, r3
 8000874:	469c      	mov	ip, r3
 8000876:	9b00      	ldr	r3, [sp, #0]
 8000878:	44e0      	add	r8, ip
 800087a:	469c      	mov	ip, r3
 800087c:	4465      	add	r5, ip
 800087e:	429d      	cmp	r5, r3
 8000880:	419b      	sbcs	r3, r3
 8000882:	425b      	negs	r3, r3
 8000884:	191b      	adds	r3, r3, r4
 8000886:	18c9      	adds	r1, r1, r3
 8000888:	e6e4      	b.n	8000654 <__aeabi_ddiv+0x33c>
 800088a:	4a15      	ldr	r2, [pc, #84]	; (80008e0 <__aeabi_ddiv+0x5c8>)
 800088c:	445a      	add	r2, fp
 800088e:	2a00      	cmp	r2, #0
 8000890:	dc00      	bgt.n	8000894 <__aeabi_ddiv+0x57c>
 8000892:	e744      	b.n	800071e <__aeabi_ddiv+0x406>
 8000894:	2301      	movs	r3, #1
 8000896:	2500      	movs	r5, #0
 8000898:	4498      	add	r8, r3
 800089a:	e609      	b.n	80004b0 <__aeabi_ddiv+0x198>
 800089c:	0765      	lsls	r5, r4, #29
 800089e:	0264      	lsls	r4, r4, #9
 80008a0:	0b24      	lsrs	r4, r4, #12
 80008a2:	08db      	lsrs	r3, r3, #3
 80008a4:	431d      	orrs	r5, r3
 80008a6:	2300      	movs	r3, #0
 80008a8:	e590      	b.n	80003cc <__aeabi_ddiv+0xb4>
 80008aa:	9e00      	ldr	r6, [sp, #0]
 80008ac:	3d02      	subs	r5, #2
 80008ae:	0072      	lsls	r2, r6, #1
 80008b0:	42b2      	cmp	r2, r6
 80008b2:	41bf      	sbcs	r7, r7
 80008b4:	427f      	negs	r7, r7
 80008b6:	193c      	adds	r4, r7, r4
 80008b8:	1909      	adds	r1, r1, r4
 80008ba:	9200      	str	r2, [sp, #0]
 80008bc:	e7ce      	b.n	800085c <__aeabi_ddiv+0x544>
 80008be:	2480      	movs	r4, #128	; 0x80
 80008c0:	4643      	mov	r3, r8
 80008c2:	0324      	lsls	r4, r4, #12
 80008c4:	431c      	orrs	r4, r3
 80008c6:	0324      	lsls	r4, r4, #12
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <__aeabi_ddiv+0x5cc>)
 80008ca:	0b24      	lsrs	r4, r4, #12
 80008cc:	e57e      	b.n	80003cc <__aeabi_ddiv+0xb4>
 80008ce:	9a00      	ldr	r2, [sp, #0]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d3ea      	bcc.n	80008aa <__aeabi_ddiv+0x592>
 80008d4:	0035      	movs	r5, r6
 80008d6:	e7c4      	b.n	8000862 <__aeabi_ddiv+0x54a>
 80008d8:	0000043e 	.word	0x0000043e
 80008dc:	0000041e 	.word	0x0000041e
 80008e0:	000003ff 	.word	0x000003ff
 80008e4:	000007ff 	.word	0x000007ff

080008e8 <__aeabi_d2iz>:
 80008e8:	000a      	movs	r2, r1
 80008ea:	b530      	push	{r4, r5, lr}
 80008ec:	4c13      	ldr	r4, [pc, #76]	; (800093c <__aeabi_d2iz+0x54>)
 80008ee:	0053      	lsls	r3, r2, #1
 80008f0:	0309      	lsls	r1, r1, #12
 80008f2:	0005      	movs	r5, r0
 80008f4:	0b09      	lsrs	r1, r1, #12
 80008f6:	2000      	movs	r0, #0
 80008f8:	0d5b      	lsrs	r3, r3, #21
 80008fa:	0fd2      	lsrs	r2, r2, #31
 80008fc:	42a3      	cmp	r3, r4
 80008fe:	dd04      	ble.n	800090a <__aeabi_d2iz+0x22>
 8000900:	480f      	ldr	r0, [pc, #60]	; (8000940 <__aeabi_d2iz+0x58>)
 8000902:	4283      	cmp	r3, r0
 8000904:	dd02      	ble.n	800090c <__aeabi_d2iz+0x24>
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <__aeabi_d2iz+0x5c>)
 8000908:	18d0      	adds	r0, r2, r3
 800090a:	bd30      	pop	{r4, r5, pc}
 800090c:	2080      	movs	r0, #128	; 0x80
 800090e:	0340      	lsls	r0, r0, #13
 8000910:	4301      	orrs	r1, r0
 8000912:	480d      	ldr	r0, [pc, #52]	; (8000948 <__aeabi_d2iz+0x60>)
 8000914:	1ac0      	subs	r0, r0, r3
 8000916:	281f      	cmp	r0, #31
 8000918:	dd08      	ble.n	800092c <__aeabi_d2iz+0x44>
 800091a:	480c      	ldr	r0, [pc, #48]	; (800094c <__aeabi_d2iz+0x64>)
 800091c:	1ac3      	subs	r3, r0, r3
 800091e:	40d9      	lsrs	r1, r3
 8000920:	000b      	movs	r3, r1
 8000922:	4258      	negs	r0, r3
 8000924:	2a00      	cmp	r2, #0
 8000926:	d1f0      	bne.n	800090a <__aeabi_d2iz+0x22>
 8000928:	0018      	movs	r0, r3
 800092a:	e7ee      	b.n	800090a <__aeabi_d2iz+0x22>
 800092c:	4c08      	ldr	r4, [pc, #32]	; (8000950 <__aeabi_d2iz+0x68>)
 800092e:	40c5      	lsrs	r5, r0
 8000930:	46a4      	mov	ip, r4
 8000932:	4463      	add	r3, ip
 8000934:	4099      	lsls	r1, r3
 8000936:	000b      	movs	r3, r1
 8000938:	432b      	orrs	r3, r5
 800093a:	e7f2      	b.n	8000922 <__aeabi_d2iz+0x3a>
 800093c:	000003fe 	.word	0x000003fe
 8000940:	0000041d 	.word	0x0000041d
 8000944:	7fffffff 	.word	0x7fffffff
 8000948:	00000433 	.word	0x00000433
 800094c:	00000413 	.word	0x00000413
 8000950:	fffffbed 	.word	0xfffffbed

08000954 <__aeabi_i2d>:
 8000954:	b570      	push	{r4, r5, r6, lr}
 8000956:	2800      	cmp	r0, #0
 8000958:	d016      	beq.n	8000988 <__aeabi_i2d+0x34>
 800095a:	17c3      	asrs	r3, r0, #31
 800095c:	18c5      	adds	r5, r0, r3
 800095e:	405d      	eors	r5, r3
 8000960:	0fc4      	lsrs	r4, r0, #31
 8000962:	0028      	movs	r0, r5
 8000964:	f000 f826 	bl	80009b4 <__clzsi2>
 8000968:	4a11      	ldr	r2, [pc, #68]	; (80009b0 <__aeabi_i2d+0x5c>)
 800096a:	1a12      	subs	r2, r2, r0
 800096c:	280a      	cmp	r0, #10
 800096e:	dc16      	bgt.n	800099e <__aeabi_i2d+0x4a>
 8000970:	0003      	movs	r3, r0
 8000972:	002e      	movs	r6, r5
 8000974:	3315      	adds	r3, #21
 8000976:	409e      	lsls	r6, r3
 8000978:	230b      	movs	r3, #11
 800097a:	1a18      	subs	r0, r3, r0
 800097c:	40c5      	lsrs	r5, r0
 800097e:	0553      	lsls	r3, r2, #21
 8000980:	032d      	lsls	r5, r5, #12
 8000982:	0b2d      	lsrs	r5, r5, #12
 8000984:	0d5b      	lsrs	r3, r3, #21
 8000986:	e003      	b.n	8000990 <__aeabi_i2d+0x3c>
 8000988:	2400      	movs	r4, #0
 800098a:	2300      	movs	r3, #0
 800098c:	2500      	movs	r5, #0
 800098e:	2600      	movs	r6, #0
 8000990:	051b      	lsls	r3, r3, #20
 8000992:	432b      	orrs	r3, r5
 8000994:	07e4      	lsls	r4, r4, #31
 8000996:	4323      	orrs	r3, r4
 8000998:	0030      	movs	r0, r6
 800099a:	0019      	movs	r1, r3
 800099c:	bd70      	pop	{r4, r5, r6, pc}
 800099e:	380b      	subs	r0, #11
 80009a0:	4085      	lsls	r5, r0
 80009a2:	0553      	lsls	r3, r2, #21
 80009a4:	032d      	lsls	r5, r5, #12
 80009a6:	2600      	movs	r6, #0
 80009a8:	0b2d      	lsrs	r5, r5, #12
 80009aa:	0d5b      	lsrs	r3, r3, #21
 80009ac:	e7f0      	b.n	8000990 <__aeabi_i2d+0x3c>
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	0000041e 	.word	0x0000041e

080009b4 <__clzsi2>:
 80009b4:	211c      	movs	r1, #28
 80009b6:	2301      	movs	r3, #1
 80009b8:	041b      	lsls	r3, r3, #16
 80009ba:	4298      	cmp	r0, r3
 80009bc:	d301      	bcc.n	80009c2 <__clzsi2+0xe>
 80009be:	0c00      	lsrs	r0, r0, #16
 80009c0:	3910      	subs	r1, #16
 80009c2:	0a1b      	lsrs	r3, r3, #8
 80009c4:	4298      	cmp	r0, r3
 80009c6:	d301      	bcc.n	80009cc <__clzsi2+0x18>
 80009c8:	0a00      	lsrs	r0, r0, #8
 80009ca:	3908      	subs	r1, #8
 80009cc:	091b      	lsrs	r3, r3, #4
 80009ce:	4298      	cmp	r0, r3
 80009d0:	d301      	bcc.n	80009d6 <__clzsi2+0x22>
 80009d2:	0900      	lsrs	r0, r0, #4
 80009d4:	3904      	subs	r1, #4
 80009d6:	a202      	add	r2, pc, #8	; (adr r2, 80009e0 <__clzsi2+0x2c>)
 80009d8:	5c10      	ldrb	r0, [r2, r0]
 80009da:	1840      	adds	r0, r0, r1
 80009dc:	4770      	bx	lr
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	02020304 	.word	0x02020304
 80009e4:	01010101 	.word	0x01010101
	...

080009f0 <__divdi3>:
 80009f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f2:	4657      	mov	r7, sl
 80009f4:	464e      	mov	r6, r9
 80009f6:	4645      	mov	r5, r8
 80009f8:	46de      	mov	lr, fp
 80009fa:	b5e0      	push	{r5, r6, r7, lr}
 80009fc:	000f      	movs	r7, r1
 80009fe:	0019      	movs	r1, r3
 8000a00:	2300      	movs	r3, #0
 8000a02:	0006      	movs	r6, r0
 8000a04:	4698      	mov	r8, r3
 8000a06:	0010      	movs	r0, r2
 8000a08:	b083      	sub	sp, #12
 8000a0a:	2f00      	cmp	r7, #0
 8000a0c:	da07      	bge.n	8000a1e <__divdi3+0x2e>
 8000a0e:	0033      	movs	r3, r6
 8000a10:	003c      	movs	r4, r7
 8000a12:	2700      	movs	r7, #0
 8000a14:	425e      	negs	r6, r3
 8000a16:	41a7      	sbcs	r7, r4
 8000a18:	2301      	movs	r3, #1
 8000a1a:	425b      	negs	r3, r3
 8000a1c:	4698      	mov	r8, r3
 8000a1e:	2900      	cmp	r1, #0
 8000a20:	da07      	bge.n	8000a32 <__divdi3+0x42>
 8000a22:	4643      	mov	r3, r8
 8000a24:	43db      	mvns	r3, r3
 8000a26:	000c      	movs	r4, r1
 8000a28:	4698      	mov	r8, r3
 8000a2a:	0003      	movs	r3, r0
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4258      	negs	r0, r3
 8000a30:	41a1      	sbcs	r1, r4
 8000a32:	0034      	movs	r4, r6
 8000a34:	003d      	movs	r5, r7
 8000a36:	4682      	mov	sl, r0
 8000a38:	4689      	mov	r9, r1
 8000a3a:	42b9      	cmp	r1, r7
 8000a3c:	d86a      	bhi.n	8000b14 <__divdi3+0x124>
 8000a3e:	d067      	beq.n	8000b10 <__divdi3+0x120>
 8000a40:	4649      	mov	r1, r9
 8000a42:	4650      	mov	r0, sl
 8000a44:	f000 f8ba 	bl	8000bbc <__clzdi2>
 8000a48:	4683      	mov	fp, r0
 8000a4a:	0039      	movs	r1, r7
 8000a4c:	0030      	movs	r0, r6
 8000a4e:	f000 f8b5 	bl	8000bbc <__clzdi2>
 8000a52:	465b      	mov	r3, fp
 8000a54:	1a1b      	subs	r3, r3, r0
 8000a56:	469c      	mov	ip, r3
 8000a58:	3b20      	subs	r3, #32
 8000a5a:	469b      	mov	fp, r3
 8000a5c:	d46b      	bmi.n	8000b36 <__divdi3+0x146>
 8000a5e:	4658      	mov	r0, fp
 8000a60:	4651      	mov	r1, sl
 8000a62:	4081      	lsls	r1, r0
 8000a64:	4660      	mov	r0, ip
 8000a66:	000b      	movs	r3, r1
 8000a68:	4651      	mov	r1, sl
 8000a6a:	4081      	lsls	r1, r0
 8000a6c:	000a      	movs	r2, r1
 8000a6e:	42bb      	cmp	r3, r7
 8000a70:	d900      	bls.n	8000a74 <__divdi3+0x84>
 8000a72:	e072      	b.n	8000b5a <__divdi3+0x16a>
 8000a74:	42bb      	cmp	r3, r7
 8000a76:	d100      	bne.n	8000a7a <__divdi3+0x8a>
 8000a78:	e079      	b.n	8000b6e <__divdi3+0x17e>
 8000a7a:	0034      	movs	r4, r6
 8000a7c:	003d      	movs	r5, r7
 8000a7e:	4659      	mov	r1, fp
 8000a80:	1aa4      	subs	r4, r4, r2
 8000a82:	419d      	sbcs	r5, r3
 8000a84:	2900      	cmp	r1, #0
 8000a86:	da00      	bge.n	8000a8a <__divdi3+0x9a>
 8000a88:	e074      	b.n	8000b74 <__divdi3+0x184>
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	2601      	movs	r6, #1
 8000a90:	9000      	str	r0, [sp, #0]
 8000a92:	9101      	str	r1, [sp, #4]
 8000a94:	4659      	mov	r1, fp
 8000a96:	408e      	lsls	r6, r1
 8000a98:	9601      	str	r6, [sp, #4]
 8000a9a:	4661      	mov	r1, ip
 8000a9c:	2601      	movs	r6, #1
 8000a9e:	408e      	lsls	r6, r1
 8000aa0:	4661      	mov	r1, ip
 8000aa2:	9600      	str	r6, [sp, #0]
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	d05f      	beq.n	8000b68 <__divdi3+0x178>
 8000aa8:	07d9      	lsls	r1, r3, #31
 8000aaa:	0856      	lsrs	r6, r2, #1
 8000aac:	430e      	orrs	r6, r1
 8000aae:	085f      	lsrs	r7, r3, #1
 8000ab0:	4661      	mov	r1, ip
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	e00c      	b.n	8000ad2 <__divdi3+0xe2>
 8000ab8:	42af      	cmp	r7, r5
 8000aba:	d101      	bne.n	8000ac0 <__divdi3+0xd0>
 8000abc:	42a6      	cmp	r6, r4
 8000abe:	d80a      	bhi.n	8000ad6 <__divdi3+0xe6>
 8000ac0:	1ba4      	subs	r4, r4, r6
 8000ac2:	41bd      	sbcs	r5, r7
 8000ac4:	1924      	adds	r4, r4, r4
 8000ac6:	416d      	adcs	r5, r5
 8000ac8:	3901      	subs	r1, #1
 8000aca:	18a4      	adds	r4, r4, r2
 8000acc:	415d      	adcs	r5, r3
 8000ace:	2900      	cmp	r1, #0
 8000ad0:	d006      	beq.n	8000ae0 <__divdi3+0xf0>
 8000ad2:	42af      	cmp	r7, r5
 8000ad4:	d9f0      	bls.n	8000ab8 <__divdi3+0xc8>
 8000ad6:	3901      	subs	r1, #1
 8000ad8:	1924      	adds	r4, r4, r4
 8000ada:	416d      	adcs	r5, r5
 8000adc:	2900      	cmp	r1, #0
 8000ade:	d1f8      	bne.n	8000ad2 <__divdi3+0xe2>
 8000ae0:	9800      	ldr	r0, [sp, #0]
 8000ae2:	9901      	ldr	r1, [sp, #4]
 8000ae4:	465b      	mov	r3, fp
 8000ae6:	1900      	adds	r0, r0, r4
 8000ae8:	4169      	adcs	r1, r5
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	db4d      	blt.n	8000b8a <__divdi3+0x19a>
 8000aee:	002e      	movs	r6, r5
 8000af0:	002c      	movs	r4, r5
 8000af2:	40de      	lsrs	r6, r3
 8000af4:	4663      	mov	r3, ip
 8000af6:	40dc      	lsrs	r4, r3
 8000af8:	465b      	mov	r3, fp
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	db55      	blt.n	8000baa <__divdi3+0x1ba>
 8000afe:	0034      	movs	r4, r6
 8000b00:	409c      	lsls	r4, r3
 8000b02:	0023      	movs	r3, r4
 8000b04:	4664      	mov	r4, ip
 8000b06:	40a6      	lsls	r6, r4
 8000b08:	0032      	movs	r2, r6
 8000b0a:	1a80      	subs	r0, r0, r2
 8000b0c:	4199      	sbcs	r1, r3
 8000b0e:	e003      	b.n	8000b18 <__divdi3+0x128>
 8000b10:	42b0      	cmp	r0, r6
 8000b12:	d995      	bls.n	8000a40 <__divdi3+0x50>
 8000b14:	2000      	movs	r0, #0
 8000b16:	2100      	movs	r1, #0
 8000b18:	4643      	mov	r3, r8
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d004      	beq.n	8000b28 <__divdi3+0x138>
 8000b1e:	0003      	movs	r3, r0
 8000b20:	000c      	movs	r4, r1
 8000b22:	2100      	movs	r1, #0
 8000b24:	4258      	negs	r0, r3
 8000b26:	41a1      	sbcs	r1, r4
 8000b28:	b003      	add	sp, #12
 8000b2a:	bcf0      	pop	{r4, r5, r6, r7}
 8000b2c:	46bb      	mov	fp, r7
 8000b2e:	46b2      	mov	sl, r6
 8000b30:	46a9      	mov	r9, r5
 8000b32:	46a0      	mov	r8, r4
 8000b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b36:	4662      	mov	r2, ip
 8000b38:	4648      	mov	r0, r9
 8000b3a:	2320      	movs	r3, #32
 8000b3c:	4651      	mov	r1, sl
 8000b3e:	4090      	lsls	r0, r2
 8000b40:	1a9b      	subs	r3, r3, r2
 8000b42:	40d9      	lsrs	r1, r3
 8000b44:	0003      	movs	r3, r0
 8000b46:	9100      	str	r1, [sp, #0]
 8000b48:	9900      	ldr	r1, [sp, #0]
 8000b4a:	4660      	mov	r0, ip
 8000b4c:	430b      	orrs	r3, r1
 8000b4e:	4651      	mov	r1, sl
 8000b50:	4081      	lsls	r1, r0
 8000b52:	000a      	movs	r2, r1
 8000b54:	42bb      	cmp	r3, r7
 8000b56:	d800      	bhi.n	8000b5a <__divdi3+0x16a>
 8000b58:	e78c      	b.n	8000a74 <__divdi3+0x84>
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	9000      	str	r0, [sp, #0]
 8000b60:	9101      	str	r1, [sp, #4]
 8000b62:	4661      	mov	r1, ip
 8000b64:	2900      	cmp	r1, #0
 8000b66:	d19f      	bne.n	8000aa8 <__divdi3+0xb8>
 8000b68:	9800      	ldr	r0, [sp, #0]
 8000b6a:	9901      	ldr	r1, [sp, #4]
 8000b6c:	e7d4      	b.n	8000b18 <__divdi3+0x128>
 8000b6e:	42b1      	cmp	r1, r6
 8000b70:	d8f3      	bhi.n	8000b5a <__divdi3+0x16a>
 8000b72:	e782      	b.n	8000a7a <__divdi3+0x8a>
 8000b74:	4661      	mov	r1, ip
 8000b76:	2620      	movs	r6, #32
 8000b78:	2701      	movs	r7, #1
 8000b7a:	1a76      	subs	r6, r6, r1
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	2100      	movs	r1, #0
 8000b80:	40f7      	lsrs	r7, r6
 8000b82:	9000      	str	r0, [sp, #0]
 8000b84:	9101      	str	r1, [sp, #4]
 8000b86:	9701      	str	r7, [sp, #4]
 8000b88:	e787      	b.n	8000a9a <__divdi3+0xaa>
 8000b8a:	4662      	mov	r2, ip
 8000b8c:	2320      	movs	r3, #32
 8000b8e:	1a9b      	subs	r3, r3, r2
 8000b90:	002a      	movs	r2, r5
 8000b92:	409a      	lsls	r2, r3
 8000b94:	0026      	movs	r6, r4
 8000b96:	0013      	movs	r3, r2
 8000b98:	4662      	mov	r2, ip
 8000b9a:	40d6      	lsrs	r6, r2
 8000b9c:	002c      	movs	r4, r5
 8000b9e:	431e      	orrs	r6, r3
 8000ba0:	4663      	mov	r3, ip
 8000ba2:	40dc      	lsrs	r4, r3
 8000ba4:	465b      	mov	r3, fp
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	daa9      	bge.n	8000afe <__divdi3+0x10e>
 8000baa:	4662      	mov	r2, ip
 8000bac:	2320      	movs	r3, #32
 8000bae:	0035      	movs	r5, r6
 8000bb0:	4094      	lsls	r4, r2
 8000bb2:	1a9b      	subs	r3, r3, r2
 8000bb4:	40dd      	lsrs	r5, r3
 8000bb6:	0023      	movs	r3, r4
 8000bb8:	432b      	orrs	r3, r5
 8000bba:	e7a3      	b.n	8000b04 <__divdi3+0x114>

08000bbc <__clzdi2>:
 8000bbc:	b510      	push	{r4, lr}
 8000bbe:	2900      	cmp	r1, #0
 8000bc0:	d103      	bne.n	8000bca <__clzdi2+0xe>
 8000bc2:	f7ff fef7 	bl	80009b4 <__clzsi2>
 8000bc6:	3020      	adds	r0, #32
 8000bc8:	e002      	b.n	8000bd0 <__clzdi2+0x14>
 8000bca:	1c08      	adds	r0, r1, #0
 8000bcc:	f7ff fef2 	bl	80009b4 <__clzsi2>
 8000bd0:	bd10      	pop	{r4, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)

08000bd4 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000bdc:	230e      	movs	r3, #14
 8000bde:	18fb      	adds	r3, r7, r3
 8000be0:	2205      	movs	r2, #5
 8000be2:	701a      	strb	r2, [r3, #0]
	uint8_t chip_id = 0;
 8000be4:	230d      	movs	r3, #13
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	2200      	movs	r2, #0
 8000bea:	701a      	strb	r2, [r3, #0]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000bec:	250f      	movs	r5, #15
 8000bee:	197c      	adds	r4, r7, r5
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f001 fbc7 	bl	8002386 <null_ptr_check>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	7023      	strb	r3, [r4, #0]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000bfc:	197b      	adds	r3, r7, r5
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	b25b      	sxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d148      	bne.n	8000c98 <bme280_init+0xc4>
		while (try_count) {
 8000c06:	e037      	b.n	8000c78 <bme280_init+0xa4>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000c08:	250f      	movs	r5, #15
 8000c0a:	197c      	adds	r4, r7, r5
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	260d      	movs	r6, #13
 8000c10:	19b9      	adds	r1, r7, r6
 8000c12:	2201      	movs	r2, #1
 8000c14:	20d0      	movs	r0, #208	; 0xd0
 8000c16:	f000 f847 	bl	8000ca8 <bme280_get_regs>
 8000c1a:	0003      	movs	r3, r0
 8000c1c:	7023      	strb	r3, [r4, #0]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000c1e:	0029      	movs	r1, r5
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	b25b      	sxtb	r3, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d11c      	bne.n	8000c64 <bme280_init+0x90>
 8000c2a:	19bb      	adds	r3, r7, r6
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b60      	cmp	r3, #96	; 0x60
 8000c30:	d118      	bne.n	8000c64 <bme280_init+0x90>
				dev->chip_id = chip_id;
 8000c32:	19bb      	adds	r3, r7, r6
 8000c34:	781a      	ldrb	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000c3a:	000d      	movs	r5, r1
 8000c3c:	187c      	adds	r4, r7, r1
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	0018      	movs	r0, r3
 8000c42:	f000 f9ea 	bl	800101a <bme280_soft_reset>
 8000c46:	0003      	movs	r3, r0
 8000c48:	7023      	strb	r3, [r4, #0]
				if (rslt == BME280_OK) {
 8000c4a:	197b      	adds	r3, r7, r5
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	b25b      	sxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d117      	bne.n	8000c84 <bme280_init+0xb0>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000c54:	197c      	adds	r4, r7, r5
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f001 f9e7 	bl	800202c <get_calib_data>
 8000c5e:	0003      	movs	r3, r0
 8000c60:	7023      	strb	r3, [r4, #0]
				}
				break;
 8000c62:	e00f      	b.n	8000c84 <bme280_init+0xb0>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	2001      	movs	r0, #1
 8000c6a:	4798      	blx	r3
			--try_count;
 8000c6c:	220e      	movs	r2, #14
 8000c6e:	18bb      	adds	r3, r7, r2
 8000c70:	18ba      	adds	r2, r7, r2
 8000c72:	7812      	ldrb	r2, [r2, #0]
 8000c74:	3a01      	subs	r2, #1
 8000c76:	701a      	strb	r2, [r3, #0]
		while (try_count) {
 8000c78:	230e      	movs	r3, #14
 8000c7a:	18fb      	adds	r3, r7, r3
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d1c2      	bne.n	8000c08 <bme280_init+0x34>
 8000c82:	e000      	b.n	8000c86 <bme280_init+0xb2>
				break;
 8000c84:	46c0      	nop			; (mov r8, r8)
		}
		/* Chip id check failed */
		if (!try_count)
 8000c86:	230e      	movs	r3, #14
 8000c88:	18fb      	adds	r3, r7, r3
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d103      	bne.n	8000c98 <bme280_init+0xc4>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000c90:	230f      	movs	r3, #15
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	22fe      	movs	r2, #254	; 0xfe
 8000c96:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8000c98:	230f      	movs	r3, #15
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	b25b      	sxtb	r3, r3
}
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b005      	add	sp, #20
 8000ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ca8 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000caa:	b087      	sub	sp, #28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	0011      	movs	r1, r2
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	250f      	movs	r5, #15
 8000cb6:	197b      	adds	r3, r7, r5
 8000cb8:	1c02      	adds	r2, r0, #0
 8000cba:	701a      	strb	r2, [r3, #0]
 8000cbc:	230c      	movs	r3, #12
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	1c0a      	adds	r2, r1, #0
 8000cc2:	801a      	strh	r2, [r3, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000cc4:	2617      	movs	r6, #23
 8000cc6:	19bc      	adds	r4, r7, r6
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f001 fb5b 	bl	8002386 <null_ptr_check>
 8000cd0:	0003      	movs	r3, r0
 8000cd2:	7023      	strb	r3, [r4, #0]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8000cd4:	19bb      	adds	r3, r7, r6
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	b25b      	sxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d124      	bne.n	8000d28 <bme280_get_regs+0x80>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	789b      	ldrb	r3, [r3, #2]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d006      	beq.n	8000cf4 <bme280_get_regs+0x4c>
			reg_addr = reg_addr | 0x80;
 8000ce6:	197b      	adds	r3, r7, r5
 8000ce8:	197a      	adds	r2, r7, r5
 8000cea:	7812      	ldrb	r2, [r2, #0]
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	4249      	negs	r1, r1
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	701a      	strb	r2, [r3, #0]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	685d      	ldr	r5, [r3, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7858      	ldrb	r0, [r3, #1]
 8000cfc:	2217      	movs	r2, #23
 8000cfe:	18bc      	adds	r4, r7, r2
 8000d00:	230c      	movs	r3, #12
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	881e      	ldrh	r6, [r3, #0]
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	230f      	movs	r3, #15
 8000d0a:	18fb      	adds	r3, r7, r3
 8000d0c:	7819      	ldrb	r1, [r3, #0]
 8000d0e:	0033      	movs	r3, r6
 8000d10:	47a8      	blx	r5
 8000d12:	0003      	movs	r3, r0
 8000d14:	7023      	strb	r3, [r4, #0]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8000d16:	2217      	movs	r2, #23
 8000d18:	18bb      	adds	r3, r7, r2
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	b25b      	sxtb	r3, r3
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d002      	beq.n	8000d28 <bme280_get_regs+0x80>
			rslt = BME280_E_COMM_FAIL;
 8000d22:	18bb      	adds	r3, r7, r2
 8000d24:	22fc      	movs	r2, #252	; 0xfc
 8000d26:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8000d28:	2317      	movs	r3, #23
 8000d2a:	18fb      	adds	r3, r7, r3
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	b25b      	sxtb	r3, r3
}
 8000d30:	0018      	movs	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b007      	add	sp, #28
 8000d36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d38 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8000d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d3a:	b08d      	sub	sp, #52	; 0x34
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	1dfb      	adds	r3, r7, #7
 8000d46:	701a      	strb	r2, [r3, #0]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8000d48:	1dfb      	adds	r3, r7, #7
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b0a      	cmp	r3, #10
 8000d4e:	d902      	bls.n	8000d56 <bme280_set_regs+0x1e>
		len = 10;
 8000d50:	1dfb      	adds	r3, r7, #7
 8000d52:	220a      	movs	r2, #10
 8000d54:	701a      	strb	r2, [r3, #0]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000d56:	252f      	movs	r5, #47	; 0x2f
 8000d58:	197c      	adds	r4, r7, r5
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f001 fb12 	bl	8002386 <null_ptr_check>
 8000d62:	0003      	movs	r3, r0
 8000d64:	7023      	strb	r3, [r4, #0]
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8000d66:	197b      	adds	r3, r7, r5
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d16a      	bne.n	8000e46 <bme280_set_regs+0x10e>
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d067      	beq.n	8000e46 <bme280_set_regs+0x10e>
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d064      	beq.n	8000e46 <bme280_set_regs+0x10e>
		if (len != 0) {
 8000d7c:	1dfb      	adds	r3, r7, #7
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d05b      	beq.n	8000e3c <bme280_set_regs+0x104>
			temp_buff[0] = reg_data[0];
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	781a      	ldrb	r2, [r3, #0]
 8000d88:	2314      	movs	r3, #20
 8000d8a:	18fb      	adds	r3, r7, r3
 8000d8c:	701a      	strb	r2, [r3, #0]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	789b      	ldrb	r3, [r3, #2]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d01e      	beq.n	8000dd4 <bme280_set_regs+0x9c>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000d96:	232b      	movs	r3, #43	; 0x2b
 8000d98:	18fb      	adds	r3, r7, r3
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	e012      	b.n	8000dc6 <bme280_set_regs+0x8e>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8000da0:	202b      	movs	r0, #43	; 0x2b
 8000da2:	183b      	adds	r3, r7, r0
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	68fa      	ldr	r2, [r7, #12]
 8000da8:	18d3      	adds	r3, r2, r3
 8000daa:	781a      	ldrb	r2, [r3, #0]
 8000dac:	183b      	adds	r3, r7, r0
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	68f9      	ldr	r1, [r7, #12]
 8000db2:	18cb      	adds	r3, r1, r3
 8000db4:	217f      	movs	r1, #127	; 0x7f
 8000db6:	400a      	ands	r2, r1
 8000db8:	b2d2      	uxtb	r2, r2
 8000dba:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000dbc:	183b      	adds	r3, r7, r0
 8000dbe:	781a      	ldrb	r2, [r3, #0]
 8000dc0:	183b      	adds	r3, r7, r0
 8000dc2:	3201      	adds	r2, #1
 8000dc4:	701a      	strb	r2, [r3, #0]
 8000dc6:	232b      	movs	r3, #43	; 0x2b
 8000dc8:	18fa      	adds	r2, r7, r3
 8000dca:	1dfb      	adds	r3, r7, #7
 8000dcc:	7812      	ldrb	r2, [r2, #0]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d3e5      	bcc.n	8000da0 <bme280_set_regs+0x68>
			}
			/* Burst write mode */
			if (len > 1) {
 8000dd4:	1dfb      	adds	r3, r7, #7
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d911      	bls.n	8000e00 <bme280_set_regs+0xc8>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8000ddc:	1dfb      	adds	r3, r7, #7
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	68ba      	ldr	r2, [r7, #8]
 8000de2:	2114      	movs	r1, #20
 8000de4:	1879      	adds	r1, r7, r1
 8000de6:	68f8      	ldr	r0, [r7, #12]
 8000de8:	f001 f96c 	bl	80020c4 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8000dec:	1dfb      	adds	r3, r7, #7
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	18db      	adds	r3, r3, r3
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	232c      	movs	r3, #44	; 0x2c
 8000df8:	18fb      	adds	r3, r7, r3
 8000dfa:	3a01      	subs	r2, #1
 8000dfc:	801a      	strh	r2, [r3, #0]
 8000dfe:	e004      	b.n	8000e0a <bme280_set_regs+0xd2>
			} else {
				temp_len = len;
 8000e00:	232c      	movs	r3, #44	; 0x2c
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	1dfa      	adds	r2, r7, #7
 8000e06:	7812      	ldrb	r2, [r2, #0]
 8000e08:	801a      	strh	r2, [r3, #0]
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	689d      	ldr	r5, [r3, #8]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	7858      	ldrb	r0, [r3, #1]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	7819      	ldrb	r1, [r3, #0]
 8000e16:	262f      	movs	r6, #47	; 0x2f
 8000e18:	19bc      	adds	r4, r7, r6
 8000e1a:	232c      	movs	r3, #44	; 0x2c
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	2214      	movs	r2, #20
 8000e22:	18ba      	adds	r2, r7, r2
 8000e24:	47a8      	blx	r5
 8000e26:	0003      	movs	r3, r0
 8000e28:	7023      	strb	r3, [r4, #0]
			/* Check for communication error */
			if (rslt != BME280_OK)
 8000e2a:	19bb      	adds	r3, r7, r6
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b25b      	sxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00d      	beq.n	8000e50 <bme280_set_regs+0x118>
				rslt = BME280_E_COMM_FAIL;
 8000e34:	19bb      	adds	r3, r7, r6
 8000e36:	22fc      	movs	r2, #252	; 0xfc
 8000e38:	701a      	strb	r2, [r3, #0]
		if (len != 0) {
 8000e3a:	e009      	b.n	8000e50 <bme280_set_regs+0x118>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8000e3c:	232f      	movs	r3, #47	; 0x2f
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	22fd      	movs	r2, #253	; 0xfd
 8000e42:	701a      	strb	r2, [r3, #0]
		if (len != 0) {
 8000e44:	e004      	b.n	8000e50 <bme280_set_regs+0x118>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8000e46:	232f      	movs	r3, #47	; 0x2f
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	22ff      	movs	r2, #255	; 0xff
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	e000      	b.n	8000e52 <bme280_set_regs+0x11a>
		if (len != 0) {
 8000e50:	46c0      	nop			; (mov r8, r8)
	}


	return rslt;
 8000e52:	232f      	movs	r3, #47	; 0x2f
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	b25b      	sxtb	r3, r3
}
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b00d      	add	sp, #52	; 0x34
 8000e60:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e62 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8000e62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e64:	b085      	sub	sp, #20
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	0002      	movs	r2, r0
 8000e6a:	6039      	str	r1, [r7, #0]
 8000e6c:	1dfb      	adds	r3, r7, #7
 8000e6e:	701a      	strb	r2, [r3, #0]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000e70:	250f      	movs	r5, #15
 8000e72:	197c      	adds	r4, r7, r5
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	0018      	movs	r0, r3
 8000e78:	f001 fa85 	bl	8002386 <null_ptr_check>
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	7023      	strb	r3, [r4, #0]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8000e80:	197b      	adds	r3, r7, r5
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	b25b      	sxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d14e      	bne.n	8000f28 <bme280_set_sensor_settings+0xc6>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8000e8a:	197c      	adds	r4, r7, r5
 8000e8c:	683a      	ldr	r2, [r7, #0]
 8000e8e:	260e      	movs	r6, #14
 8000e90:	19bb      	adds	r3, r7, r6
 8000e92:	0011      	movs	r1, r2
 8000e94:	0018      	movs	r0, r3
 8000e96:	f000 f896 	bl	8000fc6 <bme280_get_sensor_mode>
 8000e9a:	0003      	movs	r3, r0
 8000e9c:	7023      	strb	r3, [r4, #0]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8000e9e:	002a      	movs	r2, r5
 8000ea0:	18bb      	adds	r3, r7, r2
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	b25b      	sxtb	r3, r3
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10a      	bne.n	8000ec0 <bme280_set_sensor_settings+0x5e>
 8000eaa:	19bb      	adds	r3, r7, r6
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d006      	beq.n	8000ec0 <bme280_set_sensor_settings+0x5e>
			rslt = put_device_to_sleep(dev);
 8000eb2:	18bc      	adds	r4, r7, r2
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 fbb2 	bl	8001620 <put_device_to_sleep>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	7023      	strb	r3, [r4, #0]
		if (rslt == BME280_OK) {
 8000ec0:	240f      	movs	r4, #15
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	b25b      	sxtb	r3, r3
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d12d      	bne.n	8000f28 <bme280_set_sensor_settings+0xc6>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8000ecc:	1dfb      	adds	r3, r7, #7
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	0019      	movs	r1, r3
 8000ed2:	2007      	movs	r0, #7
 8000ed4:	f001 fa33 	bl	800233e <are_settings_changed>
 8000ed8:	1e03      	subs	r3, r0, #0
 8000eda:	d00b      	beq.n	8000ef4 <bme280_set_sensor_settings+0x92>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	3338      	adds	r3, #56	; 0x38
 8000ee0:	0019      	movs	r1, r3
 8000ee2:	193c      	adds	r4, r7, r4
 8000ee4:	683a      	ldr	r2, [r7, #0]
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 f9af 	bl	800124e <set_osr_settings>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	7023      	strb	r3, [r4, #0]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8000ef4:	240f      	movs	r4, #15
 8000ef6:	193b      	adds	r3, r7, r4
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d113      	bne.n	8000f28 <bme280_set_sensor_settings+0xc6>
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	0019      	movs	r1, r3
 8000f06:	2018      	movs	r0, #24
 8000f08:	f001 fa19 	bl	800233e <are_settings_changed>
 8000f0c:	1e03      	subs	r3, r0, #0
 8000f0e:	d00b      	beq.n	8000f28 <bme280_set_sensor_settings+0xc6>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	3338      	adds	r3, #56	; 0x38
 8000f14:	0019      	movs	r1, r3
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	1dfb      	adds	r3, r7, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 fa5b 	bl	80013da <set_filter_standby_settings>
 8000f24:	0003      	movs	r3, r0
 8000f26:	7023      	strb	r3, [r4, #0]
		}
	}

	return rslt;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	b25b      	sxtb	r3, r3
}
 8000f30:	0018      	movs	r0, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b005      	add	sp, #20
 8000f36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f38 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8000f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	0002      	movs	r2, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	1dfb      	adds	r3, r7, #7
 8000f44:	701a      	strb	r2, [r3, #0]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f46:	250f      	movs	r5, #15
 8000f48:	197c      	adds	r4, r7, r5
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	f001 fa1a 	bl	8002386 <null_ptr_check>
 8000f52:	0003      	movs	r3, r0
 8000f54:	7023      	strb	r3, [r4, #0]

	if (rslt == BME280_OK) {
 8000f56:	197b      	adds	r3, r7, r5
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	b25b      	sxtb	r3, r3
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d12a      	bne.n	8000fb6 <bme280_set_sensor_mode+0x7e>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8000f60:	197c      	adds	r4, r7, r5
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	260e      	movs	r6, #14
 8000f66:	19bb      	adds	r3, r7, r6
 8000f68:	0011      	movs	r1, r2
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f000 f82b 	bl	8000fc6 <bme280_get_sensor_mode>
 8000f70:	0003      	movs	r3, r0
 8000f72:	7023      	strb	r3, [r4, #0]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8000f74:	002a      	movs	r2, r5
 8000f76:	18bb      	adds	r3, r7, r2
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b25b      	sxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d10a      	bne.n	8000f96 <bme280_set_sensor_mode+0x5e>
 8000f80:	19bb      	adds	r3, r7, r6
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d006      	beq.n	8000f96 <bme280_set_sensor_mode+0x5e>
			rslt = put_device_to_sleep(dev);
 8000f88:	18bc      	adds	r4, r7, r2
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f000 fb47 	bl	8001620 <put_device_to_sleep>
 8000f92:	0003      	movs	r3, r0
 8000f94:	7023      	strb	r3, [r4, #0]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8000f96:	220f      	movs	r2, #15
 8000f98:	18bb      	adds	r3, r7, r2
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d109      	bne.n	8000fb6 <bme280_set_sensor_mode+0x7e>
			rslt = write_power_mode(sensor_mode, dev);
 8000fa2:	18bc      	adds	r4, r7, r2
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	1dfb      	adds	r3, r7, #7
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	0011      	movs	r1, r2
 8000fac:	0018      	movs	r0, r3
 8000fae:	f000 faf7 	bl	80015a0 <write_power_mode>
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	7023      	strb	r3, [r4, #0]
	}

	return rslt;
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	18fb      	adds	r3, r7, r3
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b25b      	sxtb	r3, r3
}
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	b005      	add	sp, #20
 8000fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000fc6 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8000fc6:	b5b0      	push	{r4, r5, r7, lr}
 8000fc8:	b084      	sub	sp, #16
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000fd0:	250f      	movs	r5, #15
 8000fd2:	197c      	adds	r4, r7, r5
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f001 f9d5 	bl	8002386 <null_ptr_check>
 8000fdc:	0003      	movs	r3, r0
 8000fde:	7023      	strb	r3, [r4, #0]

	if (rslt == BME280_OK) {
 8000fe0:	197b      	adds	r3, r7, r5
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10f      	bne.n	800100a <bme280_get_sensor_mode+0x44>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8000fea:	197c      	adds	r4, r7, r5
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	20f4      	movs	r0, #244	; 0xf4
 8000ff4:	f7ff fe58 	bl	8000ca8 <bme280_get_regs>
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	7023      	strb	r3, [r4, #0]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2203      	movs	r2, #3
 8001002:	4013      	ands	r3, r2
 8001004:	b2da      	uxtb	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 800100a:	230f      	movs	r3, #15
 800100c:	18fb      	adds	r3, r7, r3
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b25b      	sxtb	r3, r3
}
 8001012:	0018      	movs	r0, r3
 8001014:	46bd      	mov	sp, r7
 8001016:	b004      	add	sp, #16
 8001018:	bdb0      	pop	{r4, r5, r7, pc}

0800101a <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 800101a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800101c:	b085      	sub	sp, #20
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001022:	260e      	movs	r6, #14
 8001024:	19bb      	adds	r3, r7, r6
 8001026:	22e0      	movs	r2, #224	; 0xe0
 8001028:	701a      	strb	r2, [r3, #0]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 800102a:	230d      	movs	r3, #13
 800102c:	18fb      	adds	r3, r7, r3
 800102e:	22b6      	movs	r2, #182	; 0xb6
 8001030:	701a      	strb	r2, [r3, #0]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001032:	250f      	movs	r5, #15
 8001034:	197c      	adds	r4, r7, r5
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	0018      	movs	r0, r3
 800103a:	f001 f9a4 	bl	8002386 <null_ptr_check>
 800103e:	0003      	movs	r3, r0
 8001040:	7023      	strb	r3, [r4, #0]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001042:	197b      	adds	r3, r7, r5
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	b25b      	sxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d10d      	bne.n	8001068 <bme280_soft_reset+0x4e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800104c:	197c      	adds	r4, r7, r5
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	220d      	movs	r2, #13
 8001052:	18b9      	adds	r1, r7, r2
 8001054:	19b8      	adds	r0, r7, r6
 8001056:	2201      	movs	r2, #1
 8001058:	f7ff fe6e 	bl	8000d38 <bme280_set_regs>
 800105c:	0003      	movs	r3, r0
 800105e:	7023      	strb	r3, [r4, #0]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	2002      	movs	r0, #2
 8001066:	4798      	blx	r3
	}

	return rslt;
 8001068:	230f      	movs	r3, #15
 800106a:	18fb      	adds	r3, r7, r3
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	b25b      	sxtb	r3, r3
}
 8001070:	0018      	movs	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	b005      	add	sp, #20
 8001076:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001078 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(int sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8001078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800107a:	b08b      	sub	sp, #44	; 0x2c
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8001084:	261c      	movs	r6, #28
 8001086:	19bb      	adds	r3, r7, r6
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	2200      	movs	r2, #0
 800108e:	605a      	str	r2, [r3, #4]
	struct bme280_uncomp_data uncomp_data = {0};
 8001090:	2510      	movs	r5, #16
 8001092:	197b      	adds	r3, r7, r5
 8001094:	0018      	movs	r0, r3
 8001096:	230c      	movs	r3, #12
 8001098:	001a      	movs	r2, r3
 800109a:	2100      	movs	r1, #0
 800109c:	f006 ff6b 	bl	8007f76 <memset>

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80010a0:	2527      	movs	r5, #39	; 0x27
 80010a2:	197c      	adds	r4, r7, r5
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	0018      	movs	r0, r3
 80010a8:	f001 f96d 	bl	8002386 <null_ptr_check>
 80010ac:	0003      	movs	r3, r0
 80010ae:	7023      	strb	r3, [r4, #0]

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 80010b0:	197b      	adds	r3, r7, r5
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d123      	bne.n	8001102 <bme280_get_sensor_data+0x8a>
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d020      	beq.n	8001102 <bme280_get_sensor_data+0x8a>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 80010c0:	197c      	adds	r4, r7, r5
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	19b9      	adds	r1, r7, r6
 80010c6:	2208      	movs	r2, #8
 80010c8:	20f7      	movs	r0, #247	; 0xf7
 80010ca:	f7ff fded 	bl	8000ca8 <bme280_get_regs>
 80010ce:	0003      	movs	r3, r0
 80010d0:	7023      	strb	r3, [r4, #0]

		if (rslt == BME280_OK) {
 80010d2:	002c      	movs	r4, r5
 80010d4:	193b      	adds	r3, r7, r4
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d115      	bne.n	800110a <bme280_get_sensor_data+0x92>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 80010de:	2510      	movs	r5, #16
 80010e0:	197a      	adds	r2, r7, r5
 80010e2:	19bb      	adds	r3, r7, r6
 80010e4:	0011      	movs	r1, r2
 80010e6:	0018      	movs	r0, r3
 80010e8:	f000 f817 	bl	800111a <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3310      	adds	r3, #16
 80010f0:	193c      	adds	r4, r7, r4
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	1979      	adds	r1, r7, r5
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f000 f856 	bl	80011a8 <bme280_compensate_data>
 80010fc:	0003      	movs	r3, r0
 80010fe:	7023      	strb	r3, [r4, #0]
		if (rslt == BME280_OK) {
 8001100:	e003      	b.n	800110a <bme280_get_sensor_data+0x92>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001102:	2327      	movs	r3, #39	; 0x27
 8001104:	18fb      	adds	r3, r7, r3
 8001106:	22ff      	movs	r2, #255	; 0xff
 8001108:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 800110a:	2327      	movs	r3, #39	; 0x27
 800110c:	18fb      	adds	r3, r7, r3
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b25b      	sxtb	r3, r3
}
 8001112:	0018      	movs	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	b00b      	add	sp, #44	; 0x2c
 8001118:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800111a <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b086      	sub	sp, #24
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	031b      	lsls	r3, r3, #12
 800112a:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3301      	adds	r3, #1
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3302      	adds	r3, #2
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	091b      	lsrs	r3, r3, #4
 800113e:	b2db      	uxtb	r3, r3
 8001140:	60fb      	str	r3, [r7, #12]
	uncomp_data->intPress = data_msb | data_lsb | data_xlsb;
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	431a      	orrs	r2, r3
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4313      	orrs	r3, r2
 800114c:	001a      	movs	r2, r3
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3303      	adds	r3, #3
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	031b      	lsls	r3, r3, #12
 800115a:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	3304      	adds	r3, #4
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	3305      	adds	r3, #5
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	091b      	lsrs	r3, r3, #4
 800116e:	b2db      	uxtb	r3, r3
 8001170:	60fb      	str	r3, [r7, #12]
	uncomp_data->intTemp = data_msb | data_lsb | data_xlsb;
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	431a      	orrs	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	4313      	orrs	r3, r2
 800117c:	001a      	movs	r2, r3
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3306      	adds	r3, #6
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	021b      	lsls	r3, r3, #8
 800118a:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3307      	adds	r3, #7
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	617b      	str	r3, [r7, #20]
	uncomp_data->intHum = data_msb | data_lsb;
 8001194:	697a      	ldr	r2, [r7, #20]
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	001a      	movs	r2, r3
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	609a      	str	r2, [r3, #8]
}
 80011a0:	46c0      	nop			; (mov r8, r8)
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b006      	add	sp, #24
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(int sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	603b      	str	r3, [r7, #0]
	int8_t rslt = BME280_OK;
 80011b6:	2317      	movs	r3, #23
 80011b8:	18fb      	adds	r3, r7, r3
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d038      	beq.n	8001236 <bme280_compensate_data+0x8e>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d035      	beq.n	8001236 <bme280_compensate_data+0x8e>
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d032      	beq.n	8001236 <bme280_compensate_data+0x8e>
		/* Initialize to zero */
		comp_data->intTemp = 0;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	605a      	str	r2, [r3, #4]
		comp_data->intPress = 0;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
		comp_data->intHum = 0;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2207      	movs	r2, #7
 80011e6:	4013      	ands	r3, r2
 80011e8:	d008      	beq.n	80011fc <bme280_compensate_data+0x54>
			/* Compensate the temperature data */
			comp_data->intTemp = compensate_temperature(uncomp_data, calib_data);
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	0011      	movs	r1, r2
 80011f0:	0018      	movs	r0, r3
 80011f2:	f000 fa75 	bl	80016e0 <compensate_temperature>
 80011f6:	0002      	movs	r2, r0
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2201      	movs	r2, #1
 8001200:	4013      	ands	r3, r2
 8001202:	d009      	beq.n	8001218 <bme280_compensate_data+0x70>
			/* Compensate the pressure data */
			comp_data->intPress = compensate_pressure(uncomp_data, calib_data);
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	0011      	movs	r1, r2
 800120a:	0018      	movs	r0, r3
 800120c:	f000 fad6 	bl	80017bc <compensate_pressure>
 8001210:	0003      	movs	r3, r0
 8001212:	001a      	movs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2204      	movs	r2, #4
 800121c:	4013      	ands	r3, r2
 800121e:	d00e      	beq.n	800123e <bme280_compensate_data+0x96>
			/* Compensate the humidity data */
			comp_data->intHum = compensate_humidity(uncomp_data, calib_data);
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	0011      	movs	r1, r2
 8001226:	0018      	movs	r0, r3
 8001228:	f000 fe42 	bl	8001eb0 <compensate_humidity>
 800122c:	0003      	movs	r3, r0
 800122e:	001a      	movs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 8001234:	e003      	b.n	800123e <bme280_compensate_data+0x96>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001236:	2317      	movs	r3, #23
 8001238:	18fb      	adds	r3, r7, r3
 800123a:	22ff      	movs	r2, #255	; 0xff
 800123c:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 800123e:	2317      	movs	r3, #23
 8001240:	18fb      	adds	r3, r7, r3
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b25b      	sxtb	r3, r3
}
 8001246:	0018      	movs	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	b006      	add	sp, #24
 800124c:	bd80      	pop	{r7, pc}

0800124e <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 800124e:	b590      	push	{r4, r7, lr}
 8001250:	b087      	sub	sp, #28
 8001252:	af00      	add	r7, sp, #0
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
 8001258:	210f      	movs	r1, #15
 800125a:	187b      	adds	r3, r7, r1
 800125c:	1c02      	adds	r2, r0, #0
 800125e:	701a      	strb	r2, [r3, #0]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8001260:	2017      	movs	r0, #23
 8001262:	183b      	adds	r3, r7, r0
 8001264:	2201      	movs	r2, #1
 8001266:	701a      	strb	r2, [r3, #0]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8001268:	187b      	adds	r3, r7, r1
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2204      	movs	r2, #4
 800126e:	4013      	ands	r3, r2
 8001270:	d008      	beq.n	8001284 <set_osr_settings+0x36>
		rslt = set_osr_humidity_settings(settings, dev);
 8001272:	183c      	adds	r4, r7, r0
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	0011      	movs	r1, r2
 800127a:	0018      	movs	r0, r3
 800127c:	f000 f81b 	bl	80012b6 <set_osr_humidity_settings>
 8001280:	0003      	movs	r3, r0
 8001282:	7023      	strb	r3, [r4, #0]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8001284:	200f      	movs	r0, #15
 8001286:	183b      	adds	r3, r7, r0
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2203      	movs	r2, #3
 800128c:	4013      	ands	r3, r2
 800128e:	d00a      	beq.n	80012a6 <set_osr_settings+0x58>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001290:	2317      	movs	r3, #23
 8001292:	18fc      	adds	r4, r7, r3
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	68b9      	ldr	r1, [r7, #8]
 8001298:	183b      	adds	r3, r7, r0
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	0018      	movs	r0, r3
 800129e:	f000 f851 	bl	8001344 <set_osr_press_temp_settings>
 80012a2:	0003      	movs	r3, r0
 80012a4:	7023      	strb	r3, [r4, #0]

	return rslt;
 80012a6:	2317      	movs	r3, #23
 80012a8:	18fb      	adds	r3, r7, r3
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b25b      	sxtb	r3, r3
}
 80012ae:	0018      	movs	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b007      	add	sp, #28
 80012b4:	bd90      	pop	{r4, r7, pc}

080012b6 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80012b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012b8:	b085      	sub	sp, #20
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 80012c0:	250c      	movs	r5, #12
 80012c2:	197b      	adds	r3, r7, r5
 80012c4:	22f2      	movs	r2, #242	; 0xf2
 80012c6:	701a      	strb	r2, [r3, #0]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	789b      	ldrb	r3, [r3, #2]
 80012cc:	2207      	movs	r2, #7
 80012ce:	4013      	ands	r3, r2
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	210e      	movs	r1, #14
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	701a      	strb	r2, [r3, #0]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 80012d8:	260f      	movs	r6, #15
 80012da:	19bc      	adds	r4, r7, r6
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	1879      	adds	r1, r7, r1
 80012e0:	1978      	adds	r0, r7, r5
 80012e2:	2201      	movs	r2, #1
 80012e4:	f7ff fd28 	bl	8000d38 <bme280_set_regs>
 80012e8:	0003      	movs	r3, r0
 80012ea:	7023      	strb	r3, [r4, #0]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 80012ec:	0031      	movs	r1, r6
 80012ee:	187b      	adds	r3, r7, r1
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d11d      	bne.n	8001334 <set_osr_humidity_settings+0x7e>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 80012f8:	197b      	adds	r3, r7, r5
 80012fa:	22f4      	movs	r2, #244	; 0xf4
 80012fc:	701a      	strb	r2, [r3, #0]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 80012fe:	197b      	adds	r3, r7, r5
 8001300:	7818      	ldrb	r0, [r3, #0]
 8001302:	000e      	movs	r6, r1
 8001304:	187c      	adds	r4, r7, r1
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	220d      	movs	r2, #13
 800130a:	18b9      	adds	r1, r7, r2
 800130c:	2201      	movs	r2, #1
 800130e:	f7ff fccb 	bl	8000ca8 <bme280_get_regs>
 8001312:	0003      	movs	r3, r0
 8001314:	7023      	strb	r3, [r4, #0]
		if (rslt == BME280_OK)
 8001316:	19bb      	adds	r3, r7, r6
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b25b      	sxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d109      	bne.n	8001334 <set_osr_humidity_settings+0x7e>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001320:	19bc      	adds	r4, r7, r6
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	220d      	movs	r2, #13
 8001326:	18b9      	adds	r1, r7, r2
 8001328:	1978      	adds	r0, r7, r5
 800132a:	2201      	movs	r2, #1
 800132c:	f7ff fd04 	bl	8000d38 <bme280_set_regs>
 8001330:	0003      	movs	r3, r0
 8001332:	7023      	strb	r3, [r4, #0]
	}

	return rslt;
 8001334:	230f      	movs	r3, #15
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b25b      	sxtb	r3, r3
}
 800133c:	0018      	movs	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	b005      	add	sp, #20
 8001342:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001344 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001346:	b087      	sub	sp, #28
 8001348:	af00      	add	r7, sp, #0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	250f      	movs	r5, #15
 8001350:	197b      	adds	r3, r7, r5
 8001352:	1c02      	adds	r2, r0, #0
 8001354:	701a      	strb	r2, [r3, #0]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8001356:	2116      	movs	r1, #22
 8001358:	187b      	adds	r3, r7, r1
 800135a:	22f4      	movs	r2, #244	; 0xf4
 800135c:	701a      	strb	r2, [r3, #0]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800135e:	187b      	adds	r3, r7, r1
 8001360:	7818      	ldrb	r0, [r3, #0]
 8001362:	2617      	movs	r6, #23
 8001364:	19bc      	adds	r4, r7, r6
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2215      	movs	r2, #21
 800136a:	18b9      	adds	r1, r7, r2
 800136c:	2201      	movs	r2, #1
 800136e:	f7ff fc9b 	bl	8000ca8 <bme280_get_regs>
 8001372:	0003      	movs	r3, r0
 8001374:	7023      	strb	r3, [r4, #0]

	if (rslt == BME280_OK) {
 8001376:	19bb      	adds	r3, r7, r6
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b25b      	sxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d124      	bne.n	80013ca <set_osr_press_temp_settings+0x86>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8001380:	197b      	adds	r3, r7, r5
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2201      	movs	r2, #1
 8001386:	4013      	ands	r3, r2
 8001388:	d006      	beq.n	8001398 <set_osr_press_temp_settings+0x54>
			fill_osr_press_settings(&reg_data, settings);
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	2315      	movs	r3, #21
 800138e:	18fb      	adds	r3, r7, r3
 8001390:	0011      	movs	r1, r2
 8001392:	0018      	movs	r0, r3
 8001394:	f000 f89f 	bl	80014d6 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8001398:	230f      	movs	r3, #15
 800139a:	18fb      	adds	r3, r7, r3
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2202      	movs	r2, #2
 80013a0:	4013      	ands	r3, r2
 80013a2:	d006      	beq.n	80013b2 <set_osr_press_temp_settings+0x6e>
			fill_osr_temp_settings(&reg_data, settings);
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	2315      	movs	r3, #21
 80013a8:	18fb      	adds	r3, r7, r3
 80013aa:	0011      	movs	r1, r2
 80013ac:	0018      	movs	r0, r3
 80013ae:	f000 f8ad 	bl	800150c <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80013b2:	2317      	movs	r3, #23
 80013b4:	18fc      	adds	r4, r7, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2215      	movs	r2, #21
 80013ba:	18b9      	adds	r1, r7, r2
 80013bc:	2216      	movs	r2, #22
 80013be:	18b8      	adds	r0, r7, r2
 80013c0:	2201      	movs	r2, #1
 80013c2:	f7ff fcb9 	bl	8000d38 <bme280_set_regs>
 80013c6:	0003      	movs	r3, r0
 80013c8:	7023      	strb	r3, [r4, #0]
	}

	return rslt;
 80013ca:	2317      	movs	r3, #23
 80013cc:	18fb      	adds	r3, r7, r3
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b25b      	sxtb	r3, r3
}
 80013d2:	0018      	movs	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b007      	add	sp, #28
 80013d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013da <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80013da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013dc:	b087      	sub	sp, #28
 80013de:	af00      	add	r7, sp, #0
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	250f      	movs	r5, #15
 80013e6:	197b      	adds	r3, r7, r5
 80013e8:	1c02      	adds	r2, r0, #0
 80013ea:	701a      	strb	r2, [r3, #0]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 80013ec:	2116      	movs	r1, #22
 80013ee:	187b      	adds	r3, r7, r1
 80013f0:	22f5      	movs	r2, #245	; 0xf5
 80013f2:	701a      	strb	r2, [r3, #0]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80013f4:	187b      	adds	r3, r7, r1
 80013f6:	7818      	ldrb	r0, [r3, #0]
 80013f8:	2617      	movs	r6, #23
 80013fa:	19bc      	adds	r4, r7, r6
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2215      	movs	r2, #21
 8001400:	18b9      	adds	r1, r7, r2
 8001402:	2201      	movs	r2, #1
 8001404:	f7ff fc50 	bl	8000ca8 <bme280_get_regs>
 8001408:	0003      	movs	r3, r0
 800140a:	7023      	strb	r3, [r4, #0]

	if (rslt == BME280_OK) {
 800140c:	19bb      	adds	r3, r7, r6
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	b25b      	sxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d124      	bne.n	8001460 <set_filter_standby_settings+0x86>
		if (desired_settings & BME280_FILTER_SEL)
 8001416:	197b      	adds	r3, r7, r5
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2208      	movs	r2, #8
 800141c:	4013      	ands	r3, r2
 800141e:	d006      	beq.n	800142e <set_filter_standby_settings+0x54>
			fill_filter_settings(&reg_data, settings);
 8001420:	68ba      	ldr	r2, [r7, #8]
 8001422:	2315      	movs	r3, #21
 8001424:	18fb      	adds	r3, r7, r3
 8001426:	0011      	movs	r1, r2
 8001428:	0018      	movs	r0, r3
 800142a:	f000 f821 	bl	8001470 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800142e:	230f      	movs	r3, #15
 8001430:	18fb      	adds	r3, r7, r3
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2210      	movs	r2, #16
 8001436:	4013      	ands	r3, r2
 8001438:	d006      	beq.n	8001448 <set_filter_standby_settings+0x6e>
			fill_standby_settings(&reg_data, settings);
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	2315      	movs	r3, #21
 800143e:	18fb      	adds	r3, r7, r3
 8001440:	0011      	movs	r1, r2
 8001442:	0018      	movs	r0, r3
 8001444:	f000 f82f 	bl	80014a6 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001448:	2317      	movs	r3, #23
 800144a:	18fc      	adds	r4, r7, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2215      	movs	r2, #21
 8001450:	18b9      	adds	r1, r7, r2
 8001452:	2216      	movs	r2, #22
 8001454:	18b8      	adds	r0, r7, r2
 8001456:	2201      	movs	r2, #1
 8001458:	f7ff fc6e 	bl	8000d38 <bme280_set_regs>
 800145c:	0003      	movs	r3, r0
 800145e:	7023      	strb	r3, [r4, #0]
	}

	return rslt;
 8001460:	2317      	movs	r3, #23
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	b25b      	sxtb	r3, r3
}
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	b007      	add	sp, #28
 800146e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001470 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	b25b      	sxtb	r3, r3
 8001480:	221c      	movs	r2, #28
 8001482:	4393      	bics	r3, r2
 8001484:	b25a      	sxtb	r2, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	78db      	ldrb	r3, [r3, #3]
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	b25b      	sxtb	r3, r3
 800148e:	211c      	movs	r1, #28
 8001490:	400b      	ands	r3, r1
 8001492:	b25b      	sxtb	r3, r3
 8001494:	4313      	orrs	r3, r2
 8001496:	b25b      	sxtb	r3, r3
 8001498:	b2da      	uxtb	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	701a      	strb	r2, [r3, #0]
}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b002      	add	sp, #8
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
 80014ae:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	b25b      	sxtb	r3, r3
 80014b6:	221f      	movs	r2, #31
 80014b8:	4013      	ands	r3, r2
 80014ba:	b25a      	sxtb	r2, r3
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	015b      	lsls	r3, r3, #5
 80014c2:	b25b      	sxtb	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b25b      	sxtb	r3, r3
 80014c8:	b2da      	uxtb	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	701a      	strb	r2, [r3, #0]
}
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b002      	add	sp, #8
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	221c      	movs	r2, #28
 80014e8:	4393      	bics	r3, r2
 80014ea:	b25a      	sxtb	r2, r3
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	b25b      	sxtb	r3, r3
 80014f4:	211c      	movs	r1, #28
 80014f6:	400b      	ands	r3, r1
 80014f8:	b25b      	sxtb	r3, r3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	b25b      	sxtb	r3, r3
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	701a      	strb	r2, [r3, #0]
}
 8001504:	46c0      	nop			; (mov r8, r8)
 8001506:	46bd      	mov	sp, r7
 8001508:	b002      	add	sp, #8
 800150a:	bd80      	pop	{r7, pc}

0800150c <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b25b      	sxtb	r3, r3
 800151c:	221f      	movs	r2, #31
 800151e:	4013      	ands	r3, r2
 8001520:	b25a      	sxtb	r2, r3
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	785b      	ldrb	r3, [r3, #1]
 8001526:	015b      	lsls	r3, r3, #5
 8001528:	b25b      	sxtb	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b25b      	sxtb	r3, r3
 800152e:	b2da      	uxtb	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	701a      	strb	r2, [r3, #0]
}
 8001534:	46c0      	nop			; (mov r8, r8)
 8001536:	46bd      	mov	sp, r7
 8001538:	b002      	add	sp, #8
 800153a:	bd80      	pop	{r7, pc}

0800153c <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2207      	movs	r2, #7
 800154c:	4013      	ands	r3, r2
 800154e:	b2da      	uxtb	r2, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3302      	adds	r3, #2
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	109b      	asrs	r3, r3, #2
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2207      	movs	r2, #7
 8001560:	4013      	ands	r3, r2
 8001562:	b2da      	uxtb	r2, r3
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3302      	adds	r3, #2
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	095b      	lsrs	r3, r3, #5
 8001570:	b2da      	uxtb	r2, r3
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3303      	adds	r3, #3
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	109b      	asrs	r3, r3, #2
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2207      	movs	r2, #7
 8001582:	4013      	ands	r3, r2
 8001584:	b2da      	uxtb	r2, r3
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3303      	adds	r3, #3
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	095b      	lsrs	r3, r3, #5
 8001592:	b2da      	uxtb	r2, r3
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	711a      	strb	r2, [r3, #4]
}
 8001598:	46c0      	nop			; (mov r8, r8)
 800159a:	46bd      	mov	sp, r7
 800159c:	b002      	add	sp, #8
 800159e:	bd80      	pop	{r7, pc}

080015a0 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80015a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	0002      	movs	r2, r0
 80015a8:	6039      	str	r1, [r7, #0]
 80015aa:	1dfb      	adds	r3, r7, #7
 80015ac:	701a      	strb	r2, [r3, #0]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80015ae:	260e      	movs	r6, #14
 80015b0:	19bb      	adds	r3, r7, r6
 80015b2:	22f4      	movs	r2, #244	; 0xf4
 80015b4:	701a      	strb	r2, [r3, #0]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80015b6:	19bb      	adds	r3, r7, r6
 80015b8:	7818      	ldrb	r0, [r3, #0]
 80015ba:	240f      	movs	r4, #15
 80015bc:	193c      	adds	r4, r7, r4
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	250d      	movs	r5, #13
 80015c2:	1979      	adds	r1, r7, r5
 80015c4:	2201      	movs	r2, #1
 80015c6:	f7ff fb6f 	bl	8000ca8 <bme280_get_regs>
 80015ca:	0003      	movs	r3, r0
 80015cc:	7023      	strb	r3, [r4, #0]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80015ce:	240f      	movs	r4, #15
 80015d0:	193b      	adds	r3, r7, r4
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b25b      	sxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d11a      	bne.n	8001610 <write_power_mode+0x70>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80015da:	0028      	movs	r0, r5
 80015dc:	183b      	adds	r3, r7, r0
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	2203      	movs	r2, #3
 80015e4:	4393      	bics	r3, r2
 80015e6:	b25a      	sxtb	r2, r3
 80015e8:	1dfb      	adds	r3, r7, #7
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b25b      	sxtb	r3, r3
 80015ee:	2103      	movs	r1, #3
 80015f0:	400b      	ands	r3, r1
 80015f2:	b25b      	sxtb	r3, r3
 80015f4:	4313      	orrs	r3, r2
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	183b      	adds	r3, r7, r0
 80015fc:	701a      	strb	r2, [r3, #0]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80015fe:	193c      	adds	r4, r7, r4
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	1839      	adds	r1, r7, r0
 8001604:	19b8      	adds	r0, r7, r6
 8001606:	2201      	movs	r2, #1
 8001608:	f7ff fb96 	bl	8000d38 <bme280_set_regs>
 800160c:	0003      	movs	r3, r0
 800160e:	7023      	strb	r3, [r4, #0]
	}

	return rslt;
 8001610:	230f      	movs	r3, #15
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b25b      	sxtb	r3, r3
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b005      	add	sp, #20
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001620 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001628:	2517      	movs	r5, #23
 800162a:	197c      	adds	r4, r7, r5
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2610      	movs	r6, #16
 8001630:	19b9      	adds	r1, r7, r6
 8001632:	2204      	movs	r2, #4
 8001634:	20f2      	movs	r0, #242	; 0xf2
 8001636:	f7ff fb37 	bl	8000ca8 <bme280_get_regs>
 800163a:	0003      	movs	r3, r0
 800163c:	7023      	strb	r3, [r4, #0]
	if (rslt == BME280_OK) {
 800163e:	002c      	movs	r4, r5
 8001640:	193b      	adds	r3, r7, r4
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	b25b      	sxtb	r3, r3
 8001646:	2b00      	cmp	r3, #0
 8001648:	d11d      	bne.n	8001686 <put_device_to_sleep+0x66>
		parse_device_settings(reg_data, &settings);
 800164a:	2308      	movs	r3, #8
 800164c:	18fa      	adds	r2, r7, r3
 800164e:	19bb      	adds	r3, r7, r6
 8001650:	0011      	movs	r1, r2
 8001652:	0018      	movs	r0, r3
 8001654:	f7ff ff72 	bl	800153c <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001658:	0025      	movs	r5, r4
 800165a:	193c      	adds	r4, r7, r4
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	0018      	movs	r0, r3
 8001660:	f7ff fcdb 	bl	800101a <bme280_soft_reset>
 8001664:	0003      	movs	r3, r0
 8001666:	7023      	strb	r3, [r4, #0]
		if (rslt == BME280_OK)
 8001668:	197b      	adds	r3, r7, r5
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b25b      	sxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d109      	bne.n	8001686 <put_device_to_sleep+0x66>
			rslt = reload_device_settings(&settings, dev);
 8001672:	197c      	adds	r4, r7, r5
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	2308      	movs	r3, #8
 8001678:	18fb      	adds	r3, r7, r3
 800167a:	0011      	movs	r1, r2
 800167c:	0018      	movs	r0, r3
 800167e:	f000 f80a 	bl	8001696 <reload_device_settings>
 8001682:	0003      	movs	r3, r0
 8001684:	7023      	strb	r3, [r4, #0]
	}

	return rslt;
 8001686:	2317      	movs	r3, #23
 8001688:	18fb      	adds	r3, r7, r3
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	b25b      	sxtb	r3, r3
}
 800168e:	0018      	movs	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	b007      	add	sp, #28
 8001694:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001696 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001696:	b5b0      	push	{r4, r5, r7, lr}
 8001698:	b084      	sub	sp, #16
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80016a0:	250f      	movs	r5, #15
 80016a2:	197c      	adds	r4, r7, r5
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	0019      	movs	r1, r3
 80016aa:	201f      	movs	r0, #31
 80016ac:	f7ff fdcf 	bl	800124e <set_osr_settings>
 80016b0:	0003      	movs	r3, r0
 80016b2:	7023      	strb	r3, [r4, #0]
	if (rslt == BME280_OK)
 80016b4:	197b      	adds	r3, r7, r5
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d108      	bne.n	80016d0 <reload_device_settings+0x3a>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80016be:	197c      	adds	r4, r7, r5
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	0019      	movs	r1, r3
 80016c6:	201f      	movs	r0, #31
 80016c8:	f7ff fe87 	bl	80013da <set_filter_standby_settings>
 80016cc:	0003      	movs	r3, r0
 80016ce:	7023      	strb	r3, [r4, #0]

	return rslt;
 80016d0:	230f      	movs	r3, #15
 80016d2:	18fb      	adds	r3, r7, r3
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b25b      	sxtb	r3, r3
}
 80016d8:	0018      	movs	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	b004      	add	sp, #16
 80016de:	bdb0      	pop	{r4, r5, r7, pc}

080016e0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int temperature;
	int32_t temperature_min = -4000;
 80016ea:	4b2f      	ldr	r3, [pc, #188]	; (80017a8 <compensate_temperature+0xc8>)
 80016ec:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80016ee:	4b2f      	ldr	r3, [pc, #188]	; (80017ac <compensate_temperature+0xcc>)
 80016f0:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->intTemp / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	da00      	bge.n	80016fc <compensate_temperature+0x1c>
 80016fa:	3307      	adds	r3, #7
 80016fc:	10db      	asrs	r3, r3, #3
 80016fe:	001a      	movs	r2, r3
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	2202      	movs	r2, #2
 800170e:	5e9b      	ldrsh	r3, [r3, r2]
 8001710:	001a      	movs	r2, r3
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	4353      	muls	r3, r2
 8001716:	2b00      	cmp	r3, #0
 8001718:	da02      	bge.n	8001720 <compensate_temperature+0x40>
 800171a:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <compensate_temperature+0xd0>)
 800171c:	4694      	mov	ip, r2
 800171e:	4463      	add	r3, ip
 8001720:	12db      	asrs	r3, r3, #11
 8001722:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->intTemp / 16) - ((int32_t)calib_data->dig_T1));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	da00      	bge.n	800172e <compensate_temperature+0x4e>
 800172c:	330f      	adds	r3, #15
 800172e:	111b      	asrs	r3, r3, #4
 8001730:	001a      	movs	r2, r3
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	435b      	muls	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	da02      	bge.n	8001748 <compensate_temperature+0x68>
 8001742:	4a1c      	ldr	r2, [pc, #112]	; (80017b4 <compensate_temperature+0xd4>)
 8001744:	4694      	mov	ip, r2
 8001746:	4463      	add	r3, ip
 8001748:	131b      	asrs	r3, r3, #12
 800174a:	001a      	movs	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	2104      	movs	r1, #4
 8001750:	5e5b      	ldrsh	r3, [r3, r1]
 8001752:	4353      	muls	r3, r2
 8001754:	2b00      	cmp	r3, #0
 8001756:	da02      	bge.n	800175e <compensate_temperature+0x7e>
 8001758:	4a17      	ldr	r2, [pc, #92]	; (80017b8 <compensate_temperature+0xd8>)
 800175a:	4694      	mov	ip, r2
 800175c:	4463      	add	r3, ip
 800175e:	139b      	asrs	r3, r3, #14
 8001760:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	18d2      	adds	r2, r2, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001770:	0013      	movs	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	189b      	adds	r3, r3, r2
 8001776:	3380      	adds	r3, #128	; 0x80
 8001778:	2b00      	cmp	r3, #0
 800177a:	da00      	bge.n	800177e <compensate_temperature+0x9e>
 800177c:	33ff      	adds	r3, #255	; 0xff
 800177e:	121b      	asrs	r3, r3, #8
 8001780:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001782:	69fa      	ldr	r2, [r7, #28]
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	429a      	cmp	r2, r3
 8001788:	da02      	bge.n	8001790 <compensate_temperature+0xb0>
		temperature = temperature_min;
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	61fb      	str	r3, [r7, #28]
 800178e:	e005      	b.n	800179c <compensate_temperature+0xbc>
	else if (temperature > temperature_max)
 8001790:	69fa      	ldr	r2, [r7, #28]
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	429a      	cmp	r2, r3
 8001796:	dd01      	ble.n	800179c <compensate_temperature+0xbc>
		temperature = temperature_max;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	61fb      	str	r3, [r7, #28]

	return temperature;
 800179c:	69fb      	ldr	r3, [r7, #28]
}
 800179e:	0018      	movs	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b008      	add	sp, #32
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	fffff060 	.word	0xfffff060
 80017ac:	00002134 	.word	0x00002134
 80017b0:	000007ff 	.word	0x000007ff
 80017b4:	00000fff 	.word	0x00000fff
 80017b8:	00003fff 	.word	0x00003fff

080017bc <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80017bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017be:	46c6      	mov	lr, r8
 80017c0:	b500      	push	{lr}
 80017c2:	b0be      	sub	sp, #248	; 0xf8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	23bc      	movs	r3, #188	; 0xbc
 80017c8:	2208      	movs	r2, #8
 80017ca:	4694      	mov	ip, r2
 80017cc:	44bc      	add	ip, r7
 80017ce:	4463      	add	r3, ip
 80017d0:	6018      	str	r0, [r3, #0]
 80017d2:	22b8      	movs	r2, #184	; 0xb8
 80017d4:	2308      	movs	r3, #8
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	189b      	adds	r3, r3, r2
 80017da:	6019      	str	r1, [r3, #0]
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	int pressure;
	uint32_t pressure_min = 3000000;
 80017dc:	4be6      	ldr	r3, [pc, #920]	; (8001b78 <compensate_pressure+0x3bc>)
 80017de:	21e8      	movs	r1, #232	; 0xe8
 80017e0:	2008      	movs	r0, #8
 80017e2:	4684      	mov	ip, r0
 80017e4:	44bc      	add	ip, r7
 80017e6:	4461      	add	r1, ip
 80017e8:	600b      	str	r3, [r1, #0]
	uint32_t pressure_max = 11000000;
 80017ea:	4be4      	ldr	r3, [pc, #912]	; (8001b7c <compensate_pressure+0x3c0>)
 80017ec:	21e4      	movs	r1, #228	; 0xe4
 80017ee:	2008      	movs	r0, #8
 80017f0:	4684      	mov	ip, r0
 80017f2:	44bc      	add	ip, r7
 80017f4:	4461      	add	r1, ip
 80017f6:	600b      	str	r3, [r1, #0]

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 80017f8:	2308      	movs	r3, #8
 80017fa:	18fb      	adds	r3, r7, r3
 80017fc:	189b      	adds	r3, r3, r2
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001802:	663b      	str	r3, [r7, #96]	; 0x60
 8001804:	17db      	asrs	r3, r3, #31
 8001806:	667b      	str	r3, [r7, #100]	; 0x64
 8001808:	4add      	ldr	r2, [pc, #884]	; (8001b80 <compensate_pressure+0x3c4>)
 800180a:	2301      	movs	r3, #1
 800180c:	425b      	negs	r3, r3
 800180e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001810:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001812:	1880      	adds	r0, r0, r2
 8001814:	4159      	adcs	r1, r3
 8001816:	0002      	movs	r2, r0
 8001818:	000b      	movs	r3, r1
 800181a:	26d8      	movs	r6, #216	; 0xd8
 800181c:	2108      	movs	r1, #8
 800181e:	1879      	adds	r1, r7, r1
 8001820:	1989      	adds	r1, r1, r6
 8001822:	600a      	str	r2, [r1, #0]
 8001824:	604b      	str	r3, [r1, #4]
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001826:	2308      	movs	r3, #8
 8001828:	18fb      	adds	r3, r7, r3
 800182a:	199b      	adds	r3, r3, r6
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2108      	movs	r1, #8
 8001832:	1879      	adds	r1, r7, r1
 8001834:	1989      	adds	r1, r1, r6
 8001836:	6808      	ldr	r0, [r1, #0]
 8001838:	6849      	ldr	r1, [r1, #4]
 800183a:	f7fe fd27 	bl	800028c <__aeabi_lmul>
 800183e:	0002      	movs	r2, r0
 8001840:	000b      	movs	r3, r1
 8001842:	0010      	movs	r0, r2
 8001844:	0019      	movs	r1, r3
 8001846:	22b8      	movs	r2, #184	; 0xb8
 8001848:	2308      	movs	r3, #8
 800184a:	18fb      	adds	r3, r7, r3
 800184c:	189b      	adds	r3, r3, r2
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2210      	movs	r2, #16
 8001852:	5e9b      	ldrsh	r3, [r3, r2]
 8001854:	65bb      	str	r3, [r7, #88]	; 0x58
 8001856:	17db      	asrs	r3, r3, #31
 8001858:	65fb      	str	r3, [r7, #92]	; 0x5c
 800185a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800185c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800185e:	f7fe fd15 	bl	800028c <__aeabi_lmul>
 8001862:	0002      	movs	r2, r0
 8001864:	000b      	movs	r3, r1
 8001866:	21d0      	movs	r1, #208	; 0xd0
 8001868:	2008      	movs	r0, #8
 800186a:	1838      	adds	r0, r7, r0
 800186c:	1840      	adds	r0, r0, r1
 800186e:	6002      	str	r2, [r0, #0]
 8001870:	6043      	str	r3, [r0, #4]
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001872:	22b8      	movs	r2, #184	; 0xb8
 8001874:	2308      	movs	r3, #8
 8001876:	18fb      	adds	r3, r7, r3
 8001878:	189b      	adds	r3, r3, r2
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	220e      	movs	r2, #14
 800187e:	5e9b      	ldrsh	r3, [r3, r2]
 8001880:	653b      	str	r3, [r7, #80]	; 0x50
 8001882:	17db      	asrs	r3, r3, #31
 8001884:	657b      	str	r3, [r7, #84]	; 0x54
 8001886:	2308      	movs	r3, #8
 8001888:	18fb      	adds	r3, r7, r3
 800188a:	199b      	adds	r3, r3, r6
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001892:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001894:	f7fe fcfa 	bl	800028c <__aeabi_lmul>
 8001898:	0002      	movs	r2, r0
 800189a:	000b      	movs	r3, r1
 800189c:	0bd1      	lsrs	r1, r2, #15
 800189e:	045d      	lsls	r5, r3, #17
 80018a0:	430d      	orrs	r5, r1
 80018a2:	0454      	lsls	r4, r2, #17
 80018a4:	21d0      	movs	r1, #208	; 0xd0
 80018a6:	2308      	movs	r3, #8
 80018a8:	18fb      	adds	r3, r7, r3
 80018aa:	185b      	adds	r3, r3, r1
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	1912      	adds	r2, r2, r4
 80018b2:	416b      	adcs	r3, r5
 80018b4:	2008      	movs	r0, #8
 80018b6:	1838      	adds	r0, r7, r0
 80018b8:	1840      	adds	r0, r0, r1
 80018ba:	6002      	str	r2, [r0, #0]
 80018bc:	6043      	str	r3, [r0, #4]
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 80018be:	24b8      	movs	r4, #184	; 0xb8
 80018c0:	2308      	movs	r3, #8
 80018c2:	18fb      	adds	r3, r7, r3
 80018c4:	191b      	adds	r3, r3, r4
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	220c      	movs	r2, #12
 80018ca:	5e9b      	ldrsh	r3, [r3, r2]
 80018cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80018ce:	17db      	asrs	r3, r3, #31
 80018d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	647b      	str	r3, [r7, #68]	; 0x44
 80018d8:	2300      	movs	r3, #0
 80018da:	643b      	str	r3, [r7, #64]	; 0x40
 80018dc:	000d      	movs	r5, r1
 80018de:	2308      	movs	r3, #8
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	185b      	adds	r3, r3, r1
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80018ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80018ec:	1812      	adds	r2, r2, r0
 80018ee:	414b      	adcs	r3, r1
 80018f0:	2108      	movs	r1, #8
 80018f2:	1879      	adds	r1, r7, r1
 80018f4:	1949      	adds	r1, r1, r5
 80018f6:	600a      	str	r2, [r1, #0]
 80018f8:	604b      	str	r3, [r1, #4]
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 80018fa:	2308      	movs	r3, #8
 80018fc:	18fb      	adds	r3, r7, r3
 80018fe:	199b      	adds	r3, r3, r6
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2108      	movs	r1, #8
 8001906:	1879      	adds	r1, r7, r1
 8001908:	1989      	adds	r1, r1, r6
 800190a:	6808      	ldr	r0, [r1, #0]
 800190c:	6849      	ldr	r1, [r1, #4]
 800190e:	f7fe fcbd 	bl	800028c <__aeabi_lmul>
 8001912:	0002      	movs	r2, r0
 8001914:	000b      	movs	r3, r1
 8001916:	0010      	movs	r0, r2
 8001918:	0019      	movs	r1, r3
 800191a:	2308      	movs	r3, #8
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	191b      	adds	r3, r3, r4
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	220a      	movs	r2, #10
 8001924:	5e9b      	ldrsh	r3, [r3, r2]
 8001926:	63bb      	str	r3, [r7, #56]	; 0x38
 8001928:	17db      	asrs	r3, r3, #31
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800192c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800192e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001930:	f7fe fcac 	bl	800028c <__aeabi_lmul>
 8001934:	0002      	movs	r2, r0
 8001936:	000b      	movs	r3, r1
 8001938:	0010      	movs	r0, r2
 800193a:	0019      	movs	r1, r3
 800193c:	2900      	cmp	r1, #0
 800193e:	da03      	bge.n	8001948 <compensate_pressure+0x18c>
 8001940:	22ff      	movs	r2, #255	; 0xff
 8001942:	2300      	movs	r3, #0
 8001944:	1880      	adds	r0, r0, r2
 8001946:	4159      	adcs	r1, r3
 8001948:	060b      	lsls	r3, r1, #24
 800194a:	0a02      	lsrs	r2, r0, #8
 800194c:	2498      	movs	r4, #152	; 0x98
 800194e:	2508      	movs	r5, #8
 8001950:	197d      	adds	r5, r7, r5
 8001952:	192d      	adds	r5, r5, r4
 8001954:	602a      	str	r2, [r5, #0]
 8001956:	2208      	movs	r2, #8
 8001958:	18ba      	adds	r2, r7, r2
 800195a:	1912      	adds	r2, r2, r4
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	431a      	orrs	r2, r3
 8001960:	2308      	movs	r3, #8
 8001962:	18fb      	adds	r3, r7, r3
 8001964:	191b      	adds	r3, r3, r4
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	120b      	asrs	r3, r1, #8
 800196a:	229c      	movs	r2, #156	; 0x9c
 800196c:	2108      	movs	r1, #8
 800196e:	468c      	mov	ip, r1
 8001970:	44bc      	add	ip, r7
 8001972:	4462      	add	r2, ip
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	2308      	movs	r3, #8
 8001978:	18fb      	adds	r3, r7, r3
 800197a:	191b      	adds	r3, r3, r4
 800197c:	685c      	ldr	r4, [r3, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	607c      	str	r4, [r7, #4]
 8001984:	25b8      	movs	r5, #184	; 0xb8
 8001986:	2308      	movs	r3, #8
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	195b      	adds	r3, r3, r5
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2208      	movs	r2, #8
 8001990:	5e9b      	ldrsh	r3, [r3, r2]
 8001992:	633b      	str	r3, [r7, #48]	; 0x30
 8001994:	17db      	asrs	r3, r3, #31
 8001996:	637b      	str	r3, [r7, #52]	; 0x34
 8001998:	26d8      	movs	r6, #216	; 0xd8
 800199a:	2308      	movs	r3, #8
 800199c:	18fb      	adds	r3, r7, r3
 800199e:	199b      	adds	r3, r3, r6
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80019a6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80019a8:	f7fe fc70 	bl	800028c <__aeabi_lmul>
 80019ac:	0002      	movs	r2, r0
 80019ae:	000b      	movs	r3, r1
 80019b0:	0d11      	lsrs	r1, r2, #20
 80019b2:	4688      	mov	r8, r1
 80019b4:	0318      	lsls	r0, r3, #12
 80019b6:	24b4      	movs	r4, #180	; 0xb4
 80019b8:	2108      	movs	r1, #8
 80019ba:	468c      	mov	ip, r1
 80019bc:	44bc      	add	ip, r7
 80019be:	4464      	add	r4, ip
 80019c0:	6020      	str	r0, [r4, #0]
 80019c2:	20b4      	movs	r0, #180	; 0xb4
 80019c4:	2108      	movs	r1, #8
 80019c6:	1879      	adds	r1, r7, r1
 80019c8:	180c      	adds	r4, r1, r0
 80019ca:	6820      	ldr	r0, [r4, #0]
 80019cc:	4641      	mov	r1, r8
 80019ce:	4308      	orrs	r0, r1
 80019d0:	21b4      	movs	r1, #180	; 0xb4
 80019d2:	2408      	movs	r4, #8
 80019d4:	46a4      	mov	ip, r4
 80019d6:	44bc      	add	ip, r7
 80019d8:	4461      	add	r1, ip
 80019da:	6008      	str	r0, [r1, #0]
 80019dc:	0313      	lsls	r3, r2, #12
 80019de:	22b0      	movs	r2, #176	; 0xb0
 80019e0:	2108      	movs	r1, #8
 80019e2:	1879      	adds	r1, r7, r1
 80019e4:	1889      	adds	r1, r1, r2
 80019e6:	600b      	str	r3, [r1, #0]
 80019e8:	2308      	movs	r3, #8
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	189b      	adds	r3, r3, r2
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	6838      	ldr	r0, [r7, #0]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	1812      	adds	r2, r2, r0
 80019f8:	414b      	adcs	r3, r1
 80019fa:	2108      	movs	r1, #8
 80019fc:	1879      	adds	r1, r7, r1
 80019fe:	1989      	adds	r1, r1, r6
 8001a00:	600a      	str	r2, [r1, #0]
 8001a02:	604b      	str	r3, [r1, #4]
	var3 = ((int64_t)1) * 140737488355328;
 8001a04:	2200      	movs	r2, #0
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	021b      	lsls	r3, r3, #8
 8001a0a:	21c8      	movs	r1, #200	; 0xc8
 8001a0c:	2008      	movs	r0, #8
 8001a0e:	1838      	adds	r0, r7, r0
 8001a10:	1840      	adds	r0, r0, r1
 8001a12:	6002      	str	r2, [r0, #0]
 8001a14:	6043      	str	r3, [r0, #4]
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001a16:	2308      	movs	r3, #8
 8001a18:	18fb      	adds	r3, r7, r3
 8001a1a:	185b      	adds	r3, r3, r1
 8001a1c:	6818      	ldr	r0, [r3, #0]
 8001a1e:	6859      	ldr	r1, [r3, #4]
 8001a20:	2308      	movs	r3, #8
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	199b      	adds	r3, r3, r6
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	1880      	adds	r0, r0, r2
 8001a2c:	4159      	adcs	r1, r3
 8001a2e:	2308      	movs	r3, #8
 8001a30:	18fb      	adds	r3, r7, r3
 8001a32:	195b      	adds	r3, r3, r5
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	88db      	ldrh	r3, [r3, #6]
 8001a38:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a42:	f7fe fc23 	bl	800028c <__aeabi_lmul>
 8001a46:	0002      	movs	r2, r0
 8001a48:	000b      	movs	r3, r1
 8001a4a:	0010      	movs	r0, r2
 8001a4c:	0019      	movs	r1, r3
 8001a4e:	2900      	cmp	r1, #0
 8001a50:	da04      	bge.n	8001a5c <compensate_pressure+0x2a0>
 8001a52:	2201      	movs	r2, #1
 8001a54:	4252      	negs	r2, r2
 8001a56:	2301      	movs	r3, #1
 8001a58:	1880      	adds	r0, r0, r2
 8001a5a:	4159      	adcs	r1, r3
 8001a5c:	104b      	asrs	r3, r1, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	17cb      	asrs	r3, r1, #31
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	68fc      	ldr	r4, [r7, #12]
 8001a68:	25d8      	movs	r5, #216	; 0xd8
 8001a6a:	2208      	movs	r2, #8
 8001a6c:	18ba      	adds	r2, r7, r2
 8001a6e:	1952      	adds	r2, r2, r5
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	6054      	str	r4, [r2, #4]

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001a74:	2308      	movs	r3, #8
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	195b      	adds	r3, r3, r5
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	23dc      	movs	r3, #220	; 0xdc
 8001a7e:	2108      	movs	r1, #8
 8001a80:	468c      	mov	ip, r1
 8001a82:	44bc      	add	ip, r7
 8001a84:	4463      	add	r3, ip
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	d100      	bne.n	8001a8e <compensate_pressure+0x2d2>
 8001a8c:	e1f2      	b.n	8001e74 <compensate_pressure+0x6b8>
		var4 = 1048576 - uncomp_data->intPress;
 8001a8e:	23bc      	movs	r3, #188	; 0xbc
 8001a90:	2208      	movs	r2, #8
 8001a92:	4694      	mov	ip, r2
 8001a94:	44bc      	add	ip, r7
 8001a96:	4463      	add	r3, ip
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	035b      	lsls	r3, r3, #13
 8001aa0:	1a9b      	subs	r3, r3, r2
 8001aa2:	24c0      	movs	r4, #192	; 0xc0
 8001aa4:	2208      	movs	r2, #8
 8001aa6:	18ba      	adds	r2, r7, r2
 8001aa8:	1912      	adds	r2, r2, r4
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	17db      	asrs	r3, r3, #31
 8001aae:	21c4      	movs	r1, #196	; 0xc4
 8001ab0:	2208      	movs	r2, #8
 8001ab2:	18ba      	adds	r2, r7, r2
 8001ab4:	1852      	adds	r2, r2, r1
 8001ab6:	6013      	str	r3, [r2, #0]
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	18fb      	adds	r3, r7, r3
 8001abc:	191b      	adds	r3, r3, r4
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	085a      	lsrs	r2, r3, #1
 8001ac2:	2308      	movs	r3, #8
 8001ac4:	18fb      	adds	r3, r7, r3
 8001ac6:	185b      	adds	r3, r3, r1
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	07db      	lsls	r3, r3, #31
 8001acc:	21ac      	movs	r1, #172	; 0xac
 8001ace:	2008      	movs	r0, #8
 8001ad0:	1838      	adds	r0, r7, r0
 8001ad2:	1840      	adds	r0, r0, r1
 8001ad4:	6003      	str	r3, [r0, #0]
 8001ad6:	2308      	movs	r3, #8
 8001ad8:	18fb      	adds	r3, r7, r3
 8001ada:	185b      	adds	r3, r3, r1
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	2208      	movs	r2, #8
 8001ae2:	18ba      	adds	r2, r7, r2
 8001ae4:	1852      	adds	r2, r2, r1
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	2308      	movs	r3, #8
 8001aea:	18fb      	adds	r3, r7, r3
 8001aec:	191b      	adds	r3, r3, r4
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	07db      	lsls	r3, r3, #31
 8001af2:	21a8      	movs	r1, #168	; 0xa8
 8001af4:	2208      	movs	r2, #8
 8001af6:	18ba      	adds	r2, r7, r2
 8001af8:	1852      	adds	r2, r2, r1
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	23d0      	movs	r3, #208	; 0xd0
 8001afe:	2208      	movs	r2, #8
 8001b00:	4694      	mov	ip, r2
 8001b02:	44bc      	add	ip, r7
 8001b04:	4463      	add	r3, ip
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2008      	movs	r0, #8
 8001b0c:	4684      	mov	ip, r0
 8001b0e:	44bc      	add	ip, r7
 8001b10:	4461      	add	r1, ip
 8001b12:	6808      	ldr	r0, [r1, #0]
 8001b14:	6849      	ldr	r1, [r1, #4]
 8001b16:	1a80      	subs	r0, r0, r2
 8001b18:	4199      	sbcs	r1, r3
 8001b1a:	4a1a      	ldr	r2, [pc, #104]	; (8001b84 <compensate_pressure+0x3c8>)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f7fe fbb5 	bl	800028c <__aeabi_lmul>
 8001b22:	0002      	movs	r2, r0
 8001b24:	000b      	movs	r3, r1
 8001b26:	0010      	movs	r0, r2
 8001b28:	0019      	movs	r1, r3
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	195b      	adds	r3, r3, r5
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f7fe fb86 	bl	8000244 <__aeabi_ldivmod>
 8001b38:	0002      	movs	r2, r0
 8001b3a:	000b      	movs	r3, r1
 8001b3c:	2108      	movs	r1, #8
 8001b3e:	1879      	adds	r1, r7, r1
 8001b40:	1909      	adds	r1, r1, r4
 8001b42:	600a      	str	r2, [r1, #0]
 8001b44:	604b      	str	r3, [r1, #4]
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001b46:	23b8      	movs	r3, #184	; 0xb8
 8001b48:	2208      	movs	r2, #8
 8001b4a:	4694      	mov	ip, r2
 8001b4c:	44bc      	add	ip, r7
 8001b4e:	4463      	add	r3, ip
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2216      	movs	r2, #22
 8001b54:	5e9b      	ldrsh	r3, [r3, r2]
 8001b56:	623b      	str	r3, [r7, #32]
 8001b58:	17db      	asrs	r3, r3, #31
 8001b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b5c:	2308      	movs	r3, #8
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	191b      	adds	r3, r3, r4
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	0010      	movs	r0, r2
 8001b68:	0019      	movs	r1, r3
 8001b6a:	2900      	cmp	r1, #0
 8001b6c:	da0e      	bge.n	8001b8c <compensate_pressure+0x3d0>
 8001b6e:	4a06      	ldr	r2, [pc, #24]	; (8001b88 <compensate_pressure+0x3cc>)
 8001b70:	2300      	movs	r3, #0
 8001b72:	1880      	adds	r0, r0, r2
 8001b74:	4159      	adcs	r1, r3
 8001b76:	e009      	b.n	8001b8c <compensate_pressure+0x3d0>
 8001b78:	002dc6c0 	.word	0x002dc6c0
 8001b7c:	00a7d8c0 	.word	0x00a7d8c0
 8001b80:	fffe0c00 	.word	0xfffe0c00
 8001b84:	00000c35 	.word	0x00000c35
 8001b88:	00001fff 	.word	0x00001fff
 8001b8c:	04cb      	lsls	r3, r1, #19
 8001b8e:	0b42      	lsrs	r2, r0, #13
 8001b90:	2490      	movs	r4, #144	; 0x90
 8001b92:	2508      	movs	r5, #8
 8001b94:	197d      	adds	r5, r7, r5
 8001b96:	192d      	adds	r5, r5, r4
 8001b98:	602a      	str	r2, [r5, #0]
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	18ba      	adds	r2, r7, r2
 8001b9e:	1912      	adds	r2, r2, r4
 8001ba0:	6812      	ldr	r2, [r2, #0]
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	2308      	movs	r3, #8
 8001ba6:	18fb      	adds	r3, r7, r3
 8001ba8:	191b      	adds	r3, r3, r4
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	134b      	asrs	r3, r1, #13
 8001bae:	2294      	movs	r2, #148	; 0x94
 8001bb0:	2108      	movs	r1, #8
 8001bb2:	468c      	mov	ip, r1
 8001bb4:	44bc      	add	ip, r7
 8001bb6:	4462      	add	r2, ip
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	2308      	movs	r3, #8
 8001bbc:	18fb      	adds	r3, r7, r3
 8001bbe:	191b      	adds	r3, r3, r4
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	6a38      	ldr	r0, [r7, #32]
 8001bc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001bc8:	f7fe fb60 	bl	800028c <__aeabi_lmul>
 8001bcc:	0002      	movs	r2, r0
 8001bce:	000b      	movs	r3, r1
 8001bd0:	0014      	movs	r4, r2
 8001bd2:	001d      	movs	r5, r3
 8001bd4:	23c0      	movs	r3, #192	; 0xc0
 8001bd6:	2208      	movs	r2, #8
 8001bd8:	4694      	mov	ip, r2
 8001bda:	44bc      	add	ip, r7
 8001bdc:	4463      	add	r3, ip
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	0010      	movs	r0, r2
 8001be4:	0019      	movs	r1, r3
 8001be6:	2900      	cmp	r1, #0
 8001be8:	da03      	bge.n	8001bf2 <compensate_pressure+0x436>
 8001bea:	4aae      	ldr	r2, [pc, #696]	; (8001ea4 <compensate_pressure+0x6e8>)
 8001bec:	2300      	movs	r3, #0
 8001bee:	1880      	adds	r0, r0, r2
 8001bf0:	4159      	adcs	r1, r3
 8001bf2:	04cb      	lsls	r3, r1, #19
 8001bf4:	469c      	mov	ip, r3
 8001bf6:	0b42      	lsrs	r2, r0, #13
 8001bf8:	2688      	movs	r6, #136	; 0x88
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	199b      	adds	r3, r3, r6
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	2308      	movs	r3, #8
 8001c04:	18fb      	adds	r3, r7, r3
 8001c06:	199a      	adds	r2, r3, r6
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	4663      	mov	r3, ip
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	2308      	movs	r3, #8
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	199b      	adds	r3, r3, r6
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	134b      	asrs	r3, r1, #13
 8001c18:	228c      	movs	r2, #140	; 0x8c
 8001c1a:	2108      	movs	r1, #8
 8001c1c:	468c      	mov	ip, r1
 8001c1e:	44bc      	add	ip, r7
 8001c20:	4462      	add	r2, ip
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	2308      	movs	r3, #8
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	199b      	adds	r3, r3, r6
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	0020      	movs	r0, r4
 8001c30:	0029      	movs	r1, r5
 8001c32:	f7fe fb2b 	bl	800028c <__aeabi_lmul>
 8001c36:	0002      	movs	r2, r0
 8001c38:	000b      	movs	r3, r1
 8001c3a:	0010      	movs	r0, r2
 8001c3c:	0019      	movs	r1, r3
 8001c3e:	2900      	cmp	r1, #0
 8001c40:	da03      	bge.n	8001c4a <compensate_pressure+0x48e>
 8001c42:	4a99      	ldr	r2, [pc, #612]	; (8001ea8 <compensate_pressure+0x6ec>)
 8001c44:	2300      	movs	r3, #0
 8001c46:	1880      	adds	r0, r0, r2
 8001c48:	4159      	adcs	r1, r3
 8001c4a:	01cb      	lsls	r3, r1, #7
 8001c4c:	0e42      	lsrs	r2, r0, #25
 8001c4e:	2480      	movs	r4, #128	; 0x80
 8001c50:	2508      	movs	r5, #8
 8001c52:	197d      	adds	r5, r7, r5
 8001c54:	192d      	adds	r5, r5, r4
 8001c56:	602a      	str	r2, [r5, #0]
 8001c58:	2208      	movs	r2, #8
 8001c5a:	18ba      	adds	r2, r7, r2
 8001c5c:	1912      	adds	r2, r2, r4
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	431a      	orrs	r2, r3
 8001c62:	2308      	movs	r3, #8
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	191b      	adds	r3, r3, r4
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	164b      	asrs	r3, r1, #25
 8001c6c:	2284      	movs	r2, #132	; 0x84
 8001c6e:	2108      	movs	r1, #8
 8001c70:	468c      	mov	ip, r1
 8001c72:	44bc      	add	ip, r7
 8001c74:	4462      	add	r2, ip
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	2308      	movs	r3, #8
 8001c7a:	18fb      	adds	r3, r7, r3
 8001c7c:	191b      	adds	r3, r3, r4
 8001c7e:	685c      	ldr	r4, [r3, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	22d8      	movs	r2, #216	; 0xd8
 8001c84:	2108      	movs	r1, #8
 8001c86:	468c      	mov	ip, r1
 8001c88:	44bc      	add	ip, r7
 8001c8a:	4462      	add	r2, ip
 8001c8c:	6013      	str	r3, [r2, #0]
 8001c8e:	6054      	str	r4, [r2, #4]
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001c90:	23b8      	movs	r3, #184	; 0xb8
 8001c92:	2208      	movs	r2, #8
 8001c94:	4694      	mov	ip, r2
 8001c96:	44bc      	add	ip, r7
 8001c98:	4463      	add	r3, ip
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2214      	movs	r2, #20
 8001c9e:	5e9b      	ldrsh	r3, [r3, r2]
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	17db      	asrs	r3, r3, #31
 8001ca4:	61fb      	str	r3, [r7, #28]
 8001ca6:	23c0      	movs	r3, #192	; 0xc0
 8001ca8:	2208      	movs	r2, #8
 8001caa:	4694      	mov	ip, r2
 8001cac:	44bc      	add	ip, r7
 8001cae:	4463      	add	r3, ip
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	69b8      	ldr	r0, [r7, #24]
 8001cb6:	69f9      	ldr	r1, [r7, #28]
 8001cb8:	f7fe fae8 	bl	800028c <__aeabi_lmul>
 8001cbc:	0002      	movs	r2, r0
 8001cbe:	000b      	movs	r3, r1
 8001cc0:	0010      	movs	r0, r2
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	2900      	cmp	r1, #0
 8001cc6:	da03      	bge.n	8001cd0 <compensate_pressure+0x514>
 8001cc8:	4a78      	ldr	r2, [pc, #480]	; (8001eac <compensate_pressure+0x6f0>)
 8001cca:	2300      	movs	r3, #0
 8001ccc:	1880      	adds	r0, r0, r2
 8001cce:	4159      	adcs	r1, r3
 8001cd0:	034b      	lsls	r3, r1, #13
 8001cd2:	0cc2      	lsrs	r2, r0, #19
 8001cd4:	2480      	movs	r4, #128	; 0x80
 8001cd6:	193c      	adds	r4, r7, r4
 8001cd8:	6022      	str	r2, [r4, #0]
 8001cda:	2280      	movs	r2, #128	; 0x80
 8001cdc:	18ba      	adds	r2, r7, r2
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	2380      	movs	r3, #128	; 0x80
 8001ce4:	18fb      	adds	r3, r7, r3
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	14cb      	asrs	r3, r1, #19
 8001cea:	2284      	movs	r2, #132	; 0x84
 8001cec:	18ba      	adds	r2, r7, r2
 8001cee:	6013      	str	r3, [r2, #0]
 8001cf0:	2380      	movs	r3, #128	; 0x80
 8001cf2:	18fb      	adds	r3, r7, r3
 8001cf4:	685c      	ldr	r4, [r3, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	25d0      	movs	r5, #208	; 0xd0
 8001cfa:	2208      	movs	r2, #8
 8001cfc:	18ba      	adds	r2, r7, r2
 8001cfe:	1952      	adds	r2, r2, r5
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	6054      	str	r4, [r2, #4]
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001d04:	23c0      	movs	r3, #192	; 0xc0
 8001d06:	2208      	movs	r2, #8
 8001d08:	4694      	mov	ip, r2
 8001d0a:	44bc      	add	ip, r7
 8001d0c:	4463      	add	r3, ip
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	6859      	ldr	r1, [r3, #4]
 8001d12:	23d8      	movs	r3, #216	; 0xd8
 8001d14:	2208      	movs	r2, #8
 8001d16:	4694      	mov	ip, r2
 8001d18:	44bc      	add	ip, r7
 8001d1a:	4463      	add	r3, ip
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	1880      	adds	r0, r0, r2
 8001d22:	4159      	adcs	r1, r3
 8001d24:	2308      	movs	r3, #8
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	195b      	adds	r3, r3, r5
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	1812      	adds	r2, r2, r0
 8001d30:	414b      	adcs	r3, r1
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	da03      	bge.n	8001d3e <compensate_pressure+0x582>
 8001d36:	20ff      	movs	r0, #255	; 0xff
 8001d38:	2100      	movs	r1, #0
 8001d3a:	1812      	adds	r2, r2, r0
 8001d3c:	414b      	adcs	r3, r1
 8001d3e:	0619      	lsls	r1, r3, #24
 8001d40:	0a10      	lsrs	r0, r2, #8
 8001d42:	67b8      	str	r0, [r7, #120]	; 0x78
 8001d44:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001d46:	4308      	orrs	r0, r1
 8001d48:	67b8      	str	r0, [r7, #120]	; 0x78
 8001d4a:	121b      	asrs	r3, r3, #8
 8001d4c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d50:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8001d52:	603b      	str	r3, [r7, #0]
 8001d54:	607c      	str	r4, [r7, #4]
 8001d56:	21b8      	movs	r1, #184	; 0xb8
 8001d58:	2308      	movs	r3, #8
 8001d5a:	469c      	mov	ip, r3
 8001d5c:	44bc      	add	ip, r7
 8001d5e:	4461      	add	r1, ip
 8001d60:	6809      	ldr	r1, [r1, #0]
 8001d62:	2012      	movs	r0, #18
 8001d64:	5e09      	ldrsh	r1, [r1, r0]
 8001d66:	6139      	str	r1, [r7, #16]
 8001d68:	17c9      	asrs	r1, r1, #31
 8001d6a:	6179      	str	r1, [r7, #20]
 8001d6c:	693c      	ldr	r4, [r7, #16]
 8001d6e:	697d      	ldr	r5, [r7, #20]
 8001d70:	0021      	movs	r1, r4
 8001d72:	0f09      	lsrs	r1, r1, #28
 8001d74:	0028      	movs	r0, r5
 8001d76:	0100      	lsls	r0, r0, #4
 8001d78:	26a4      	movs	r6, #164	; 0xa4
 8001d7a:	2308      	movs	r3, #8
 8001d7c:	18fb      	adds	r3, r7, r3
 8001d7e:	199b      	adds	r3, r3, r6
 8001d80:	6018      	str	r0, [r3, #0]
 8001d82:	2308      	movs	r3, #8
 8001d84:	18fb      	adds	r3, r7, r3
 8001d86:	1998      	adds	r0, r3, r6
 8001d88:	6800      	ldr	r0, [r0, #0]
 8001d8a:	4308      	orrs	r0, r1
 8001d8c:	2308      	movs	r3, #8
 8001d8e:	18fb      	adds	r3, r7, r3
 8001d90:	1999      	adds	r1, r3, r6
 8001d92:	6008      	str	r0, [r1, #0]
 8001d94:	0021      	movs	r1, r4
 8001d96:	0109      	lsls	r1, r1, #4
 8001d98:	20a0      	movs	r0, #160	; 0xa0
 8001d9a:	2308      	movs	r3, #8
 8001d9c:	18fb      	adds	r3, r7, r3
 8001d9e:	181c      	adds	r4, r3, r0
 8001da0:	6021      	str	r1, [r4, #0]
 8001da2:	2308      	movs	r3, #8
 8001da4:	18fb      	adds	r3, r7, r3
 8001da6:	1819      	adds	r1, r3, r0
 8001da8:	6808      	ldr	r0, [r1, #0]
 8001daa:	6849      	ldr	r1, [r1, #4]
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	1812      	adds	r2, r2, r0
 8001db2:	414b      	adcs	r3, r1
 8001db4:	21c0      	movs	r1, #192	; 0xc0
 8001db6:	2008      	movs	r0, #8
 8001db8:	1838      	adds	r0, r7, r0
 8001dba:	1840      	adds	r0, r0, r1
 8001dbc:	6002      	str	r2, [r0, #0]
 8001dbe:	6043      	str	r3, [r0, #4]
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	18fb      	adds	r3, r7, r3
 8001dc4:	185b      	adds	r3, r3, r1
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	da03      	bge.n	8001dd6 <compensate_pressure+0x61a>
 8001dce:	2001      	movs	r0, #1
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	1812      	adds	r2, r2, r0
 8001dd4:	414b      	adcs	r3, r1
 8001dd6:	07d9      	lsls	r1, r3, #31
 8001dd8:	0850      	lsrs	r0, r2, #1
 8001dda:	6738      	str	r0, [r7, #112]	; 0x70
 8001ddc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001dde:	4308      	orrs	r0, r1
 8001de0:	6738      	str	r0, [r7, #112]	; 0x70
 8001de2:	105b      	asrs	r3, r3, #1
 8001de4:	677b      	str	r3, [r7, #116]	; 0x74
 8001de6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001de8:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001dea:	2264      	movs	r2, #100	; 0x64
 8001dec:	2300      	movs	r3, #0
 8001dee:	f7fe fa4d 	bl	800028c <__aeabi_lmul>
 8001df2:	0002      	movs	r2, r0
 8001df4:	000b      	movs	r3, r1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	da03      	bge.n	8001e02 <compensate_pressure+0x646>
 8001dfa:	207f      	movs	r0, #127	; 0x7f
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	1812      	adds	r2, r2, r0
 8001e00:	414b      	adcs	r3, r1
 8001e02:	0659      	lsls	r1, r3, #25
 8001e04:	09d0      	lsrs	r0, r2, #7
 8001e06:	66b8      	str	r0, [r7, #104]	; 0x68
 8001e08:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001e0a:	4308      	orrs	r0, r1
 8001e0c:	66b8      	str	r0, [r7, #104]	; 0x68
 8001e0e:	11db      	asrs	r3, r3, #7
 8001e10:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001e12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e16:	0013      	movs	r3, r2
 8001e18:	21ec      	movs	r1, #236	; 0xec
 8001e1a:	2208      	movs	r2, #8
 8001e1c:	18ba      	adds	r2, r7, r2
 8001e1e:	1852      	adds	r2, r2, r1
 8001e20:	6013      	str	r3, [r2, #0]

		if (pressure < pressure_min)
 8001e22:	2308      	movs	r3, #8
 8001e24:	18fb      	adds	r3, r7, r3
 8001e26:	185b      	adds	r3, r3, r1
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	20e8      	movs	r0, #232	; 0xe8
 8001e2c:	2208      	movs	r2, #8
 8001e2e:	18ba      	adds	r2, r7, r2
 8001e30:	1812      	adds	r2, r2, r0
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d908      	bls.n	8001e4a <compensate_pressure+0x68e>
			pressure = pressure_min;
 8001e38:	2308      	movs	r3, #8
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	181b      	adds	r3, r3, r0
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2208      	movs	r2, #8
 8001e42:	18ba      	adds	r2, r7, r2
 8001e44:	1852      	adds	r2, r2, r1
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	e020      	b.n	8001e8c <compensate_pressure+0x6d0>
		else if (pressure > pressure_max)
 8001e4a:	20ec      	movs	r0, #236	; 0xec
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	18fb      	adds	r3, r7, r3
 8001e50:	181b      	adds	r3, r3, r0
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	21e4      	movs	r1, #228	; 0xe4
 8001e56:	2208      	movs	r2, #8
 8001e58:	18ba      	adds	r2, r7, r2
 8001e5a:	1852      	adds	r2, r2, r1
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d214      	bcs.n	8001e8c <compensate_pressure+0x6d0>
			pressure = pressure_max;
 8001e62:	2308      	movs	r3, #8
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	185b      	adds	r3, r3, r1
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	18ba      	adds	r2, r7, r2
 8001e6e:	1812      	adds	r2, r2, r0
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	e00b      	b.n	8001e8c <compensate_pressure+0x6d0>
	} else {
		pressure = pressure_min;
 8001e74:	23e8      	movs	r3, #232	; 0xe8
 8001e76:	2208      	movs	r2, #8
 8001e78:	4694      	mov	ip, r2
 8001e7a:	44bc      	add	ip, r7
 8001e7c:	4463      	add	r3, ip
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	22ec      	movs	r2, #236	; 0xec
 8001e82:	2108      	movs	r1, #8
 8001e84:	468c      	mov	ip, r1
 8001e86:	44bc      	add	ip, r7
 8001e88:	4462      	add	r2, ip
 8001e8a:	6013      	str	r3, [r2, #0]
	}

	return pressure;
 8001e8c:	23ec      	movs	r3, #236	; 0xec
 8001e8e:	2208      	movs	r2, #8
 8001e90:	4694      	mov	ip, r2
 8001e92:	44bc      	add	ip, r7
 8001e94:	4463      	add	r3, ip
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b03e      	add	sp, #248	; 0xf8
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	46b8      	mov	r8, r7
 8001ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ea4:	00001fff 	.word	0x00001fff
 8001ea8:	01ffffff 	.word	0x01ffffff
 8001eac:	0007ffff 	.word	0x0007ffff

08001eb0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	; 0x28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	int humidity;
	uint32_t humidity_max = 102400;
 8001eba:	23c8      	movs	r3, #200	; 0xc8
 8001ebc:	025b      	lsls	r3, r3, #9
 8001ebe:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec4:	4a53      	ldr	r2, [pc, #332]	; (8002014 <compensate_humidity+0x164>)
 8001ec6:	4694      	mov	ip, r2
 8001ec8:	4463      	add	r3, ip
 8001eca:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->intHum * 16384);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	039b      	lsls	r3, r3, #14
 8001ed2:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	221e      	movs	r2, #30
 8001ed8:	5e9b      	ldrsh	r3, [r3, r2]
 8001eda:	051b      	lsls	r3, r3, #20
 8001edc:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	2220      	movs	r2, #32
 8001ee2:	5e9b      	ldrsh	r3, [r3, r2]
 8001ee4:	001a      	movs	r2, r3
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	4353      	muls	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	1ad2      	subs	r2, r2, r3
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2280      	movs	r2, #128	; 0x80
 8001ef8:	01d2      	lsls	r2, r2, #7
 8001efa:	4694      	mov	ip, r2
 8001efc:	4463      	add	r3, ip
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	da02      	bge.n	8001f08 <compensate_humidity+0x58>
 8001f02:	4a45      	ldr	r2, [pc, #276]	; (8002018 <compensate_humidity+0x168>)
 8001f04:	4694      	mov	ip, r2
 8001f06:	4463      	add	r3, ip
 8001f08:	13db      	asrs	r3, r3, #15
 8001f0a:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	2222      	movs	r2, #34	; 0x22
 8001f10:	569b      	ldrsb	r3, [r3, r2]
 8001f12:	001a      	movs	r2, r3
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	4353      	muls	r3, r2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	da02      	bge.n	8001f22 <compensate_humidity+0x72>
 8001f1c:	4a3f      	ldr	r2, [pc, #252]	; (800201c <compensate_humidity+0x16c>)
 8001f1e:	4694      	mov	ip, r2
 8001f20:	4463      	add	r3, ip
 8001f22:	129b      	asrs	r3, r3, #10
 8001f24:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	7f1b      	ldrb	r3, [r3, #28]
 8001f2a:	001a      	movs	r2, r3
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	4353      	muls	r3, r2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	da02      	bge.n	8001f3a <compensate_humidity+0x8a>
 8001f34:	4a3a      	ldr	r2, [pc, #232]	; (8002020 <compensate_humidity+0x170>)
 8001f36:	4694      	mov	ip, r2
 8001f38:	4463      	add	r3, ip
 8001f3a:	12db      	asrs	r3, r3, #11
 8001f3c:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	2280      	movs	r2, #128	; 0x80
 8001f42:	0212      	lsls	r2, r2, #8
 8001f44:	4694      	mov	ip, r2
 8001f46:	4463      	add	r3, ip
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4353      	muls	r3, r2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	da02      	bge.n	8001f56 <compensate_humidity+0xa6>
 8001f50:	4a32      	ldr	r2, [pc, #200]	; (800201c <compensate_humidity+0x16c>)
 8001f52:	4694      	mov	ip, r2
 8001f54:	4463      	add	r3, ip
 8001f56:	129b      	asrs	r3, r3, #10
 8001f58:	2280      	movs	r2, #128	; 0x80
 8001f5a:	0392      	lsls	r2, r2, #14
 8001f5c:	4694      	mov	ip, r2
 8001f5e:	4463      	add	r3, ip
 8001f60:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	221a      	movs	r2, #26
 8001f66:	5e9b      	ldrsh	r3, [r3, r2]
 8001f68:	001a      	movs	r2, r3
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4353      	muls	r3, r2
 8001f6e:	2280      	movs	r2, #128	; 0x80
 8001f70:	0192      	lsls	r2, r2, #6
 8001f72:	4694      	mov	ip, r2
 8001f74:	4463      	add	r3, ip
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	da02      	bge.n	8001f80 <compensate_humidity+0xd0>
 8001f7a:	4a2a      	ldr	r2, [pc, #168]	; (8002024 <compensate_humidity+0x174>)
 8001f7c:	4694      	mov	ip, r2
 8001f7e:	4463      	add	r3, ip
 8001f80:	139b      	asrs	r3, r3, #14
 8001f82:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4353      	muls	r3, r2
 8001f8a:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	da02      	bge.n	8001f98 <compensate_humidity+0xe8>
 8001f92:	4a21      	ldr	r2, [pc, #132]	; (8002018 <compensate_humidity+0x168>)
 8001f94:	4694      	mov	ip, r2
 8001f96:	4463      	add	r3, ip
 8001f98:	13db      	asrs	r3, r3, #15
 8001f9a:	001a      	movs	r2, r3
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	da02      	bge.n	8001fa8 <compensate_humidity+0xf8>
 8001fa2:	491d      	ldr	r1, [pc, #116]	; (8002018 <compensate_humidity+0x168>)
 8001fa4:	468c      	mov	ip, r1
 8001fa6:	4463      	add	r3, ip
 8001fa8:	13db      	asrs	r3, r3, #15
 8001faa:	4353      	muls	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	da00      	bge.n	8001fb2 <compensate_humidity+0x102>
 8001fb0:	337f      	adds	r3, #127	; 0x7f
 8001fb2:	11db      	asrs	r3, r3, #7
 8001fb4:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	7e1b      	ldrb	r3, [r3, #24]
 8001fba:	001a      	movs	r2, r3
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4353      	muls	r3, r2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	da00      	bge.n	8001fc6 <compensate_humidity+0x116>
 8001fc4:	330f      	adds	r3, #15
 8001fc6:	111b      	asrs	r3, r3, #4
 8001fc8:	425b      	negs	r3, r3
 8001fca:	001a      	movs	r2, r3
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	189b      	adds	r3, r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	da00      	bge.n	8001fda <compensate_humidity+0x12a>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	22c8      	movs	r2, #200	; 0xc8
 8001fe0:	0552      	lsls	r2, r2, #21
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	dd01      	ble.n	8001fea <compensate_humidity+0x13a>
 8001fe6:	23c8      	movs	r3, #200	; 0xc8
 8001fe8:	055b      	lsls	r3, r3, #21
 8001fea:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	da02      	bge.n	8001ff8 <compensate_humidity+0x148>
 8001ff2:	4a0d      	ldr	r2, [pc, #52]	; (8002028 <compensate_humidity+0x178>)
 8001ff4:	4694      	mov	ip, r2
 8001ff6:	4463      	add	r3, ip
 8001ff8:	131b      	asrs	r3, r3, #12
 8001ffa:	627b      	str	r3, [r7, #36]	; 0x24

	if (humidity > humidity_max)
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffe:	6a3a      	ldr	r2, [r7, #32]
 8002000:	429a      	cmp	r2, r3
 8002002:	d201      	bcs.n	8002008 <compensate_humidity+0x158>
		humidity = humidity_max;
 8002004:	6a3b      	ldr	r3, [r7, #32]
 8002006:	627b      	str	r3, [r7, #36]	; 0x24

	return humidity;
 8002008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800200a:	0018      	movs	r0, r3
 800200c:	46bd      	mov	sp, r7
 800200e:	b00a      	add	sp, #40	; 0x28
 8002010:	bd80      	pop	{r7, pc}
 8002012:	46c0      	nop			; (mov r8, r8)
 8002014:	fffed400 	.word	0xfffed400
 8002018:	00007fff 	.word	0x00007fff
 800201c:	000003ff 	.word	0x000003ff
 8002020:	000007ff 	.word	0x000007ff
 8002024:	00003fff 	.word	0x00003fff
 8002028:	00000fff 	.word	0x00000fff

0800202c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800202c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800202e:	b08b      	sub	sp, #44	; 0x2c
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002034:	2626      	movs	r6, #38	; 0x26
 8002036:	19bb      	adds	r3, r7, r6
 8002038:	2288      	movs	r2, #136	; 0x88
 800203a:	701a      	strb	r2, [r3, #0]
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800203c:	250c      	movs	r5, #12
 800203e:	197b      	adds	r3, r7, r5
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	3304      	adds	r3, #4
 8002046:	2216      	movs	r2, #22
 8002048:	2100      	movs	r1, #0
 800204a:	0018      	movs	r0, r3
 800204c:	f005 ff93 	bl	8007f76 <memset>

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8002050:	2427      	movs	r4, #39	; 0x27
 8002052:	193c      	adds	r4, r7, r4
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	1979      	adds	r1, r7, r5
 8002058:	19bb      	adds	r3, r7, r6
 800205a:	7818      	ldrb	r0, [r3, #0]
 800205c:	0013      	movs	r3, r2
 800205e:	221a      	movs	r2, #26
 8002060:	f7fe fe22 	bl	8000ca8 <bme280_get_regs>
 8002064:	0003      	movs	r3, r0
 8002066:	7023      	strb	r3, [r4, #0]

	if (rslt == BME280_OK) {
 8002068:	2427      	movs	r4, #39	; 0x27
 800206a:	193b      	adds	r3, r7, r4
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b25b      	sxtb	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d11f      	bne.n	80020b4 <get_calib_data+0x88>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	197b      	adds	r3, r7, r5
 8002078:	0011      	movs	r1, r2
 800207a:	0018      	movs	r0, r3
 800207c:	f000 f85a 	bl	8002134 <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002080:	19bb      	adds	r3, r7, r6
 8002082:	22e1      	movs	r2, #225	; 0xe1
 8002084:	701a      	strb	r2, [r3, #0]
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 8002086:	193c      	adds	r4, r7, r4
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	1979      	adds	r1, r7, r5
 800208c:	19bb      	adds	r3, r7, r6
 800208e:	7818      	ldrb	r0, [r3, #0]
 8002090:	0013      	movs	r3, r2
 8002092:	2207      	movs	r2, #7
 8002094:	f7fe fe08 	bl	8000ca8 <bme280_get_regs>
 8002098:	0003      	movs	r3, r0
 800209a:	7023      	strb	r3, [r4, #0]
		if (rslt == BME280_OK) {
 800209c:	2427      	movs	r4, #39	; 0x27
 800209e:	193b      	adds	r3, r7, r4
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	b25b      	sxtb	r3, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d105      	bne.n	80020b4 <get_calib_data+0x88>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	197b      	adds	r3, r7, r5
 80020ac:	0011      	movs	r1, r2
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 f8ed 	bl	800228e <parse_humidity_calib_data>
		}
	}

	return rslt;
 80020b4:	2327      	movs	r3, #39	; 0x27
 80020b6:	18fb      	adds	r3, r7, r3
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	b25b      	sxtb	r3, r3
}
 80020bc:	0018      	movs	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	b00b      	add	sp, #44	; 0x2c
 80020c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020c4 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	001a      	movs	r2, r3
 80020d2:	1cfb      	adds	r3, r7, #3
 80020d4:	701a      	strb	r2, [r3, #0]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80020d6:	2317      	movs	r3, #23
 80020d8:	18fb      	adds	r3, r7, r3
 80020da:	2201      	movs	r2, #1
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	e01d      	b.n	800211c <interleave_reg_addr+0x58>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80020e0:	2017      	movs	r0, #23
 80020e2:	183b      	adds	r3, r7, r0
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	18d2      	adds	r2, r2, r3
 80020ea:	183b      	adds	r3, r7, r0
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	3b01      	subs	r3, #1
 80020f2:	68b9      	ldr	r1, [r7, #8]
 80020f4:	18cb      	adds	r3, r1, r3
 80020f6:	7812      	ldrb	r2, [r2, #0]
 80020f8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80020fa:	183b      	adds	r3, r7, r0
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	18d2      	adds	r2, r2, r3
 8002102:	183b      	adds	r3, r7, r0
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	0019      	movs	r1, r3
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	185b      	adds	r3, r3, r1
 800210e:	7812      	ldrb	r2, [r2, #0]
 8002110:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8002112:	183b      	adds	r3, r7, r0
 8002114:	781a      	ldrb	r2, [r3, #0]
 8002116:	183b      	adds	r3, r7, r0
 8002118:	3201      	adds	r2, #1
 800211a:	701a      	strb	r2, [r3, #0]
 800211c:	2317      	movs	r3, #23
 800211e:	18fa      	adds	r2, r7, r3
 8002120:	1cfb      	adds	r3, r7, #3
 8002122:	7812      	ldrb	r2, [r2, #0]
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d3da      	bcc.n	80020e0 <interleave_reg_addr+0x1c>
	}
}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	46c0      	nop			; (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	b006      	add	sp, #24
 8002132:	bd80      	pop	{r7, pc}

08002134 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	3310      	adds	r3, #16
 8002142:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3301      	adds	r3, #1
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	b21a      	sxth	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	b21b      	sxth	r3, r3
 8002154:	4313      	orrs	r3, r2
 8002156:	b21b      	sxth	r3, r3
 8002158:	b29a      	uxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3303      	adds	r3, #3
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	b21a      	sxth	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3302      	adds	r3, #2
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	b21a      	sxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3305      	adds	r3, #5
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	b21a      	sxth	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3304      	adds	r3, #4
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b21b      	sxth	r3, r3
 800218a:	4313      	orrs	r3, r2
 800218c:	b21a      	sxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3307      	adds	r3, #7
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	021b      	lsls	r3, r3, #8
 800219a:	b21a      	sxth	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3306      	adds	r3, #6
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	b21b      	sxth	r3, r3
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b21b      	sxth	r3, r3
 80021a8:	b29a      	uxth	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3309      	adds	r3, #9
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3308      	adds	r3, #8
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	330b      	adds	r3, #11
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	021b      	lsls	r3, r3, #8
 80021d0:	b21a      	sxth	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	330a      	adds	r3, #10
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	4313      	orrs	r3, r2
 80021dc:	b21a      	sxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	330d      	adds	r3, #13
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	330c      	adds	r3, #12
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b21a      	sxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	330f      	adds	r3, #15
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21a      	sxth	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	330e      	adds	r3, #14
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	b21a      	sxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3311      	adds	r3, #17
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	b21a      	sxth	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3310      	adds	r3, #16
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21a      	sxth	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3313      	adds	r3, #19
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	b21a      	sxth	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3312      	adds	r3, #18
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4313      	orrs	r3, r2
 8002244:	b21a      	sxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3315      	adds	r3, #21
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	b21a      	sxth	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3314      	adds	r3, #20
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b21b      	sxth	r3, r3
 800225c:	4313      	orrs	r3, r2
 800225e:	b21a      	sxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3317      	adds	r3, #23
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	b21a      	sxth	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	3316      	adds	r3, #22
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	b21b      	sxth	r3, r3
 8002276:	4313      	orrs	r3, r2
 8002278:	b21a      	sxth	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	7e5a      	ldrb	r2, [r3, #25]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	761a      	strb	r2, [r3, #24]

}
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	46bd      	mov	sp, r7
 800228a:	b004      	add	sp, #16
 800228c:	bd80      	pop	{r7, pc}

0800228e <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800228e:	b590      	push	{r4, r7, lr}
 8002290:	b087      	sub	sp, #28
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	3310      	adds	r3, #16
 800229c:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3301      	adds	r3, #1
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	021b      	lsls	r3, r3, #8
 80022a6:	b21a      	sxth	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	b21b      	sxth	r3, r3
 80022ae:	4313      	orrs	r3, r2
 80022b0:	b21a      	sxth	r2, r3
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	789a      	ldrb	r2, [r3, #2]
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	3303      	adds	r3, #3
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	b25b      	sxtb	r3, r3
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	011b      	lsls	r3, r3, #4
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	2012      	movs	r0, #18
 80022ce:	183b      	adds	r3, r7, r0
 80022d0:	801a      	strh	r2, [r3, #0]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3304      	adds	r3, #4
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	b21a      	sxth	r2, r3
 80022da:	2410      	movs	r4, #16
 80022dc:	193b      	adds	r3, r7, r4
 80022de:	210f      	movs	r1, #15
 80022e0:	400a      	ands	r2, r1
 80022e2:	801a      	strh	r2, [r3, #0]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80022e4:	183a      	adds	r2, r7, r0
 80022e6:	193b      	adds	r3, r7, r4
 80022e8:	8812      	ldrh	r2, [r2, #0]
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	b21a      	sxth	r2, r3
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3305      	adds	r3, #5
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	b25b      	sxtb	r3, r3
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	b29a      	uxth	r2, r3
 8002302:	210e      	movs	r1, #14
 8002304:	187b      	adds	r3, r7, r1
 8002306:	801a      	strh	r2, [r3, #0]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3304      	adds	r3, #4
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	091b      	lsrs	r3, r3, #4
 8002310:	b2da      	uxtb	r2, r3
 8002312:	200c      	movs	r0, #12
 8002314:	183b      	adds	r3, r7, r0
 8002316:	801a      	strh	r2, [r3, #0]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002318:	187a      	adds	r2, r7, r1
 800231a:	183b      	adds	r3, r7, r0
 800231c:	8812      	ldrh	r2, [r2, #0]
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	4313      	orrs	r3, r2
 8002322:	b21a      	sxth	r2, r3
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3306      	adds	r3, #6
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	b259      	sxtb	r1, r3
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	2222      	movs	r2, #34	; 0x22
 8002334:	5499      	strb	r1, [r3, r2]
}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	46bd      	mov	sp, r7
 800233a:	b007      	add	sp, #28
 800233c:	bd90      	pop	{r4, r7, pc}

0800233e <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b084      	sub	sp, #16
 8002342:	af00      	add	r7, sp, #0
 8002344:	0002      	movs	r2, r0
 8002346:	1dfb      	adds	r3, r7, #7
 8002348:	701a      	strb	r2, [r3, #0]
 800234a:	1dbb      	adds	r3, r7, #6
 800234c:	1c0a      	adds	r2, r1, #0
 800234e:	701a      	strb	r2, [r3, #0]
	uint8_t settings_changed = FALSE;
 8002350:	210f      	movs	r1, #15
 8002352:	187b      	adds	r3, r7, r1
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]

	if (sub_settings & desired_settings) {
 8002358:	1dfb      	adds	r3, r7, #7
 800235a:	1dba      	adds	r2, r7, #6
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	7812      	ldrb	r2, [r2, #0]
 8002360:	4013      	ands	r3, r2
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <are_settings_changed+0x32>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002368:	187b      	adds	r3, r7, r1
 800236a:	2201      	movs	r2, #1
 800236c:	701a      	strb	r2, [r3, #0]
 800236e:	e003      	b.n	8002378 <are_settings_changed+0x3a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8002370:	230f      	movs	r3, #15
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	2200      	movs	r2, #0
 8002376:	701a      	strb	r2, [r3, #0]
	}

	return settings_changed;
 8002378:	230f      	movs	r3, #15
 800237a:	18fb      	adds	r3, r7, r3
 800237c:	781b      	ldrb	r3, [r3, #0]
}
 800237e:	0018      	movs	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	b004      	add	sp, #16
 8002384:	bd80      	pop	{r7, pc}

08002386 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00b      	beq.n	80023ac <null_ptr_check+0x26>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <null_ptr_check+0x26>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <null_ptr_check+0x26>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d104      	bne.n	80023b6 <null_ptr_check+0x30>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 80023ac:	230f      	movs	r3, #15
 80023ae:	18fb      	adds	r3, r7, r3
 80023b0:	22ff      	movs	r2, #255	; 0xff
 80023b2:	701a      	strb	r2, [r3, #0]
 80023b4:	e003      	b.n	80023be <null_ptr_check+0x38>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 80023b6:	230f      	movs	r3, #15
 80023b8:	18fb      	adds	r3, r7, r3
 80023ba:	2200      	movs	r2, #0
 80023bc:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80023be:	230f      	movs	r3, #15
 80023c0:	18fb      	adds	r3, r7, r3
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	b25b      	sxtb	r3, r3
}
 80023c6:	0018      	movs	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	b004      	add	sp, #16
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023d4:	f000 fee0 	bl	8003198 <HAL_Init>

  /* USER CODE BEGIN Init */
  //Reset sensor data.
  //memory allocation
  intTemp = (int*)calloc(10, sizeof(int));
 80023d8:	2104      	movs	r1, #4
 80023da:	200a      	movs	r0, #10
 80023dc:	f005 fd5e 	bl	8007e9c <calloc>
 80023e0:	0003      	movs	r3, r0
 80023e2:	001a      	movs	r2, r3
 80023e4:	4b1f      	ldr	r3, [pc, #124]	; (8002464 <main+0x94>)
 80023e6:	601a      	str	r2, [r3, #0]
  intHum = (int*)calloc(10, sizeof(int));
 80023e8:	2104      	movs	r1, #4
 80023ea:	200a      	movs	r0, #10
 80023ec:	f005 fd56 	bl	8007e9c <calloc>
 80023f0:	0003      	movs	r3, r0
 80023f2:	001a      	movs	r2, r3
 80023f4:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <main+0x98>)
 80023f6:	601a      	str	r2, [r3, #0]
  intPress = (int*)calloc(10, sizeof(int));
 80023f8:	2104      	movs	r1, #4
 80023fa:	200a      	movs	r0, #10
 80023fc:	f005 fd4e 	bl	8007e9c <calloc>
 8002400:	0003      	movs	r3, r0
 8002402:	001a      	movs	r2, r3
 8002404:	4b19      	ldr	r3, [pc, #100]	; (800246c <main+0x9c>)
 8002406:	601a      	str	r2, [r3, #0]
  senDT = calloc(10, sizeof(*senDT));
 8002408:	2110      	movs	r1, #16
 800240a:	200a      	movs	r0, #10
 800240c:	f005 fd46 	bl	8007e9c <calloc>
 8002410:	0003      	movs	r3, r0
 8002412:	001a      	movs	r2, r3
 8002414:	4b16      	ldr	r3, [pc, #88]	; (8002470 <main+0xa0>)
 8002416:	601a      	str	r2, [r3, #0]
  intError = 0;
 8002418:	4b16      	ldr	r3, [pc, #88]	; (8002474 <main+0xa4>)
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
   *
   */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800241e:	f000 f837 	bl	8002490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002422:	f000 f979 	bl	8002718 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002426:	f000 f947 	bl	80026b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800242a:	f000 f895 	bl	8002558 <MX_I2C1_Init>
  MX_I2C2_Init();
 800242e:	f000 f8d3 	bl	80025d8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002432:	f000 f911 	bl	8002658 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002436:	f003 fb13 	bl	8005a60 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of sendESPtask */
  sendESPtaskHandle = osThreadNew(sendESP, NULL, &sendESPtask_attributes);
 800243a:	4a0f      	ldr	r2, [pc, #60]	; (8002478 <main+0xa8>)
 800243c:	4b0f      	ldr	r3, [pc, #60]	; (800247c <main+0xac>)
 800243e:	2100      	movs	r1, #0
 8002440:	0018      	movs	r0, r3
 8002442:	f003 fb67 	bl	8005b14 <osThreadNew>
 8002446:	0002      	movs	r2, r0
 8002448:	4b0d      	ldr	r3, [pc, #52]	; (8002480 <main+0xb0>)
 800244a:	601a      	str	r2, [r3, #0]

  /* creation of readDataTask */
  readDataTaskHandle = osThreadNew(readData, NULL, &readDataTask_attributes);
 800244c:	4a0d      	ldr	r2, [pc, #52]	; (8002484 <main+0xb4>)
 800244e:	4b0e      	ldr	r3, [pc, #56]	; (8002488 <main+0xb8>)
 8002450:	2100      	movs	r1, #0
 8002452:	0018      	movs	r0, r3
 8002454:	f003 fb5e 	bl	8005b14 <osThreadNew>
 8002458:	0002      	movs	r2, r0
 800245a:	4b0c      	ldr	r3, [pc, #48]	; (800248c <main+0xbc>)
 800245c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800245e:	f003 fb2b 	bl	8005ab8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002462:	e7fe      	b.n	8002462 <main+0x92>
 8002464:	20001800 	.word	0x20001800
 8002468:	20001740 	.word	0x20001740
 800246c:	2000160c 	.word	0x2000160c
 8002470:	20001744 	.word	0x20001744
 8002474:	2000173c 	.word	0x2000173c
 8002478:	08008a74 	.word	0x08008a74
 800247c:	08002849 	.word	0x08002849
 8002480:	200015c8 	.word	0x200015c8
 8002484:	08008a98 	.word	0x08008a98
 8002488:	08002bf9 	.word	0x08002bf9
 800248c:	20001768 	.word	0x20001768

08002490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002490:	b590      	push	{r4, r7, lr}
 8002492:	b095      	sub	sp, #84	; 0x54
 8002494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002496:	2420      	movs	r4, #32
 8002498:	193b      	adds	r3, r7, r4
 800249a:	0018      	movs	r0, r3
 800249c:	2330      	movs	r3, #48	; 0x30
 800249e:	001a      	movs	r2, r3
 80024a0:	2100      	movs	r1, #0
 80024a2:	f005 fd68 	bl	8007f76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a6:	2310      	movs	r3, #16
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	0018      	movs	r0, r3
 80024ac:	2310      	movs	r3, #16
 80024ae:	001a      	movs	r2, r3
 80024b0:	2100      	movs	r1, #0
 80024b2:	f005 fd60 	bl	8007f76 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024b6:	003b      	movs	r3, r7
 80024b8:	0018      	movs	r0, r3
 80024ba:	2310      	movs	r3, #16
 80024bc:	001a      	movs	r2, r3
 80024be:	2100      	movs	r1, #0
 80024c0:	f005 fd59 	bl	8007f76 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024c4:	0021      	movs	r1, r4
 80024c6:	187b      	adds	r3, r7, r1
 80024c8:	2202      	movs	r2, #2
 80024ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024cc:	187b      	adds	r3, r7, r1
 80024ce:	2201      	movs	r2, #1
 80024d0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024d2:	187b      	adds	r3, r7, r1
 80024d4:	2210      	movs	r2, #16
 80024d6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024d8:	187b      	adds	r3, r7, r1
 80024da:	2202      	movs	r2, #2
 80024dc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024de:	187b      	adds	r3, r7, r1
 80024e0:	2200      	movs	r2, #0
 80024e2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	22a0      	movs	r2, #160	; 0xa0
 80024e8:	0392      	lsls	r2, r2, #14
 80024ea:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80024ec:	187b      	adds	r3, r7, r1
 80024ee:	2200      	movs	r2, #0
 80024f0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024f2:	187b      	adds	r3, r7, r1
 80024f4:	0018      	movs	r0, r3
 80024f6:	f001 fe15 	bl	8004124 <HAL_RCC_OscConfig>
 80024fa:	1e03      	subs	r3, r0, #0
 80024fc:	d001      	beq.n	8002502 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80024fe:	f000 fc35 	bl	8002d6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002502:	2110      	movs	r1, #16
 8002504:	187b      	adds	r3, r7, r1
 8002506:	2207      	movs	r2, #7
 8002508:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800250a:	187b      	adds	r3, r7, r1
 800250c:	2202      	movs	r2, #2
 800250e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002510:	187b      	adds	r3, r7, r1
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002516:	187b      	adds	r3, r7, r1
 8002518:	2200      	movs	r2, #0
 800251a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800251c:	187b      	adds	r3, r7, r1
 800251e:	2101      	movs	r1, #1
 8002520:	0018      	movs	r0, r3
 8002522:	f002 f919 	bl	8004758 <HAL_RCC_ClockConfig>
 8002526:	1e03      	subs	r3, r0, #0
 8002528:	d001      	beq.n	800252e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800252a:	f000 fc1f 	bl	8002d6c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800252e:	003b      	movs	r3, r7
 8002530:	2221      	movs	r2, #33	; 0x21
 8002532:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002534:	003b      	movs	r3, r7
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800253a:	003b      	movs	r3, r7
 800253c:	2200      	movs	r2, #0
 800253e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002540:	003b      	movs	r3, r7
 8002542:	0018      	movs	r0, r3
 8002544:	f002 fa84 	bl	8004a50 <HAL_RCCEx_PeriphCLKConfig>
 8002548:	1e03      	subs	r3, r0, #0
 800254a:	d001      	beq.n	8002550 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800254c:	f000 fc0e 	bl	8002d6c <Error_Handler>
  }
}
 8002550:	46c0      	nop			; (mov r8, r8)
 8002552:	46bd      	mov	sp, r7
 8002554:	b015      	add	sp, #84	; 0x54
 8002556:	bd90      	pop	{r4, r7, pc}

08002558 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800255c:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <MX_I2C1_Init+0x74>)
 800255e:	4a1c      	ldr	r2, [pc, #112]	; (80025d0 <MX_I2C1_Init+0x78>)
 8002560:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002562:	4b1a      	ldr	r3, [pc, #104]	; (80025cc <MX_I2C1_Init+0x74>)
 8002564:	4a1b      	ldr	r2, [pc, #108]	; (80025d4 <MX_I2C1_Init+0x7c>)
 8002566:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002568:	4b18      	ldr	r3, [pc, #96]	; (80025cc <MX_I2C1_Init+0x74>)
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800256e:	4b17      	ldr	r3, [pc, #92]	; (80025cc <MX_I2C1_Init+0x74>)
 8002570:	2201      	movs	r2, #1
 8002572:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002574:	4b15      	ldr	r3, [pc, #84]	; (80025cc <MX_I2C1_Init+0x74>)
 8002576:	2200      	movs	r2, #0
 8002578:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800257a:	4b14      	ldr	r3, [pc, #80]	; (80025cc <MX_I2C1_Init+0x74>)
 800257c:	2200      	movs	r2, #0
 800257e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002580:	4b12      	ldr	r3, [pc, #72]	; (80025cc <MX_I2C1_Init+0x74>)
 8002582:	2200      	movs	r2, #0
 8002584:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002586:	4b11      	ldr	r3, [pc, #68]	; (80025cc <MX_I2C1_Init+0x74>)
 8002588:	2200      	movs	r2, #0
 800258a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <MX_I2C1_Init+0x74>)
 800258e:	2200      	movs	r2, #0
 8002590:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002592:	4b0e      	ldr	r3, [pc, #56]	; (80025cc <MX_I2C1_Init+0x74>)
 8002594:	0018      	movs	r0, r3
 8002596:	f001 f88f 	bl	80036b8 <HAL_I2C_Init>
 800259a:	1e03      	subs	r3, r0, #0
 800259c:	d001      	beq.n	80025a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800259e:	f000 fbe5 	bl	8002d6c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025a2:	4b0a      	ldr	r3, [pc, #40]	; (80025cc <MX_I2C1_Init+0x74>)
 80025a4:	2100      	movs	r1, #0
 80025a6:	0018      	movs	r0, r3
 80025a8:	f001 fd24 	bl	8003ff4 <HAL_I2CEx_ConfigAnalogFilter>
 80025ac:	1e03      	subs	r3, r0, #0
 80025ae:	d001      	beq.n	80025b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80025b0:	f000 fbdc 	bl	8002d6c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80025b4:	4b05      	ldr	r3, [pc, #20]	; (80025cc <MX_I2C1_Init+0x74>)
 80025b6:	2100      	movs	r1, #0
 80025b8:	0018      	movs	r0, r3
 80025ba:	f001 fd67 	bl	800408c <HAL_I2CEx_ConfigDigitalFilter>
 80025be:	1e03      	subs	r3, r0, #0
 80025c0:	d001      	beq.n	80025c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80025c2:	f000 fbd3 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025c6:	46c0      	nop			; (mov r8, r8)
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20001614 	.word	0x20001614
 80025d0:	40005400 	.word	0x40005400
 80025d4:	2000090e 	.word	0x2000090e

080025d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	; (800264c <MX_I2C2_Init+0x74>)
 80025de:	4a1c      	ldr	r2, [pc, #112]	; (8002650 <MX_I2C2_Init+0x78>)
 80025e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	; (800264c <MX_I2C2_Init+0x74>)
 80025e4:	4a1b      	ldr	r2, [pc, #108]	; (8002654 <MX_I2C2_Init+0x7c>)
 80025e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80025e8:	4b18      	ldr	r3, [pc, #96]	; (800264c <MX_I2C2_Init+0x74>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025ee:	4b17      	ldr	r3, [pc, #92]	; (800264c <MX_I2C2_Init+0x74>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025f4:	4b15      	ldr	r3, [pc, #84]	; (800264c <MX_I2C2_Init+0x74>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80025fa:	4b14      	ldr	r3, [pc, #80]	; (800264c <MX_I2C2_Init+0x74>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002600:	4b12      	ldr	r3, [pc, #72]	; (800264c <MX_I2C2_Init+0x74>)
 8002602:	2200      	movs	r2, #0
 8002604:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002606:	4b11      	ldr	r3, [pc, #68]	; (800264c <MX_I2C2_Init+0x74>)
 8002608:	2200      	movs	r2, #0
 800260a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800260c:	4b0f      	ldr	r3, [pc, #60]	; (800264c <MX_I2C2_Init+0x74>)
 800260e:	2200      	movs	r2, #0
 8002610:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002612:	4b0e      	ldr	r3, [pc, #56]	; (800264c <MX_I2C2_Init+0x74>)
 8002614:	0018      	movs	r0, r3
 8002616:	f001 f84f 	bl	80036b8 <HAL_I2C_Init>
 800261a:	1e03      	subs	r3, r0, #0
 800261c:	d001      	beq.n	8002622 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800261e:	f000 fba5 	bl	8002d6c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002622:	4b0a      	ldr	r3, [pc, #40]	; (800264c <MX_I2C2_Init+0x74>)
 8002624:	2100      	movs	r1, #0
 8002626:	0018      	movs	r0, r3
 8002628:	f001 fce4 	bl	8003ff4 <HAL_I2CEx_ConfigAnalogFilter>
 800262c:	1e03      	subs	r3, r0, #0
 800262e:	d001      	beq.n	8002634 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002630:	f000 fb9c 	bl	8002d6c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <MX_I2C2_Init+0x74>)
 8002636:	2100      	movs	r1, #0
 8002638:	0018      	movs	r0, r3
 800263a:	f001 fd27 	bl	800408c <HAL_I2CEx_ConfigDigitalFilter>
 800263e:	1e03      	subs	r3, r0, #0
 8002640:	d001      	beq.n	8002646 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002642:	f000 fb93 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	2000166c 	.word	0x2000166c
 8002650:	40005800 	.word	0x40005800
 8002654:	20303e5d 	.word	0x20303e5d

08002658 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800265c:	4b14      	ldr	r3, [pc, #80]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 800265e:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <MX_USART1_UART_Init+0x5c>)
 8002660:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002662:	4b13      	ldr	r3, [pc, #76]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 8002664:	22e1      	movs	r2, #225	; 0xe1
 8002666:	0252      	lsls	r2, r2, #9
 8002668:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800266a:	4b11      	ldr	r3, [pc, #68]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 800266c:	2200      	movs	r2, #0
 800266e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002670:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 8002672:	2200      	movs	r2, #0
 8002674:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002676:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 8002678:	2200      	movs	r2, #0
 800267a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 800267e:	220c      	movs	r2, #12
 8002680:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002682:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 8002684:	2200      	movs	r2, #0
 8002686:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002688:	4b09      	ldr	r3, [pc, #36]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 800268a:	2200      	movs	r2, #0
 800268c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800268e:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 8002690:	2200      	movs	r2, #0
 8002692:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 8002696:	2200      	movs	r2, #0
 8002698:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800269a:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <MX_USART1_UART_Init+0x58>)
 800269c:	0018      	movs	r0, r3
 800269e:	f002 fd05 	bl	80050ac <HAL_UART_Init>
 80026a2:	1e03      	subs	r3, r0, #0
 80026a4:	d001      	beq.n	80026aa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80026a6:	f000 fb61 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	200016b8 	.word	0x200016b8
 80026b4:	40013800 	.word	0x40013800

080026b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026bc:	4b14      	ldr	r3, [pc, #80]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026be:	4a15      	ldr	r2, [pc, #84]	; (8002714 <MX_USART2_UART_Init+0x5c>)
 80026c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026c2:	4b13      	ldr	r3, [pc, #76]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026c4:	22e1      	movs	r2, #225	; 0xe1
 80026c6:	0252      	lsls	r2, r2, #9
 80026c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026ca:	4b11      	ldr	r3, [pc, #68]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026d0:	4b0f      	ldr	r3, [pc, #60]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026d6:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026d8:	2200      	movs	r2, #0
 80026da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026dc:	4b0c      	ldr	r3, [pc, #48]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026de:	220c      	movs	r2, #12
 80026e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026e8:	4b09      	ldr	r3, [pc, #36]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026fa:	4b05      	ldr	r3, [pc, #20]	; (8002710 <MX_USART2_UART_Init+0x58>)
 80026fc:	0018      	movs	r0, r3
 80026fe:	f002 fcd5 	bl	80050ac <HAL_UART_Init>
 8002702:	1e03      	subs	r3, r0, #0
 8002704:	d001      	beq.n	800270a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002706:	f000 fb31 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	2000177c 	.word	0x2000177c
 8002714:	40004400 	.word	0x40004400

08002718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b08b      	sub	sp, #44	; 0x2c
 800271c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271e:	2414      	movs	r4, #20
 8002720:	193b      	adds	r3, r7, r4
 8002722:	0018      	movs	r0, r3
 8002724:	2314      	movs	r3, #20
 8002726:	001a      	movs	r2, r3
 8002728:	2100      	movs	r1, #0
 800272a:	f005 fc24 	bl	8007f76 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800272e:	4b34      	ldr	r3, [pc, #208]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002730:	695a      	ldr	r2, [r3, #20]
 8002732:	4b33      	ldr	r3, [pc, #204]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002734:	2180      	movs	r1, #128	; 0x80
 8002736:	0309      	lsls	r1, r1, #12
 8002738:	430a      	orrs	r2, r1
 800273a:	615a      	str	r2, [r3, #20]
 800273c:	4b30      	ldr	r3, [pc, #192]	; (8002800 <MX_GPIO_Init+0xe8>)
 800273e:	695a      	ldr	r2, [r3, #20]
 8002740:	2380      	movs	r3, #128	; 0x80
 8002742:	031b      	lsls	r3, r3, #12
 8002744:	4013      	ands	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
 8002748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800274a:	4b2d      	ldr	r3, [pc, #180]	; (8002800 <MX_GPIO_Init+0xe8>)
 800274c:	695a      	ldr	r2, [r3, #20]
 800274e:	4b2c      	ldr	r3, [pc, #176]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002750:	2180      	movs	r1, #128	; 0x80
 8002752:	03c9      	lsls	r1, r1, #15
 8002754:	430a      	orrs	r2, r1
 8002756:	615a      	str	r2, [r3, #20]
 8002758:	4b29      	ldr	r3, [pc, #164]	; (8002800 <MX_GPIO_Init+0xe8>)
 800275a:	695a      	ldr	r2, [r3, #20]
 800275c:	2380      	movs	r3, #128	; 0x80
 800275e:	03db      	lsls	r3, r3, #15
 8002760:	4013      	ands	r3, r2
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b26      	ldr	r3, [pc, #152]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	4b25      	ldr	r3, [pc, #148]	; (8002800 <MX_GPIO_Init+0xe8>)
 800276c:	2180      	movs	r1, #128	; 0x80
 800276e:	0289      	lsls	r1, r1, #10
 8002770:	430a      	orrs	r2, r1
 8002772:	615a      	str	r2, [r3, #20]
 8002774:	4b22      	ldr	r3, [pc, #136]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	2380      	movs	r3, #128	; 0x80
 800277a:	029b      	lsls	r3, r3, #10
 800277c:	4013      	ands	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002782:	4b1f      	ldr	r3, [pc, #124]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	4b1e      	ldr	r3, [pc, #120]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002788:	2180      	movs	r1, #128	; 0x80
 800278a:	02c9      	lsls	r1, r1, #11
 800278c:	430a      	orrs	r2, r1
 800278e:	615a      	str	r2, [r3, #20]
 8002790:	4b1b      	ldr	r3, [pc, #108]	; (8002800 <MX_GPIO_Init+0xe8>)
 8002792:	695a      	ldr	r2, [r3, #20]
 8002794:	2380      	movs	r3, #128	; 0x80
 8002796:	02db      	lsls	r3, r3, #11
 8002798:	4013      	ands	r3, r2
 800279a:	607b      	str	r3, [r7, #4]
 800279c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800279e:	2390      	movs	r3, #144	; 0x90
 80027a0:	05db      	lsls	r3, r3, #23
 80027a2:	2200      	movs	r2, #0
 80027a4:	2120      	movs	r1, #32
 80027a6:	0018      	movs	r0, r3
 80027a8:	f000 ff68 	bl	800367c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80027ac:	193b      	adds	r3, r7, r4
 80027ae:	2280      	movs	r2, #128	; 0x80
 80027b0:	0192      	lsls	r2, r2, #6
 80027b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027b4:	193b      	adds	r3, r7, r4
 80027b6:	2284      	movs	r2, #132	; 0x84
 80027b8:	0392      	lsls	r2, r2, #14
 80027ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027bc:	193b      	adds	r3, r7, r4
 80027be:	2200      	movs	r2, #0
 80027c0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027c2:	193b      	adds	r3, r7, r4
 80027c4:	4a0f      	ldr	r2, [pc, #60]	; (8002804 <MX_GPIO_Init+0xec>)
 80027c6:	0019      	movs	r1, r3
 80027c8:	0010      	movs	r0, r2
 80027ca:	f000 fde7 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80027ce:	0021      	movs	r1, r4
 80027d0:	187b      	adds	r3, r7, r1
 80027d2:	2220      	movs	r2, #32
 80027d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027d6:	187b      	adds	r3, r7, r1
 80027d8:	2201      	movs	r2, #1
 80027da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e2:	187b      	adds	r3, r7, r1
 80027e4:	2200      	movs	r2, #0
 80027e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80027e8:	187a      	adds	r2, r7, r1
 80027ea:	2390      	movs	r3, #144	; 0x90
 80027ec:	05db      	lsls	r3, r3, #23
 80027ee:	0011      	movs	r1, r2
 80027f0:	0018      	movs	r0, r3
 80027f2:	f000 fdd3 	bl	800339c <HAL_GPIO_Init>

}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	46bd      	mov	sp, r7
 80027fa:	b00b      	add	sp, #44	; 0x2c
 80027fc:	bd90      	pop	{r4, r7, pc}
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	40021000 	.word	0x40021000
 8002804:	48000800 	.word	0x48000800

08002808 <debugPrintln>:
/* USER CODE BEGIN 4 */
void debugPrint(UART_HandleTypeDef *huart, char _out[]){
 HAL_UART_Transmit(huart, (uint8_t *) _out, strlen(_out), 10);
}

void debugPrintln(UART_HandleTypeDef *huart, char _out[]){
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
 HAL_UART_Transmit(huart, (uint8_t *) _out, strlen(_out), 10);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	0018      	movs	r0, r3
 8002816:	f7fd fc77 	bl	8000108 <strlen>
 800281a:	0003      	movs	r3, r0
 800281c:	b29a      	uxth	r2, r3
 800281e:	6839      	ldr	r1, [r7, #0]
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	230a      	movs	r3, #10
 8002824:	f002 fc96 	bl	8005154 <HAL_UART_Transmit>
 char newline[2] = "\r\n";
 8002828:	210c      	movs	r1, #12
 800282a:	187b      	adds	r3, r7, r1
 800282c:	4a05      	ldr	r2, [pc, #20]	; (8002844 <debugPrintln+0x3c>)
 800282e:	801a      	strh	r2, [r3, #0]
 HAL_UART_Transmit(huart, (uint8_t *) newline, 2, 10);
 8002830:	1879      	adds	r1, r7, r1
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	230a      	movs	r3, #10
 8002836:	2202      	movs	r2, #2
 8002838:	f002 fc8c 	bl	8005154 <HAL_UART_Transmit>
}
 800283c:	46c0      	nop			; (mov r8, r8)
 800283e:	46bd      	mov	sp, r7
 8002840:	b004      	add	sp, #16
 8002842:	bd80      	pop	{r7, pc}
 8002844:	00000a0d 	.word	0x00000a0d

08002848 <sendESP>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_sendESP */
void sendESP(void *argument)
{
 8002848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800284a:	b0d1      	sub	sp, #324	; 0x144
 800284c:	af02      	add	r7, sp, #8
 800284e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	//Local var. declaration.
	char rxData[10]; //Containt data send from the ESP over UART1
	char dtDEBUG[] = "Date & Time: ";
 8002850:	238c      	movs	r3, #140	; 0x8c
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	4a88      	ldr	r2, [pc, #544]	; (8002a78 <sendESP+0x230>)
 8002858:	ca13      	ldmia	r2!, {r0, r1, r4}
 800285a:	c313      	stmia	r3!, {r0, r1, r4}
 800285c:	8812      	ldrh	r2, [r2, #0]
 800285e:	801a      	strh	r2, [r3, #0]
	char tempDEBUG[] = "Temp in C: ";
 8002860:	2386      	movs	r3, #134	; 0x86
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	18fb      	adds	r3, r7, r3
 8002866:	4a85      	ldr	r2, [pc, #532]	; (8002a7c <sendESP+0x234>)
 8002868:	ca13      	ldmia	r2!, {r0, r1, r4}
 800286a:	c313      	stmia	r3!, {r0, r1, r4}
	char humDEBUG[] = "Hum in %: ";
 800286c:	1c7b      	adds	r3, r7, #1
 800286e:	33ff      	adds	r3, #255	; 0xff
 8002870:	4a83      	ldr	r2, [pc, #524]	; (8002a80 <sendESP+0x238>)
 8002872:	ca03      	ldmia	r2!, {r0, r1}
 8002874:	c303      	stmia	r3!, {r0, r1}
 8002876:	8811      	ldrh	r1, [r2, #0]
 8002878:	8019      	strh	r1, [r3, #0]
 800287a:	7892      	ldrb	r2, [r2, #2]
 800287c:	709a      	strb	r2, [r3, #2]
	char pressDEBUG[] = "Press in Pa: ";
 800287e:	23f0      	movs	r3, #240	; 0xf0
 8002880:	18fb      	adds	r3, r7, r3
 8002882:	4a80      	ldr	r2, [pc, #512]	; (8002a84 <sendESP+0x23c>)
 8002884:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002886:	c313      	stmia	r3!, {r0, r1, r4}
 8002888:	8812      	ldrh	r2, [r2, #0]
 800288a:	801a      	strh	r2, [r3, #0]
	char errorDEBUG[] = "Error: ";
 800288c:	23e8      	movs	r3, #232	; 0xe8
 800288e:	18fb      	adds	r3, r7, r3
 8002890:	4a7d      	ldr	r2, [pc, #500]	; (8002a88 <sendESP+0x240>)
 8002892:	ca03      	ldmia	r2!, {r0, r1}
 8002894:	c303      	stmia	r3!, {r0, r1}
	char url[] = "GET http://server03.hammer-tech.eu/weerstationProject/connect.php?"; //Create connection with a PHP-page
 8002896:	23a4      	movs	r3, #164	; 0xa4
 8002898:	18fa      	adds	r2, r7, r3
 800289a:	4b7c      	ldr	r3, [pc, #496]	; (8002a8c <sendESP+0x244>)
 800289c:	0010      	movs	r0, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	2343      	movs	r3, #67	; 0x43
 80028a2:	001a      	movs	r2, r3
 80028a4:	f005 fb5e 	bl	8007f64 <memcpy>
	char temp[] = "&intTemp=";
 80028a8:	2398      	movs	r3, #152	; 0x98
 80028aa:	18fb      	adds	r3, r7, r3
 80028ac:	4a78      	ldr	r2, [pc, #480]	; (8002a90 <sendESP+0x248>)
 80028ae:	ca03      	ldmia	r2!, {r0, r1}
 80028b0:	c303      	stmia	r3!, {r0, r1}
 80028b2:	8812      	ldrh	r2, [r2, #0]
 80028b4:	801a      	strh	r2, [r3, #0]
	char hum[] = "&intHum=";
 80028b6:	238c      	movs	r3, #140	; 0x8c
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	4a76      	ldr	r2, [pc, #472]	; (8002a94 <sendESP+0x24c>)
 80028bc:	ca03      	ldmia	r2!, {r0, r1}
 80028be:	c303      	stmia	r3!, {r0, r1}
 80028c0:	7812      	ldrb	r2, [r2, #0]
 80028c2:	701a      	strb	r2, [r3, #0]
	char press[] = "&intPress=";
 80028c4:	2380      	movs	r3, #128	; 0x80
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	4a73      	ldr	r2, [pc, #460]	; (8002a98 <sendESP+0x250>)
 80028ca:	ca03      	ldmia	r2!, {r0, r1}
 80028cc:	c303      	stmia	r3!, {r0, r1}
 80028ce:	8811      	ldrh	r1, [r2, #0]
 80028d0:	8019      	strh	r1, [r3, #0]
 80028d2:	7892      	ldrb	r2, [r2, #2]
 80028d4:	709a      	strb	r2, [r3, #2]
	char datetime[] = "&dtDateTime=";
 80028d6:	2370      	movs	r3, #112	; 0x70
 80028d8:	18fb      	adds	r3, r7, r3
 80028da:	4a70      	ldr	r2, [pc, #448]	; (8002a9c <sendESP+0x254>)
 80028dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028de:	c313      	stmia	r3!, {r0, r1, r4}
 80028e0:	7812      	ldrb	r2, [r2, #0]
 80028e2:	701a      	strb	r2, [r3, #0]
	char error[] = "&intStationError=";
 80028e4:	235c      	movs	r3, #92	; 0x5c
 80028e6:	18fb      	adds	r3, r7, r3
 80028e8:	4a6d      	ldr	r2, [pc, #436]	; (8002aa0 <sendESP+0x258>)
 80028ea:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028ec:	c313      	stmia	r3!, {r0, r1, r4}
 80028ee:	6811      	ldr	r1, [r2, #0]
 80028f0:	6019      	str	r1, [r3, #0]
 80028f2:	8892      	ldrh	r2, [r2, #4]
 80028f4:	809a      	strh	r2, [r3, #4]
	char tempDAT[] = ""; //URL-part + data
 80028f6:	2358      	movs	r3, #88	; 0x58
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	4a6a      	ldr	r2, [pc, #424]	; (8002aa4 <sendESP+0x25c>)
 80028fc:	7812      	ldrb	r2, [r2, #0]
 80028fe:	701a      	strb	r2, [r3, #0]
	char humDAT[] = ""; //URL-part + data
 8002900:	2354      	movs	r3, #84	; 0x54
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	4a67      	ldr	r2, [pc, #412]	; (8002aa4 <sendESP+0x25c>)
 8002906:	7812      	ldrb	r2, [r2, #0]
 8002908:	701a      	strb	r2, [r3, #0]
	char pressDAT[] = ""; //URL-part + data
 800290a:	2350      	movs	r3, #80	; 0x50
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	4a65      	ldr	r2, [pc, #404]	; (8002aa4 <sendESP+0x25c>)
 8002910:	7812      	ldrb	r2, [r2, #0]
 8002912:	701a      	strb	r2, [r3, #0]
	char errorDAT[] = ""; //URL-part + data
 8002914:	234c      	movs	r3, #76	; 0x4c
 8002916:	18fb      	adds	r3, r7, r3
 8002918:	4a62      	ldr	r2, [pc, #392]	; (8002aa4 <sendESP+0x25c>)
 800291a:	7812      	ldrb	r2, [r2, #0]
 800291c:	701a      	strb	r2, [r3, #0]
	char end[] = " HTTP/1.1\r\nHost: server03.hammer-tech.eu\r\n Connection: close\r\n\r\n"; //Close connection with PHP-page
 800291e:	4b62      	ldr	r3, [pc, #392]	; (8002aa8 <sendESP+0x260>)
 8002920:	229c      	movs	r2, #156	; 0x9c
 8002922:	0052      	lsls	r2, r2, #1
 8002924:	18ba      	adds	r2, r7, r2
 8002926:	18d2      	adds	r2, r2, r3
 8002928:	4b60      	ldr	r3, [pc, #384]	; (8002aac <sendESP+0x264>)
 800292a:	0010      	movs	r0, r2
 800292c:	0019      	movs	r1, r3
 800292e:	2341      	movs	r3, #65	; 0x41
 8002930:	001a      	movs	r2, r3
 8002932:	f005 fb17 	bl	8007f64 <memcpy>
  for(;;)
  {
	  int i;
	  for(i = 0;i != sizeof(intTemp);i++){
 8002936:	2300      	movs	r3, #0
 8002938:	229a      	movs	r2, #154	; 0x9a
 800293a:	0052      	lsls	r2, r2, #1
 800293c:	18ba      	adds	r2, r7, r2
 800293e:	6013      	str	r3, [r2, #0]
 8002940:	e08f      	b.n	8002a62 <sendESP+0x21a>
	  	//Convert INT to Char array
		itoa(intTemp[i],tempDAT,10);
 8002942:	4b5b      	ldr	r3, [pc, #364]	; (8002ab0 <sendESP+0x268>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	249a      	movs	r4, #154	; 0x9a
 8002948:	0064      	lsls	r4, r4, #1
 800294a:	193b      	adds	r3, r7, r4
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	18d3      	adds	r3, r2, r3
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2258      	movs	r2, #88	; 0x58
 8002956:	18b9      	adds	r1, r7, r2
 8002958:	220a      	movs	r2, #10
 800295a:	0018      	movs	r0, r3
 800295c:	f005 faea 	bl	8007f34 <itoa>
		itoa(intHum[i],humDAT,10);
 8002960:	4b54      	ldr	r3, [pc, #336]	; (8002ab4 <sendESP+0x26c>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	193b      	adds	r3, r7, r4
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	18d3      	adds	r3, r2, r3
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2254      	movs	r2, #84	; 0x54
 8002970:	18b9      	adds	r1, r7, r2
 8002972:	220a      	movs	r2, #10
 8002974:	0018      	movs	r0, r3
 8002976:	f005 fadd 	bl	8007f34 <itoa>
		itoa(intPress[i],pressDAT,10);
 800297a:	4b4f      	ldr	r3, [pc, #316]	; (8002ab8 <sendESP+0x270>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	193b      	adds	r3, r7, r4
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	18d3      	adds	r3, r2, r3
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2250      	movs	r2, #80	; 0x50
 800298a:	18b9      	adds	r1, r7, r2
 800298c:	220a      	movs	r2, #10
 800298e:	0018      	movs	r0, r3
 8002990:	f005 fad0 	bl	8007f34 <itoa>
		itoa(intError,errorDAT,10);
 8002994:	4b49      	ldr	r3, [pc, #292]	; (8002abc <sendESP+0x274>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	224c      	movs	r2, #76	; 0x4c
 800299a:	18b9      	adds	r1, r7, r2
 800299c:	220a      	movs	r2, #10
 800299e:	0018      	movs	r0, r3
 80029a0:	f005 fac8 	bl	8007f34 <itoa>
		strcat(url,press);
		strcat(url,datetime);
		strcat(url,error);
		strcat(url,end);
*/
		sprintf(url, "temperatuur=%d&vochtigheid=%d&luchtdruk=%d\r\n", intTemp[i], intHum[i], intPress[i]);
 80029a4:	4b42      	ldr	r3, [pc, #264]	; (8002ab0 <sendESP+0x268>)
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	0021      	movs	r1, r4
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	18d3      	adds	r3, r2, r3
 80029b2:	681c      	ldr	r4, [r3, #0]
 80029b4:	4b3f      	ldr	r3, [pc, #252]	; (8002ab4 <sendESP+0x26c>)
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	187b      	adds	r3, r7, r1
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	18d3      	adds	r3, r2, r3
 80029c0:	681d      	ldr	r5, [r3, #0]
 80029c2:	4b3d      	ldr	r3, [pc, #244]	; (8002ab8 <sendESP+0x270>)
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	187b      	adds	r3, r7, r1
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	18d3      	adds	r3, r2, r3
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	493b      	ldr	r1, [pc, #236]	; (8002ac0 <sendESP+0x278>)
 80029d2:	26a4      	movs	r6, #164	; 0xa4
 80029d4:	19b8      	adds	r0, r7, r6
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	002b      	movs	r3, r5
 80029da:	0022      	movs	r2, r4
 80029dc:	f005 fb9c 	bl	8008118 <siprintf>
		debugPrintln(&huart2, url); //Print end result AT-command for debugging
 80029e0:	0034      	movs	r4, r6
 80029e2:	193a      	adds	r2, r7, r4
 80029e4:	4b37      	ldr	r3, [pc, #220]	; (8002ac4 <sendESP+0x27c>)
 80029e6:	0011      	movs	r1, r2
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7ff ff0d 	bl	8002808 <debugPrintln>
		HAL_UART_Transmit(&huart1, (uint8_t *) url, strlen(url), 100); //Send AT-command
 80029ee:	193b      	adds	r3, r7, r4
 80029f0:	0018      	movs	r0, r3
 80029f2:	f7fd fb89 	bl	8000108 <strlen>
 80029f6:	0003      	movs	r3, r0
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	1939      	adds	r1, r7, r4
 80029fc:	4832      	ldr	r0, [pc, #200]	; (8002ac8 <sendESP+0x280>)
 80029fe:	2364      	movs	r3, #100	; 0x64
 8002a00:	f002 fba8 	bl	8005154 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, (uint8_t *)rxData, 8, 100); //Get response (like OK or ERROR)
 8002a04:	2494      	movs	r4, #148	; 0x94
 8002a06:	0064      	lsls	r4, r4, #1
 8002a08:	1939      	adds	r1, r7, r4
 8002a0a:	482f      	ldr	r0, [pc, #188]	; (8002ac8 <sendESP+0x280>)
 8002a0c:	2364      	movs	r3, #100	; 0x64
 8002a0e:	2208      	movs	r2, #8
 8002a10:	f002 fc4a 	bl	80052a8 <HAL_UART_Receive>
		HAL_UART_Transmit(&huart2, (uint8_t*)rxData, strlen(rxData) , 100); //Print response for debugging
 8002a14:	193b      	adds	r3, r7, r4
 8002a16:	0018      	movs	r0, r3
 8002a18:	f7fd fb76 	bl	8000108 <strlen>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	1939      	adds	r1, r7, r4
 8002a22:	4828      	ldr	r0, [pc, #160]	; (8002ac4 <sendESP+0x27c>)
 8002a24:	2364      	movs	r3, #100	; 0x64
 8002a26:	f002 fb95 	bl	8005154 <HAL_UART_Transmit>
		//Check if there was an error
		if (strstr(rxData, "ERROR") != NULL) {
 8002a2a:	4a28      	ldr	r2, [pc, #160]	; (8002acc <sendESP+0x284>)
 8002a2c:	193b      	adds	r3, r7, r4
 8002a2e:	0011      	movs	r1, r2
 8002a30:	0018      	movs	r0, r3
 8002a32:	f005 fb91 	bl	8008158 <strstr>
 8002a36:	1e03      	subs	r3, r0, #0
 8002a38:	d008      	beq.n	8002a4c <sendESP+0x204>
		    intError = 1; //change error code to '1' for ESP related error
 8002a3a:	4b20      	ldr	r3, [pc, #128]	; (8002abc <sendESP+0x274>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
		    debugPrintln(&huart2, "ERROR1"); // Message for debugging
 8002a40:	4a23      	ldr	r2, [pc, #140]	; (8002ad0 <sendESP+0x288>)
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <sendESP+0x27c>)
 8002a44:	0011      	movs	r1, r2
 8002a46:	0018      	movs	r0, r3
 8002a48:	f7ff fede 	bl	8002808 <debugPrintln>
		}
	 // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
	 osDelay(6000); //Delay for sending #1min
 8002a4c:	4b21      	ldr	r3, [pc, #132]	; (8002ad4 <sendESP+0x28c>)
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f003 f908 	bl	8005c64 <osDelay>
	  for(i = 0;i != sizeof(intTemp);i++){
 8002a54:	229a      	movs	r2, #154	; 0x9a
 8002a56:	0052      	lsls	r2, r2, #1
 8002a58:	18bb      	adds	r3, r7, r2
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	18ba      	adds	r2, r7, r2
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	229a      	movs	r2, #154	; 0x9a
 8002a64:	0052      	lsls	r2, r2, #1
 8002a66:	18bb      	adds	r3, r7, r2
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d000      	beq.n	8002a70 <sendESP+0x228>
 8002a6e:	e768      	b.n	8002942 <sendESP+0xfa>
	  }
	  i = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	18ba      	adds	r2, r7, r2
 8002a74:	6013      	str	r3, [r2, #0]
  {
 8002a76:	e75e      	b.n	8002936 <sendESP+0xee>
 8002a78:	080088e8 	.word	0x080088e8
 8002a7c:	080088f8 	.word	0x080088f8
 8002a80:	08008904 	.word	0x08008904
 8002a84:	08008910 	.word	0x08008910
 8002a88:	08008920 	.word	0x08008920
 8002a8c:	08008928 	.word	0x08008928
 8002a90:	0800896c 	.word	0x0800896c
 8002a94:	08008978 	.word	0x08008978
 8002a98:	08008984 	.word	0x08008984
 8002a9c:	08008990 	.word	0x08008990
 8002aa0:	080089a0 	.word	0x080089a0
 8002aa4:	080089b4 	.word	0x080089b4
 8002aa8:	fffffed0 	.word	0xfffffed0
 8002aac:	080089b8 	.word	0x080089b8
 8002ab0:	20001800 	.word	0x20001800
 8002ab4:	20001740 	.word	0x20001740
 8002ab8:	2000160c 	.word	0x2000160c
 8002abc:	2000173c 	.word	0x2000173c
 8002ac0:	080088a8 	.word	0x080088a8
 8002ac4:	2000177c 	.word	0x2000177c
 8002ac8:	200016b8 	.word	0x200016b8
 8002acc:	080088d8 	.word	0x080088d8
 8002ad0:	080088e0 	.word	0x080088e0
 8002ad4:	00001770 	.word	0x00001770

08002ad8 <user_i2c_read>:
char line1[16];
char line2[16];
char line3[16];

int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af02      	add	r7, sp, #8
 8002ade:	0004      	movs	r4, r0
 8002ae0:	0008      	movs	r0, r1
 8002ae2:	603a      	str	r2, [r7, #0]
 8002ae4:	0019      	movs	r1, r3
 8002ae6:	1dfb      	adds	r3, r7, #7
 8002ae8:	1c22      	adds	r2, r4, #0
 8002aea:	701a      	strb	r2, [r3, #0]
 8002aec:	1dbb      	adds	r3, r7, #6
 8002aee:	1c02      	adds	r2, r0, #0
 8002af0:	701a      	strb	r2, [r3, #0]
 8002af2:	1d3b      	adds	r3, r7, #4
 8002af4:	1c0a      	adds	r2, r1, #0
 8002af6:	801a      	strh	r2, [r3, #0]
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8002af8:	1dfb      	adds	r3, r7, #7
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	18db      	adds	r3, r3, r3
 8002b00:	b299      	uxth	r1, r3
 8002b02:	1dba      	adds	r2, r7, #6
 8002b04:	4812      	ldr	r0, [pc, #72]	; (8002b50 <user_i2c_read+0x78>)
 8002b06:	230a      	movs	r3, #10
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	f000 fe6a 	bl	80037e4 <HAL_I2C_Master_Transmit>
 8002b10:	1e03      	subs	r3, r0, #0
 8002b12:	d002      	beq.n	8002b1a <user_i2c_read+0x42>
 8002b14:	2301      	movs	r3, #1
 8002b16:	425b      	negs	r3, r3
 8002b18:	e015      	b.n	8002b46 <user_i2c_read+0x6e>
  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8002b1a:	1dfb      	adds	r3, r7, #7
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	b21b      	sxth	r3, r3
 8002b22:	2201      	movs	r2, #1
 8002b24:	4313      	orrs	r3, r2
 8002b26:	b21b      	sxth	r3, r3
 8002b28:	b299      	uxth	r1, r3
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	4807      	ldr	r0, [pc, #28]	; (8002b50 <user_i2c_read+0x78>)
 8002b32:	240a      	movs	r4, #10
 8002b34:	9400      	str	r4, [sp, #0]
 8002b36:	f000 ff5d 	bl	80039f4 <HAL_I2C_Master_Receive>
 8002b3a:	1e03      	subs	r3, r0, #0
 8002b3c:	d002      	beq.n	8002b44 <user_i2c_read+0x6c>
 8002b3e:	2301      	movs	r3, #1
 8002b40:	425b      	negs	r3, r3
 8002b42:	e000      	b.n	8002b46 <user_i2c_read+0x6e>

  return 0;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	0018      	movs	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b003      	add	sp, #12
 8002b4c:	bd90      	pop	{r4, r7, pc}
 8002b4e:	46c0      	nop			; (mov r8, r8)
 8002b50:	20001614 	.word	0x20001614

08002b54 <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f000 fb4a 	bl	80031f8 <HAL_Delay>
}
 8002b64:	46c0      	nop			; (mov r8, r8)
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b002      	add	sp, #8
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002b6c:	b590      	push	{r4, r7, lr}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af02      	add	r7, sp, #8
 8002b72:	0004      	movs	r4, r0
 8002b74:	0008      	movs	r0, r1
 8002b76:	603a      	str	r2, [r7, #0]
 8002b78:	0019      	movs	r1, r3
 8002b7a:	1dfb      	adds	r3, r7, #7
 8002b7c:	1c22      	adds	r2, r4, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	1dbb      	adds	r3, r7, #6
 8002b82:	1c02      	adds	r2, r0, #0
 8002b84:	701a      	strb	r2, [r3, #0]
 8002b86:	1d3b      	adds	r3, r7, #4
 8002b88:	1c0a      	adds	r2, r1, #0
 8002b8a:	801a      	strh	r2, [r3, #0]
  int8_t *buf;
  buf = malloc(len +1);
 8002b8c:	1d3b      	adds	r3, r7, #4
 8002b8e:	881b      	ldrh	r3, [r3, #0]
 8002b90:	3301      	adds	r3, #1
 8002b92:	0018      	movs	r0, r3
 8002b94:	f005 f9d2 	bl	8007f3c <malloc>
 8002b98:	0003      	movs	r3, r0
 8002b9a:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8002b9c:	1dbb      	adds	r3, r7, #6
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	569a      	ldrsb	r2, [r3, r2]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	1c58      	adds	r0, r3, #1
 8002baa:	1d3b      	adds	r3, r7, #4
 8002bac:	881a      	ldrh	r2, [r3, #0]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	0019      	movs	r1, r3
 8002bb2:	f005 f9d7 	bl	8007f64 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8002bb6:	1dfb      	adds	r3, r7, #7
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	18db      	adds	r3, r3, r3
 8002bbe:	b299      	uxth	r1, r3
 8002bc0:	1d3b      	adds	r3, r7, #4
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	b29c      	uxth	r4, r3
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	480a      	ldr	r0, [pc, #40]	; (8002bf4 <user_i2c_write+0x88>)
 8002bcc:	2301      	movs	r3, #1
 8002bce:	425b      	negs	r3, r3
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	0023      	movs	r3, r4
 8002bd4:	f000 fe06 	bl	80037e4 <HAL_I2C_Master_Transmit>
 8002bd8:	1e03      	subs	r3, r0, #0
 8002bda:	d002      	beq.n	8002be2 <user_i2c_write+0x76>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	425b      	negs	r3, r3
 8002be0:	e004      	b.n	8002bec <user_i2c_write+0x80>

  free(buf);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	0018      	movs	r0, r3
 8002be6:	f005 f9b3 	bl	8007f50 <free>
  return 0;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	0018      	movs	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b005      	add	sp, #20
 8002bf2:	bd90      	pop	{r4, r7, pc}
 8002bf4:	20001614 	.word	0x20001614

08002bf8 <readData>:

/* USER CODE END Header_readData */
void readData(void *argument)
{
 8002bf8:	b590      	push	{r4, r7, lr}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readData */
	/* BME280  */
	  dev.dev_id = BME280_I2C_ADDR_SEC;
 8002c00:	4b44      	ldr	r3, [pc, #272]	; (8002d14 <readData+0x11c>)
 8002c02:	2277      	movs	r2, #119	; 0x77
 8002c04:	705a      	strb	r2, [r3, #1]
	  dev.intf = BME280_I2C_INTF;
 8002c06:	4b43      	ldr	r3, [pc, #268]	; (8002d14 <readData+0x11c>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	709a      	strb	r2, [r3, #2]
	  dev.read = user_i2c_read;
 8002c0c:	4b41      	ldr	r3, [pc, #260]	; (8002d14 <readData+0x11c>)
 8002c0e:	4a42      	ldr	r2, [pc, #264]	; (8002d18 <readData+0x120>)
 8002c10:	605a      	str	r2, [r3, #4]
	  dev.write = user_i2c_write;
 8002c12:	4b40      	ldr	r3, [pc, #256]	; (8002d14 <readData+0x11c>)
 8002c14:	4a41      	ldr	r2, [pc, #260]	; (8002d1c <readData+0x124>)
 8002c16:	609a      	str	r2, [r3, #8]
	  dev.delay_ms = user_delay_ms;
 8002c18:	4b3e      	ldr	r3, [pc, #248]	; (8002d14 <readData+0x11c>)
 8002c1a:	4a41      	ldr	r2, [pc, #260]	; (8002d20 <readData+0x128>)
 8002c1c:	60da      	str	r2, [r3, #12]

	  rslt = bme280_init(&dev);
 8002c1e:	4b3d      	ldr	r3, [pc, #244]	; (8002d14 <readData+0x11c>)
 8002c20:	0018      	movs	r0, r3
 8002c22:	f7fd ffd7 	bl	8000bd4 <bme280_init>
 8002c26:	0003      	movs	r3, r0
 8002c28:	001a      	movs	r2, r3
 8002c2a:	4b3e      	ldr	r3, [pc, #248]	; (8002d24 <readData+0x12c>)
 8002c2c:	701a      	strb	r2, [r3, #0]

	  /* BME280  */
	  dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8002c2e:	4b39      	ldr	r3, [pc, #228]	; (8002d14 <readData+0x11c>)
 8002c30:	223a      	movs	r2, #58	; 0x3a
 8002c32:	2101      	movs	r1, #1
 8002c34:	5499      	strb	r1, [r3, r2]
	  dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002c36:	4b37      	ldr	r3, [pc, #220]	; (8002d14 <readData+0x11c>)
 8002c38:	2238      	movs	r2, #56	; 0x38
 8002c3a:	2105      	movs	r1, #5
 8002c3c:	5499      	strb	r1, [r3, r2]
	  dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002c3e:	4b35      	ldr	r3, [pc, #212]	; (8002d14 <readData+0x11c>)
 8002c40:	2239      	movs	r2, #57	; 0x39
 8002c42:	2102      	movs	r1, #2
 8002c44:	5499      	strb	r1, [r3, r2]
	  dev.settings.filter = BME280_FILTER_COEFF_16;
 8002c46:	4b33      	ldr	r3, [pc, #204]	; (8002d14 <readData+0x11c>)
 8002c48:	223b      	movs	r2, #59	; 0x3b
 8002c4a:	2104      	movs	r1, #4
 8002c4c:	5499      	strb	r1, [r3, r2]
	  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8002c4e:	4b31      	ldr	r3, [pc, #196]	; (8002d14 <readData+0x11c>)
 8002c50:	0019      	movs	r1, r3
 8002c52:	200f      	movs	r0, #15
 8002c54:	f7fe f905 	bl	8000e62 <bme280_set_sensor_settings>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	001a      	movs	r2, r3
 8002c5c:	4b31      	ldr	r3, [pc, #196]	; (8002d24 <readData+0x12c>)
 8002c5e:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	  /* USER CODE BEGIN 3 */
	      /* FORCED  ,   SLEEP   */
	      rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002c60:	4b2c      	ldr	r3, [pc, #176]	; (8002d14 <readData+0x11c>)
 8002c62:	0019      	movs	r1, r3
 8002c64:	2001      	movs	r0, #1
 8002c66:	f7fe f967 	bl	8000f38 <bme280_set_sensor_mode>
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	001a      	movs	r2, r3
 8002c6e:	4b2d      	ldr	r3, [pc, #180]	; (8002d24 <readData+0x12c>)
 8002c70:	701a      	strb	r2, [r3, #0]
	      dev.delay_ms(40);
 8002c72:	4b28      	ldr	r3, [pc, #160]	; (8002d14 <readData+0x11c>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2028      	movs	r0, #40	; 0x28
 8002c78:	4798      	blx	r3
	      /*   */
	      rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8002c7a:	4a26      	ldr	r2, [pc, #152]	; (8002d14 <readData+0x11c>)
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <readData+0x130>)
 8002c7e:	0019      	movs	r1, r3
 8002c80:	2007      	movs	r0, #7
 8002c82:	f7fe f9f9 	bl	8001078 <bme280_get_sensor_data>
 8002c86:	0003      	movs	r3, r0
 8002c88:	001a      	movs	r2, r3
 8002c8a:	4b26      	ldr	r3, [pc, #152]	; (8002d24 <readData+0x12c>)
 8002c8c:	701a      	strb	r2, [r3, #0]
	      if(rslt == BME280_OK)
 8002c8e:	4b25      	ldr	r3, [pc, #148]	; (8002d24 <readData+0x12c>)
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	b25b      	sxtb	r3, r3
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d138      	bne.n	8002d0a <readData+0x112>
	      {
	    	*intTemp = comp_data.intTemp / 100.0;      /* C  */
 8002c98:	4b23      	ldr	r3, [pc, #140]	; (8002d28 <readData+0x130>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f7fd fe59 	bl	8000954 <__aeabi_i2d>
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	4b21      	ldr	r3, [pc, #132]	; (8002d2c <readData+0x134>)
 8002ca6:	f7fd fb37 	bl	8000318 <__aeabi_ddiv>
 8002caa:	0002      	movs	r2, r0
 8002cac:	000b      	movs	r3, r1
 8002cae:	4920      	ldr	r1, [pc, #128]	; (8002d30 <readData+0x138>)
 8002cb0:	680c      	ldr	r4, [r1, #0]
 8002cb2:	0010      	movs	r0, r2
 8002cb4:	0019      	movs	r1, r3
 8002cb6:	f7fd fe17 	bl	80008e8 <__aeabi_d2iz>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	6023      	str	r3, [r4, #0]
	    	*intHum = comp_data.intHum / 1024.0;           /* %   */
 8002cbe:	4b1a      	ldr	r3, [pc, #104]	; (8002d28 <readData+0x130>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f7fd fe46 	bl	8000954 <__aeabi_i2d>
 8002cc8:	2200      	movs	r2, #0
 8002cca:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <readData+0x13c>)
 8002ccc:	f7fd fb24 	bl	8000318 <__aeabi_ddiv>
 8002cd0:	0002      	movs	r2, r0
 8002cd2:	000b      	movs	r3, r1
 8002cd4:	4918      	ldr	r1, [pc, #96]	; (8002d38 <readData+0x140>)
 8002cd6:	680c      	ldr	r4, [r1, #0]
 8002cd8:	0010      	movs	r0, r2
 8002cda:	0019      	movs	r1, r3
 8002cdc:	f7fd fe04 	bl	80008e8 <__aeabi_d2iz>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	6023      	str	r3, [r4, #0]
	    	*intPress = comp_data.intPress / 10000.0;          /* hPa */
 8002ce4:	4b10      	ldr	r3, [pc, #64]	; (8002d28 <readData+0x130>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f7fd fe33 	bl	8000954 <__aeabi_i2d>
 8002cee:	2200      	movs	r2, #0
 8002cf0:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <readData+0x144>)
 8002cf2:	f7fd fb11 	bl	8000318 <__aeabi_ddiv>
 8002cf6:	0002      	movs	r2, r0
 8002cf8:	000b      	movs	r3, r1
 8002cfa:	4911      	ldr	r1, [pc, #68]	; (8002d40 <readData+0x148>)
 8002cfc:	680c      	ldr	r4, [r1, #0]
 8002cfe:	0010      	movs	r0, r2
 8002d00:	0019      	movs	r1, r3
 8002d02:	f7fd fdf1 	bl	80008e8 <__aeabi_d2iz>
 8002d06:	0003      	movs	r3, r0
 8002d08:	6023      	str	r3, [r4, #0]
	      }

	osDelay(6000); //wait 1 minute
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <readData+0x14c>)
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	f002 ffa9 	bl	8005c64 <osDelay>
	      rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002d12:	e7a5      	b.n	8002c60 <readData+0x68>
 8002d14:	200015cc 	.word	0x200015cc
 8002d18:	08002ad9 	.word	0x08002ad9
 8002d1c:	08002b6d 	.word	0x08002b6d
 8002d20:	08002b55 	.word	0x08002b55
 8002d24:	20001610 	.word	0x20001610
 8002d28:	20001660 	.word	0x20001660
 8002d2c:	40590000 	.word	0x40590000
 8002d30:	20001800 	.word	0x20001800
 8002d34:	40900000 	.word	0x40900000
 8002d38:	20001740 	.word	0x20001740
 8002d3c:	40c38800 	.word	0x40c38800
 8002d40:	2000160c 	.word	0x2000160c
 8002d44:	00001770 	.word	0x00001770

08002d48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a04      	ldr	r2, [pc, #16]	; (8002d68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d101      	bne.n	8002d5e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d5a:	f000 fa31 	bl	80031c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	46bd      	mov	sp, r7
 8002d62:	b002      	add	sp, #8
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	40014800 	.word	0x40014800

08002d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d70:	b672      	cpsid	i
}
 8002d72:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <Error_Handler+0x8>
	...

08002d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7e:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <HAL_MspInit+0x50>)
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <HAL_MspInit+0x50>)
 8002d84:	2101      	movs	r1, #1
 8002d86:	430a      	orrs	r2, r1
 8002d88:	619a      	str	r2, [r3, #24]
 8002d8a:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <HAL_MspInit+0x50>)
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	607b      	str	r3, [r7, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <HAL_MspInit+0x50>)
 8002d98:	69da      	ldr	r2, [r3, #28]
 8002d9a:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <HAL_MspInit+0x50>)
 8002d9c:	2180      	movs	r1, #128	; 0x80
 8002d9e:	0549      	lsls	r1, r1, #21
 8002da0:	430a      	orrs	r2, r1
 8002da2:	61da      	str	r2, [r3, #28]
 8002da4:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <HAL_MspInit+0x50>)
 8002da6:	69da      	ldr	r2, [r3, #28]
 8002da8:	2380      	movs	r3, #128	; 0x80
 8002daa:	055b      	lsls	r3, r3, #21
 8002dac:	4013      	ands	r3, r2
 8002dae:	603b      	str	r3, [r7, #0]
 8002db0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002db2:	2302      	movs	r3, #2
 8002db4:	425b      	negs	r3, r3
 8002db6:	2200      	movs	r2, #0
 8002db8:	2103      	movs	r1, #3
 8002dba:	0018      	movs	r0, r3
 8002dbc:	f000 fac8 	bl	8003350 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dc0:	46c0      	nop			; (mov r8, r8)
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b002      	add	sp, #8
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40021000 	.word	0x40021000

08002dcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002dcc:	b590      	push	{r4, r7, lr}
 8002dce:	b08d      	sub	sp, #52	; 0x34
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd4:	241c      	movs	r4, #28
 8002dd6:	193b      	adds	r3, r7, r4
 8002dd8:	0018      	movs	r0, r3
 8002dda:	2314      	movs	r3, #20
 8002ddc:	001a      	movs	r2, r3
 8002dde:	2100      	movs	r1, #0
 8002de0:	f005 f8c9 	bl	8007f76 <memset>
  if(hi2c->Instance==I2C1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a38      	ldr	r2, [pc, #224]	; (8002ecc <HAL_I2C_MspInit+0x100>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d132      	bne.n	8002e54 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dee:	4b38      	ldr	r3, [pc, #224]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	4b37      	ldr	r3, [pc, #220]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002df4:	2180      	movs	r1, #128	; 0x80
 8002df6:	02c9      	lsls	r1, r1, #11
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	615a      	str	r2, [r3, #20]
 8002dfc:	4b34      	ldr	r3, [pc, #208]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	2380      	movs	r3, #128	; 0x80
 8002e02:	02db      	lsls	r3, r3, #11
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
 8002e08:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e0a:	0021      	movs	r1, r4
 8002e0c:	187b      	adds	r3, r7, r1
 8002e0e:	22c0      	movs	r2, #192	; 0xc0
 8002e10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e12:	187b      	adds	r3, r7, r1
 8002e14:	2212      	movs	r2, #18
 8002e16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e18:	187b      	adds	r3, r7, r1
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e1e:	187b      	adds	r3, r7, r1
 8002e20:	2203      	movs	r2, #3
 8002e22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002e24:	187b      	adds	r3, r7, r1
 8002e26:	2201      	movs	r2, #1
 8002e28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e2a:	187b      	adds	r3, r7, r1
 8002e2c:	4a29      	ldr	r2, [pc, #164]	; (8002ed4 <HAL_I2C_MspInit+0x108>)
 8002e2e:	0019      	movs	r1, r3
 8002e30:	0010      	movs	r0, r2
 8002e32:	f000 fab3 	bl	800339c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e36:	4b26      	ldr	r3, [pc, #152]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002e38:	69da      	ldr	r2, [r3, #28]
 8002e3a:	4b25      	ldr	r3, [pc, #148]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002e3c:	2180      	movs	r1, #128	; 0x80
 8002e3e:	0389      	lsls	r1, r1, #14
 8002e40:	430a      	orrs	r2, r1
 8002e42:	61da      	str	r2, [r3, #28]
 8002e44:	4b22      	ldr	r3, [pc, #136]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002e46:	69da      	ldr	r2, [r3, #28]
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	039b      	lsls	r3, r3, #14
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002e52:	e037      	b.n	8002ec4 <HAL_I2C_MspInit+0xf8>
  else if(hi2c->Instance==I2C2)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a1f      	ldr	r2, [pc, #124]	; (8002ed8 <HAL_I2C_MspInit+0x10c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d132      	bne.n	8002ec4 <HAL_I2C_MspInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002e60:	695a      	ldr	r2, [r3, #20]
 8002e62:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002e64:	2180      	movs	r1, #128	; 0x80
 8002e66:	02c9      	lsls	r1, r1, #11
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	615a      	str	r2, [r3, #20]
 8002e6c:	4b18      	ldr	r3, [pc, #96]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	02db      	lsls	r3, r3, #11
 8002e74:	4013      	ands	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002e7a:	211c      	movs	r1, #28
 8002e7c:	187b      	adds	r3, r7, r1
 8002e7e:	22c0      	movs	r2, #192	; 0xc0
 8002e80:	0112      	lsls	r2, r2, #4
 8002e82:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e84:	187b      	adds	r3, r7, r1
 8002e86:	2212      	movs	r2, #18
 8002e88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	187b      	adds	r3, r7, r1
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e90:	187b      	adds	r3, r7, r1
 8002e92:	2203      	movs	r2, #3
 8002e94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 8002e96:	187b      	adds	r3, r7, r1
 8002e98:	2201      	movs	r2, #1
 8002e9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e9c:	187b      	adds	r3, r7, r1
 8002e9e:	4a0d      	ldr	r2, [pc, #52]	; (8002ed4 <HAL_I2C_MspInit+0x108>)
 8002ea0:	0019      	movs	r1, r3
 8002ea2:	0010      	movs	r0, r2
 8002ea4:	f000 fa7a 	bl	800339c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ea8:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002eaa:	69da      	ldr	r2, [r3, #28]
 8002eac:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002eae:	2180      	movs	r1, #128	; 0x80
 8002eb0:	03c9      	lsls	r1, r1, #15
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	61da      	str	r2, [r3, #28]
 8002eb6:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <HAL_I2C_MspInit+0x104>)
 8002eb8:	69da      	ldr	r2, [r3, #28]
 8002eba:	2380      	movs	r3, #128	; 0x80
 8002ebc:	03db      	lsls	r3, r3, #15
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
}
 8002ec4:	46c0      	nop			; (mov r8, r8)
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	b00d      	add	sp, #52	; 0x34
 8002eca:	bd90      	pop	{r4, r7, pc}
 8002ecc:	40005400 	.word	0x40005400
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	48000400 	.word	0x48000400
 8002ed8:	40005800 	.word	0x40005800

08002edc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002edc:	b590      	push	{r4, r7, lr}
 8002ede:	b08d      	sub	sp, #52	; 0x34
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	241c      	movs	r4, #28
 8002ee6:	193b      	adds	r3, r7, r4
 8002ee8:	0018      	movs	r0, r3
 8002eea:	2314      	movs	r3, #20
 8002eec:	001a      	movs	r2, r3
 8002eee:	2100      	movs	r1, #0
 8002ef0:	f005 f841 	bl	8007f76 <memset>
  if(huart->Instance==USART1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a39      	ldr	r2, [pc, #228]	; (8002fe0 <HAL_UART_MspInit+0x104>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d134      	bne.n	8002f68 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002efe:	4b39      	ldr	r3, [pc, #228]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f00:	699a      	ldr	r2, [r3, #24]
 8002f02:	4b38      	ldr	r3, [pc, #224]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	01c9      	lsls	r1, r1, #7
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	619a      	str	r2, [r3, #24]
 8002f0c:	4b35      	ldr	r3, [pc, #212]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f0e:	699a      	ldr	r2, [r3, #24]
 8002f10:	2380      	movs	r3, #128	; 0x80
 8002f12:	01db      	lsls	r3, r3, #7
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
 8002f18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f1a:	4b32      	ldr	r3, [pc, #200]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f1c:	695a      	ldr	r2, [r3, #20]
 8002f1e:	4b31      	ldr	r3, [pc, #196]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f20:	2180      	movs	r1, #128	; 0x80
 8002f22:	0289      	lsls	r1, r1, #10
 8002f24:	430a      	orrs	r2, r1
 8002f26:	615a      	str	r2, [r3, #20]
 8002f28:	4b2e      	ldr	r3, [pc, #184]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f2a:	695a      	ldr	r2, [r3, #20]
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	029b      	lsls	r3, r3, #10
 8002f30:	4013      	ands	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
 8002f34:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f36:	193b      	adds	r3, r7, r4
 8002f38:	22c0      	movs	r2, #192	; 0xc0
 8002f3a:	00d2      	lsls	r2, r2, #3
 8002f3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3e:	0021      	movs	r1, r4
 8002f40:	187b      	adds	r3, r7, r1
 8002f42:	2202      	movs	r2, #2
 8002f44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f46:	187b      	adds	r3, r7, r1
 8002f48:	2200      	movs	r2, #0
 8002f4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f4c:	187b      	adds	r3, r7, r1
 8002f4e:	2203      	movs	r2, #3
 8002f50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002f52:	187b      	adds	r3, r7, r1
 8002f54:	2201      	movs	r2, #1
 8002f56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f58:	187a      	adds	r2, r7, r1
 8002f5a:	2390      	movs	r3, #144	; 0x90
 8002f5c:	05db      	lsls	r3, r3, #23
 8002f5e:	0011      	movs	r1, r2
 8002f60:	0018      	movs	r0, r3
 8002f62:	f000 fa1b 	bl	800339c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f66:	e037      	b.n	8002fd8 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1e      	ldr	r2, [pc, #120]	; (8002fe8 <HAL_UART_MspInit+0x10c>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d132      	bne.n	8002fd8 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f72:	4b1c      	ldr	r3, [pc, #112]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f74:	69da      	ldr	r2, [r3, #28]
 8002f76:	4b1b      	ldr	r3, [pc, #108]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f78:	2180      	movs	r1, #128	; 0x80
 8002f7a:	0289      	lsls	r1, r1, #10
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	61da      	str	r2, [r3, #28]
 8002f80:	4b18      	ldr	r3, [pc, #96]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f82:	69da      	ldr	r2, [r3, #28]
 8002f84:	2380      	movs	r3, #128	; 0x80
 8002f86:	029b      	lsls	r3, r3, #10
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
 8002f8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8e:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f94:	2180      	movs	r1, #128	; 0x80
 8002f96:	0289      	lsls	r1, r1, #10
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	615a      	str	r2, [r3, #20]
 8002f9c:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <HAL_UART_MspInit+0x108>)
 8002f9e:	695a      	ldr	r2, [r3, #20]
 8002fa0:	2380      	movs	r3, #128	; 0x80
 8002fa2:	029b      	lsls	r3, r3, #10
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002faa:	211c      	movs	r1, #28
 8002fac:	187b      	adds	r3, r7, r1
 8002fae:	220c      	movs	r2, #12
 8002fb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	2202      	movs	r2, #2
 8002fb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb8:	187b      	adds	r3, r7, r1
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fbe:	187b      	adds	r3, r7, r1
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002fc4:	187b      	adds	r3, r7, r1
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fca:	187a      	adds	r2, r7, r1
 8002fcc:	2390      	movs	r3, #144	; 0x90
 8002fce:	05db      	lsls	r3, r3, #23
 8002fd0:	0011      	movs	r1, r2
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f000 f9e2 	bl	800339c <HAL_GPIO_Init>
}
 8002fd8:	46c0      	nop			; (mov r8, r8)
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b00d      	add	sp, #52	; 0x34
 8002fde:	bd90      	pop	{r4, r7, pc}
 8002fe0:	40013800 	.word	0x40013800
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40004400 	.word	0x40004400

08002fec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08a      	sub	sp, #40	; 0x28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	0019      	movs	r1, r3
 8003002:	2016      	movs	r0, #22
 8003004:	f000 f9a4 	bl	8003350 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003008:	2016      	movs	r0, #22
 800300a:	f000 f9b6 	bl	800337a <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 800300e:	4b21      	ldr	r3, [pc, #132]	; (8003094 <HAL_InitTick+0xa8>)
 8003010:	699a      	ldr	r2, [r3, #24]
 8003012:	4b20      	ldr	r3, [pc, #128]	; (8003094 <HAL_InitTick+0xa8>)
 8003014:	2180      	movs	r1, #128	; 0x80
 8003016:	02c9      	lsls	r1, r1, #11
 8003018:	430a      	orrs	r2, r1
 800301a:	619a      	str	r2, [r3, #24]
 800301c:	4b1d      	ldr	r3, [pc, #116]	; (8003094 <HAL_InitTick+0xa8>)
 800301e:	699a      	ldr	r2, [r3, #24]
 8003020:	2380      	movs	r3, #128	; 0x80
 8003022:	02db      	lsls	r3, r3, #11
 8003024:	4013      	ands	r3, r2
 8003026:	60bb      	str	r3, [r7, #8]
 8003028:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800302a:	230c      	movs	r3, #12
 800302c:	18fa      	adds	r2, r7, r3
 800302e:	2310      	movs	r3, #16
 8003030:	18fb      	adds	r3, r7, r3
 8003032:	0011      	movs	r1, r2
 8003034:	0018      	movs	r0, r3
 8003036:	f001 fce1 	bl	80049fc <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800303a:	f001 fcc9 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 800303e:	0003      	movs	r3, r0
 8003040:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003044:	4914      	ldr	r1, [pc, #80]	; (8003098 <HAL_InitTick+0xac>)
 8003046:	0018      	movs	r0, r3
 8003048:	f7fd f870 	bl	800012c <__udivsi3>
 800304c:	0003      	movs	r3, r0
 800304e:	3b01      	subs	r3, #1
 8003050:	623b      	str	r3, [r7, #32]

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8003052:	4b12      	ldr	r3, [pc, #72]	; (800309c <HAL_InitTick+0xb0>)
 8003054:	4a12      	ldr	r2, [pc, #72]	; (80030a0 <HAL_InitTick+0xb4>)
 8003056:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8003058:	4b10      	ldr	r3, [pc, #64]	; (800309c <HAL_InitTick+0xb0>)
 800305a:	4a12      	ldr	r2, [pc, #72]	; (80030a4 <HAL_InitTick+0xb8>)
 800305c:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800305e:	4b0f      	ldr	r3, [pc, #60]	; (800309c <HAL_InitTick+0xb0>)
 8003060:	6a3a      	ldr	r2, [r7, #32]
 8003062:	605a      	str	r2, [r3, #4]
  htim17.Init.ClockDivision = 0;
 8003064:	4b0d      	ldr	r3, [pc, #52]	; (800309c <HAL_InitTick+0xb0>)
 8003066:	2200      	movs	r2, #0
 8003068:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800306a:	4b0c      	ldr	r3, [pc, #48]	; (800309c <HAL_InitTick+0xb0>)
 800306c:	2200      	movs	r2, #0
 800306e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8003070:	4b0a      	ldr	r3, [pc, #40]	; (800309c <HAL_InitTick+0xb0>)
 8003072:	0018      	movs	r0, r3
 8003074:	f001 fdba 	bl	8004bec <HAL_TIM_Base_Init>
 8003078:	1e03      	subs	r3, r0, #0
 800307a:	d105      	bne.n	8003088 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 800307c:	4b07      	ldr	r3, [pc, #28]	; (800309c <HAL_InitTick+0xb0>)
 800307e:	0018      	movs	r0, r3
 8003080:	f001 fe0c 	bl	8004c9c <HAL_TIM_Base_Start_IT>
 8003084:	0003      	movs	r3, r0
 8003086:	e000      	b.n	800308a <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
}
 800308a:	0018      	movs	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	b00a      	add	sp, #40	; 0x28
 8003090:	bd80      	pop	{r7, pc}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	40021000 	.word	0x40021000
 8003098:	000f4240 	.word	0x000f4240
 800309c:	20001804 	.word	0x20001804
 80030a0:	40014800 	.word	0x40014800
 80030a4:	000003e7 	.word	0x000003e7

080030a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030ac:	e7fe      	b.n	80030ac <NMI_Handler+0x4>

080030ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030b2:	e7fe      	b.n	80030b2 <HardFault_Handler+0x4>

080030b4 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80030b8:	4b03      	ldr	r3, [pc, #12]	; (80030c8 <TIM17_IRQHandler+0x14>)
 80030ba:	0018      	movs	r0, r3
 80030bc:	f001 fe3a 	bl	8004d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	20001804 	.word	0x20001804

080030cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030d4:	4a14      	ldr	r2, [pc, #80]	; (8003128 <_sbrk+0x5c>)
 80030d6:	4b15      	ldr	r3, [pc, #84]	; (800312c <_sbrk+0x60>)
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030e0:	4b13      	ldr	r3, [pc, #76]	; (8003130 <_sbrk+0x64>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d102      	bne.n	80030ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <_sbrk+0x64>)
 80030ea:	4a12      	ldr	r2, [pc, #72]	; (8003134 <_sbrk+0x68>)
 80030ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030ee:	4b10      	ldr	r3, [pc, #64]	; (8003130 <_sbrk+0x64>)
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	18d3      	adds	r3, r2, r3
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d207      	bcs.n	800310c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030fc:	f004 fed8 	bl	8007eb0 <__errno>
 8003100:	0003      	movs	r3, r0
 8003102:	220c      	movs	r2, #12
 8003104:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003106:	2301      	movs	r3, #1
 8003108:	425b      	negs	r3, r3
 800310a:	e009      	b.n	8003120 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800310c:	4b08      	ldr	r3, [pc, #32]	; (8003130 <_sbrk+0x64>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <_sbrk+0x64>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	18d2      	adds	r2, r2, r3
 800311a:	4b05      	ldr	r3, [pc, #20]	; (8003130 <_sbrk+0x64>)
 800311c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800311e:	68fb      	ldr	r3, [r7, #12]
}
 8003120:	0018      	movs	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	b006      	add	sp, #24
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20002000 	.word	0x20002000
 800312c:	00000400 	.word	0x00000400
 8003130:	2000008c 	.word	0x2000008c
 8003134:	200018a0 	.word	0x200018a0

08003138 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003144:	480d      	ldr	r0, [pc, #52]	; (800317c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003146:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003148:	480d      	ldr	r0, [pc, #52]	; (8003180 <LoopForever+0x6>)
  ldr r1, =_edata
 800314a:	490e      	ldr	r1, [pc, #56]	; (8003184 <LoopForever+0xa>)
  ldr r2, =_sidata
 800314c:	4a0e      	ldr	r2, [pc, #56]	; (8003188 <LoopForever+0xe>)
  movs r3, #0
 800314e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003150:	e002      	b.n	8003158 <LoopCopyDataInit>

08003152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003156:	3304      	adds	r3, #4

08003158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800315a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800315c:	d3f9      	bcc.n	8003152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800315e:	4a0b      	ldr	r2, [pc, #44]	; (800318c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003160:	4c0b      	ldr	r4, [pc, #44]	; (8003190 <LoopForever+0x16>)
  movs r3, #0
 8003162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003164:	e001      	b.n	800316a <LoopFillZerobss>

08003166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003168:	3204      	adds	r2, #4

0800316a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800316a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800316c:	d3fb      	bcc.n	8003166 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800316e:	f7ff ffe3 	bl	8003138 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003172:	f004 fea3 	bl	8007ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003176:	f7ff f92b 	bl	80023d0 <main>

0800317a <LoopForever>:

LoopForever:
    b LoopForever
 800317a:	e7fe      	b.n	800317a <LoopForever>
  ldr   r0, =_estack
 800317c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003184:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003188:	08008b64 	.word	0x08008b64
  ldr r2, =_sbss
 800318c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003190:	200018a0 	.word	0x200018a0

08003194 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003194:	e7fe      	b.n	8003194 <ADC1_IRQHandler>
	...

08003198 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800319c:	4b07      	ldr	r3, [pc, #28]	; (80031bc <HAL_Init+0x24>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_Init+0x24>)
 80031a2:	2110      	movs	r1, #16
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80031a8:	2003      	movs	r0, #3
 80031aa:	f7ff ff1f 	bl	8002fec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031ae:	f7ff fde3 	bl	8002d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	0018      	movs	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	40022000 	.word	0x40022000

080031c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031c4:	4b05      	ldr	r3, [pc, #20]	; (80031dc <HAL_IncTick+0x1c>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	001a      	movs	r2, r3
 80031ca:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <HAL_IncTick+0x20>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	18d2      	adds	r2, r2, r3
 80031d0:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <HAL_IncTick+0x20>)
 80031d2:	601a      	str	r2, [r3, #0]
}
 80031d4:	46c0      	nop			; (mov r8, r8)
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	46c0      	nop			; (mov r8, r8)
 80031dc:	20000004 	.word	0x20000004
 80031e0:	2000184c 	.word	0x2000184c

080031e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  return uwTick;
 80031e8:	4b02      	ldr	r3, [pc, #8]	; (80031f4 <HAL_GetTick+0x10>)
 80031ea:	681b      	ldr	r3, [r3, #0]
}
 80031ec:	0018      	movs	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	2000184c 	.word	0x2000184c

080031f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003200:	f7ff fff0 	bl	80031e4 <HAL_GetTick>
 8003204:	0003      	movs	r3, r0
 8003206:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	3301      	adds	r3, #1
 8003210:	d005      	beq.n	800321e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003212:	4b0a      	ldr	r3, [pc, #40]	; (800323c <HAL_Delay+0x44>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	001a      	movs	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	189b      	adds	r3, r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	f7ff ffe0 	bl	80031e4 <HAL_GetTick>
 8003224:	0002      	movs	r2, r0
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	429a      	cmp	r2, r3
 800322e:	d8f7      	bhi.n	8003220 <HAL_Delay+0x28>
  {
  }
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46c0      	nop			; (mov r8, r8)
 8003234:	46bd      	mov	sp, r7
 8003236:	b004      	add	sp, #16
 8003238:	bd80      	pop	{r7, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	20000004 	.word	0x20000004

08003240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	0002      	movs	r2, r0
 8003248:	1dfb      	adds	r3, r7, #7
 800324a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800324c:	1dfb      	adds	r3, r7, #7
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	2b7f      	cmp	r3, #127	; 0x7f
 8003252:	d809      	bhi.n	8003268 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003254:	1dfb      	adds	r3, r7, #7
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	001a      	movs	r2, r3
 800325a:	231f      	movs	r3, #31
 800325c:	401a      	ands	r2, r3
 800325e:	4b04      	ldr	r3, [pc, #16]	; (8003270 <__NVIC_EnableIRQ+0x30>)
 8003260:	2101      	movs	r1, #1
 8003262:	4091      	lsls	r1, r2
 8003264:	000a      	movs	r2, r1
 8003266:	601a      	str	r2, [r3, #0]
  }
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	b002      	add	sp, #8
 800326e:	bd80      	pop	{r7, pc}
 8003270:	e000e100 	.word	0xe000e100

08003274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003274:	b590      	push	{r4, r7, lr}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	0002      	movs	r2, r0
 800327c:	6039      	str	r1, [r7, #0]
 800327e:	1dfb      	adds	r3, r7, #7
 8003280:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003282:	1dfb      	adds	r3, r7, #7
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	2b7f      	cmp	r3, #127	; 0x7f
 8003288:	d828      	bhi.n	80032dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800328a:	4a2f      	ldr	r2, [pc, #188]	; (8003348 <__NVIC_SetPriority+0xd4>)
 800328c:	1dfb      	adds	r3, r7, #7
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	b25b      	sxtb	r3, r3
 8003292:	089b      	lsrs	r3, r3, #2
 8003294:	33c0      	adds	r3, #192	; 0xc0
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	589b      	ldr	r3, [r3, r2]
 800329a:	1dfa      	adds	r2, r7, #7
 800329c:	7812      	ldrb	r2, [r2, #0]
 800329e:	0011      	movs	r1, r2
 80032a0:	2203      	movs	r2, #3
 80032a2:	400a      	ands	r2, r1
 80032a4:	00d2      	lsls	r2, r2, #3
 80032a6:	21ff      	movs	r1, #255	; 0xff
 80032a8:	4091      	lsls	r1, r2
 80032aa:	000a      	movs	r2, r1
 80032ac:	43d2      	mvns	r2, r2
 80032ae:	401a      	ands	r2, r3
 80032b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	019b      	lsls	r3, r3, #6
 80032b6:	22ff      	movs	r2, #255	; 0xff
 80032b8:	401a      	ands	r2, r3
 80032ba:	1dfb      	adds	r3, r7, #7
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	0018      	movs	r0, r3
 80032c0:	2303      	movs	r3, #3
 80032c2:	4003      	ands	r3, r0
 80032c4:	00db      	lsls	r3, r3, #3
 80032c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032c8:	481f      	ldr	r0, [pc, #124]	; (8003348 <__NVIC_SetPriority+0xd4>)
 80032ca:	1dfb      	adds	r3, r7, #7
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	b25b      	sxtb	r3, r3
 80032d0:	089b      	lsrs	r3, r3, #2
 80032d2:	430a      	orrs	r2, r1
 80032d4:	33c0      	adds	r3, #192	; 0xc0
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80032da:	e031      	b.n	8003340 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032dc:	4a1b      	ldr	r2, [pc, #108]	; (800334c <__NVIC_SetPriority+0xd8>)
 80032de:	1dfb      	adds	r3, r7, #7
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	0019      	movs	r1, r3
 80032e4:	230f      	movs	r3, #15
 80032e6:	400b      	ands	r3, r1
 80032e8:	3b08      	subs	r3, #8
 80032ea:	089b      	lsrs	r3, r3, #2
 80032ec:	3306      	adds	r3, #6
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	18d3      	adds	r3, r2, r3
 80032f2:	3304      	adds	r3, #4
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	1dfa      	adds	r2, r7, #7
 80032f8:	7812      	ldrb	r2, [r2, #0]
 80032fa:	0011      	movs	r1, r2
 80032fc:	2203      	movs	r2, #3
 80032fe:	400a      	ands	r2, r1
 8003300:	00d2      	lsls	r2, r2, #3
 8003302:	21ff      	movs	r1, #255	; 0xff
 8003304:	4091      	lsls	r1, r2
 8003306:	000a      	movs	r2, r1
 8003308:	43d2      	mvns	r2, r2
 800330a:	401a      	ands	r2, r3
 800330c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	019b      	lsls	r3, r3, #6
 8003312:	22ff      	movs	r2, #255	; 0xff
 8003314:	401a      	ands	r2, r3
 8003316:	1dfb      	adds	r3, r7, #7
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	0018      	movs	r0, r3
 800331c:	2303      	movs	r3, #3
 800331e:	4003      	ands	r3, r0
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003324:	4809      	ldr	r0, [pc, #36]	; (800334c <__NVIC_SetPriority+0xd8>)
 8003326:	1dfb      	adds	r3, r7, #7
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	001c      	movs	r4, r3
 800332c:	230f      	movs	r3, #15
 800332e:	4023      	ands	r3, r4
 8003330:	3b08      	subs	r3, #8
 8003332:	089b      	lsrs	r3, r3, #2
 8003334:	430a      	orrs	r2, r1
 8003336:	3306      	adds	r3, #6
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	18c3      	adds	r3, r0, r3
 800333c:	3304      	adds	r3, #4
 800333e:	601a      	str	r2, [r3, #0]
}
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b003      	add	sp, #12
 8003346:	bd90      	pop	{r4, r7, pc}
 8003348:	e000e100 	.word	0xe000e100
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	210f      	movs	r1, #15
 800335c:	187b      	adds	r3, r7, r1
 800335e:	1c02      	adds	r2, r0, #0
 8003360:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	187b      	adds	r3, r7, r1
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	b25b      	sxtb	r3, r3
 800336a:	0011      	movs	r1, r2
 800336c:	0018      	movs	r0, r3
 800336e:	f7ff ff81 	bl	8003274 <__NVIC_SetPriority>
}
 8003372:	46c0      	nop			; (mov r8, r8)
 8003374:	46bd      	mov	sp, r7
 8003376:	b004      	add	sp, #16
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b082      	sub	sp, #8
 800337e:	af00      	add	r7, sp, #0
 8003380:	0002      	movs	r2, r0
 8003382:	1dfb      	adds	r3, r7, #7
 8003384:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003386:	1dfb      	adds	r3, r7, #7
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b25b      	sxtb	r3, r3
 800338c:	0018      	movs	r0, r3
 800338e:	f7ff ff57 	bl	8003240 <__NVIC_EnableIRQ>
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b002      	add	sp, #8
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033aa:	e14f      	b.n	800364c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2101      	movs	r1, #1
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	4091      	lsls	r1, r2
 80033b6:	000a      	movs	r2, r1
 80033b8:	4013      	ands	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d100      	bne.n	80033c4 <HAL_GPIO_Init+0x28>
 80033c2:	e140      	b.n	8003646 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2203      	movs	r2, #3
 80033ca:	4013      	ands	r3, r2
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d005      	beq.n	80033dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	2203      	movs	r2, #3
 80033d6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d130      	bne.n	800343e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	2203      	movs	r2, #3
 80033e8:	409a      	lsls	r2, r3
 80033ea:	0013      	movs	r3, r2
 80033ec:	43da      	mvns	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	4013      	ands	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	68da      	ldr	r2, [r3, #12]
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	409a      	lsls	r2, r3
 80033fe:	0013      	movs	r3, r2
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003412:	2201      	movs	r2, #1
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	409a      	lsls	r2, r3
 8003418:	0013      	movs	r3, r2
 800341a:	43da      	mvns	r2, r3
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4013      	ands	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	091b      	lsrs	r3, r3, #4
 8003428:	2201      	movs	r2, #1
 800342a:	401a      	ands	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	409a      	lsls	r2, r3
 8003430:	0013      	movs	r3, r2
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2203      	movs	r2, #3
 8003444:	4013      	ands	r3, r2
 8003446:	2b03      	cmp	r3, #3
 8003448:	d017      	beq.n	800347a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	2203      	movs	r2, #3
 8003456:	409a      	lsls	r2, r3
 8003458:	0013      	movs	r3, r2
 800345a:	43da      	mvns	r2, r3
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4013      	ands	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	409a      	lsls	r2, r3
 800346c:	0013      	movs	r3, r2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	2203      	movs	r2, #3
 8003480:	4013      	ands	r3, r2
 8003482:	2b02      	cmp	r3, #2
 8003484:	d123      	bne.n	80034ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	08da      	lsrs	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3208      	adds	r2, #8
 800348e:	0092      	lsls	r2, r2, #2
 8003490:	58d3      	ldr	r3, [r2, r3]
 8003492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2207      	movs	r2, #7
 8003498:	4013      	ands	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	409a      	lsls	r2, r3
 80034a0:	0013      	movs	r3, r2
 80034a2:	43da      	mvns	r2, r3
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	4013      	ands	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	2107      	movs	r1, #7
 80034b2:	400b      	ands	r3, r1
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	409a      	lsls	r2, r3
 80034b8:	0013      	movs	r3, r2
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	4313      	orrs	r3, r2
 80034be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	08da      	lsrs	r2, r3, #3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3208      	adds	r2, #8
 80034c8:	0092      	lsls	r2, r2, #2
 80034ca:	6939      	ldr	r1, [r7, #16]
 80034cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	2203      	movs	r2, #3
 80034da:	409a      	lsls	r2, r3
 80034dc:	0013      	movs	r3, r2
 80034de:	43da      	mvns	r2, r3
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4013      	ands	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2203      	movs	r2, #3
 80034ec:	401a      	ands	r2, r3
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	409a      	lsls	r2, r3
 80034f4:	0013      	movs	r3, r2
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	23c0      	movs	r3, #192	; 0xc0
 8003508:	029b      	lsls	r3, r3, #10
 800350a:	4013      	ands	r3, r2
 800350c:	d100      	bne.n	8003510 <HAL_GPIO_Init+0x174>
 800350e:	e09a      	b.n	8003646 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003510:	4b54      	ldr	r3, [pc, #336]	; (8003664 <HAL_GPIO_Init+0x2c8>)
 8003512:	699a      	ldr	r2, [r3, #24]
 8003514:	4b53      	ldr	r3, [pc, #332]	; (8003664 <HAL_GPIO_Init+0x2c8>)
 8003516:	2101      	movs	r1, #1
 8003518:	430a      	orrs	r2, r1
 800351a:	619a      	str	r2, [r3, #24]
 800351c:	4b51      	ldr	r3, [pc, #324]	; (8003664 <HAL_GPIO_Init+0x2c8>)
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	2201      	movs	r2, #1
 8003522:	4013      	ands	r3, r2
 8003524:	60bb      	str	r3, [r7, #8]
 8003526:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003528:	4a4f      	ldr	r2, [pc, #316]	; (8003668 <HAL_GPIO_Init+0x2cc>)
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	089b      	lsrs	r3, r3, #2
 800352e:	3302      	adds	r3, #2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	589b      	ldr	r3, [r3, r2]
 8003534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2203      	movs	r2, #3
 800353a:	4013      	ands	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	220f      	movs	r2, #15
 8003540:	409a      	lsls	r2, r3
 8003542:	0013      	movs	r3, r2
 8003544:	43da      	mvns	r2, r3
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	4013      	ands	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	2390      	movs	r3, #144	; 0x90
 8003550:	05db      	lsls	r3, r3, #23
 8003552:	429a      	cmp	r2, r3
 8003554:	d013      	beq.n	800357e <HAL_GPIO_Init+0x1e2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a44      	ldr	r2, [pc, #272]	; (800366c <HAL_GPIO_Init+0x2d0>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00d      	beq.n	800357a <HAL_GPIO_Init+0x1de>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a43      	ldr	r2, [pc, #268]	; (8003670 <HAL_GPIO_Init+0x2d4>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d007      	beq.n	8003576 <HAL_GPIO_Init+0x1da>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a42      	ldr	r2, [pc, #264]	; (8003674 <HAL_GPIO_Init+0x2d8>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d101      	bne.n	8003572 <HAL_GPIO_Init+0x1d6>
 800356e:	2303      	movs	r3, #3
 8003570:	e006      	b.n	8003580 <HAL_GPIO_Init+0x1e4>
 8003572:	2305      	movs	r3, #5
 8003574:	e004      	b.n	8003580 <HAL_GPIO_Init+0x1e4>
 8003576:	2302      	movs	r3, #2
 8003578:	e002      	b.n	8003580 <HAL_GPIO_Init+0x1e4>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <HAL_GPIO_Init+0x1e4>
 800357e:	2300      	movs	r3, #0
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	2103      	movs	r1, #3
 8003584:	400a      	ands	r2, r1
 8003586:	0092      	lsls	r2, r2, #2
 8003588:	4093      	lsls	r3, r2
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003590:	4935      	ldr	r1, [pc, #212]	; (8003668 <HAL_GPIO_Init+0x2cc>)
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	089b      	lsrs	r3, r3, #2
 8003596:	3302      	adds	r3, #2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800359e:	4b36      	ldr	r3, [pc, #216]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	43da      	mvns	r2, r3
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4013      	ands	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	2380      	movs	r3, #128	; 0x80
 80035b4:	025b      	lsls	r3, r3, #9
 80035b6:	4013      	ands	r3, r2
 80035b8:	d003      	beq.n	80035c2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80035c2:	4b2d      	ldr	r3, [pc, #180]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80035c8:	4b2b      	ldr	r3, [pc, #172]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	43da      	mvns	r2, r3
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4013      	ands	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	2380      	movs	r3, #128	; 0x80
 80035de:	029b      	lsls	r3, r3, #10
 80035e0:	4013      	ands	r3, r2
 80035e2:	d003      	beq.n	80035ec <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80035ec:	4b22      	ldr	r3, [pc, #136]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035f2:	4b21      	ldr	r3, [pc, #132]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	43da      	mvns	r2, r3
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4013      	ands	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	035b      	lsls	r3, r3, #13
 800360a:	4013      	ands	r3, r2
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4313      	orrs	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003616:	4b18      	ldr	r3, [pc, #96]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800361c:	4b16      	ldr	r3, [pc, #88]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	43da      	mvns	r2, r3
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4013      	ands	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	2380      	movs	r3, #128	; 0x80
 8003632:	039b      	lsls	r3, r3, #14
 8003634:	4013      	ands	r3, r2
 8003636:	d003      	beq.n	8003640 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4313      	orrs	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003640:	4b0d      	ldr	r3, [pc, #52]	; (8003678 <HAL_GPIO_Init+0x2dc>)
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	3301      	adds	r3, #1
 800364a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	40da      	lsrs	r2, r3
 8003654:	1e13      	subs	r3, r2, #0
 8003656:	d000      	beq.n	800365a <HAL_GPIO_Init+0x2be>
 8003658:	e6a8      	b.n	80033ac <HAL_GPIO_Init+0x10>
  } 
}
 800365a:	46c0      	nop			; (mov r8, r8)
 800365c:	46c0      	nop			; (mov r8, r8)
 800365e:	46bd      	mov	sp, r7
 8003660:	b006      	add	sp, #24
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40021000 	.word	0x40021000
 8003668:	40010000 	.word	0x40010000
 800366c:	48000400 	.word	0x48000400
 8003670:	48000800 	.word	0x48000800
 8003674:	48000c00 	.word	0x48000c00
 8003678:	40010400 	.word	0x40010400

0800367c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	0008      	movs	r0, r1
 8003686:	0011      	movs	r1, r2
 8003688:	1cbb      	adds	r3, r7, #2
 800368a:	1c02      	adds	r2, r0, #0
 800368c:	801a      	strh	r2, [r3, #0]
 800368e:	1c7b      	adds	r3, r7, #1
 8003690:	1c0a      	adds	r2, r1, #0
 8003692:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003694:	1c7b      	adds	r3, r7, #1
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d004      	beq.n	80036a6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800369c:	1cbb      	adds	r3, r7, #2
 800369e:	881a      	ldrh	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036a4:	e003      	b.n	80036ae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036a6:	1cbb      	adds	r3, r7, #2
 80036a8:	881a      	ldrh	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036ae:	46c0      	nop			; (mov r8, r8)
 80036b0:	46bd      	mov	sp, r7
 80036b2:	b002      	add	sp, #8
 80036b4:	bd80      	pop	{r7, pc}
	...

080036b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e082      	b.n	80037d0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2241      	movs	r2, #65	; 0x41
 80036ce:	5c9b      	ldrb	r3, [r3, r2]
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d107      	bne.n	80036e6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2240      	movs	r2, #64	; 0x40
 80036da:	2100      	movs	r1, #0
 80036dc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	0018      	movs	r0, r3
 80036e2:	f7ff fb73 	bl	8002dcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2241      	movs	r2, #65	; 0x41
 80036ea:	2124      	movs	r1, #36	; 0x24
 80036ec:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2101      	movs	r1, #1
 80036fa:	438a      	bics	r2, r1
 80036fc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4934      	ldr	r1, [pc, #208]	; (80037d8 <HAL_I2C_Init+0x120>)
 8003708:	400a      	ands	r2, r1
 800370a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4931      	ldr	r1, [pc, #196]	; (80037dc <HAL_I2C_Init+0x124>)
 8003718:	400a      	ands	r2, r1
 800371a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d108      	bne.n	8003736 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2180      	movs	r1, #128	; 0x80
 800372e:	0209      	lsls	r1, r1, #8
 8003730:	430a      	orrs	r2, r1
 8003732:	609a      	str	r2, [r3, #8]
 8003734:	e007      	b.n	8003746 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2184      	movs	r1, #132	; 0x84
 8003740:	0209      	lsls	r1, r1, #8
 8003742:	430a      	orrs	r2, r1
 8003744:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d104      	bne.n	8003758 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2280      	movs	r2, #128	; 0x80
 8003754:	0112      	lsls	r2, r2, #4
 8003756:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	491f      	ldr	r1, [pc, #124]	; (80037e0 <HAL_I2C_Init+0x128>)
 8003764:	430a      	orrs	r2, r1
 8003766:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	491a      	ldr	r1, [pc, #104]	; (80037dc <HAL_I2C_Init+0x124>)
 8003774:	400a      	ands	r2, r1
 8003776:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	431a      	orrs	r2, r3
 8003782:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69d9      	ldr	r1, [r3, #28]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1a      	ldr	r2, [r3, #32]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2101      	movs	r1, #1
 80037ae:	430a      	orrs	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2241      	movs	r2, #65	; 0x41
 80037bc:	2120      	movs	r1, #32
 80037be:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2242      	movs	r2, #66	; 0x42
 80037ca:	2100      	movs	r1, #0
 80037cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b002      	add	sp, #8
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	f0ffffff 	.word	0xf0ffffff
 80037dc:	ffff7fff 	.word	0xffff7fff
 80037e0:	02008000 	.word	0x02008000

080037e4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80037e4:	b590      	push	{r4, r7, lr}
 80037e6:	b089      	sub	sp, #36	; 0x24
 80037e8:	af02      	add	r7, sp, #8
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	0008      	movs	r0, r1
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	0019      	movs	r1, r3
 80037f2:	230a      	movs	r3, #10
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	1c02      	adds	r2, r0, #0
 80037f8:	801a      	strh	r2, [r3, #0]
 80037fa:	2308      	movs	r3, #8
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	1c0a      	adds	r2, r1, #0
 8003800:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2241      	movs	r2, #65	; 0x41
 8003806:	5c9b      	ldrb	r3, [r3, r2]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b20      	cmp	r3, #32
 800380c:	d000      	beq.n	8003810 <HAL_I2C_Master_Transmit+0x2c>
 800380e:	e0e7      	b.n	80039e0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2240      	movs	r2, #64	; 0x40
 8003814:	5c9b      	ldrb	r3, [r3, r2]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_I2C_Master_Transmit+0x3a>
 800381a:	2302      	movs	r3, #2
 800381c:	e0e1      	b.n	80039e2 <HAL_I2C_Master_Transmit+0x1fe>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2240      	movs	r2, #64	; 0x40
 8003822:	2101      	movs	r1, #1
 8003824:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003826:	f7ff fcdd 	bl	80031e4 <HAL_GetTick>
 800382a:	0003      	movs	r3, r0
 800382c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800382e:	2380      	movs	r3, #128	; 0x80
 8003830:	0219      	lsls	r1, r3, #8
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	9300      	str	r3, [sp, #0]
 8003838:	2319      	movs	r3, #25
 800383a:	2201      	movs	r2, #1
 800383c:	f000 fa04 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003840:	1e03      	subs	r3, r0, #0
 8003842:	d001      	beq.n	8003848 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0cc      	b.n	80039e2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2241      	movs	r2, #65	; 0x41
 800384c:	2121      	movs	r1, #33	; 0x21
 800384e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2242      	movs	r2, #66	; 0x42
 8003854:	2110      	movs	r1, #16
 8003856:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2208      	movs	r2, #8
 8003868:	18ba      	adds	r2, r7, r2
 800386a:	8812      	ldrh	r2, [r2, #0]
 800386c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003878:	b29b      	uxth	r3, r3
 800387a:	2bff      	cmp	r3, #255	; 0xff
 800387c:	d911      	bls.n	80038a2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	22ff      	movs	r2, #255	; 0xff
 8003882:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003888:	b2da      	uxtb	r2, r3
 800388a:	2380      	movs	r3, #128	; 0x80
 800388c:	045c      	lsls	r4, r3, #17
 800388e:	230a      	movs	r3, #10
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	8819      	ldrh	r1, [r3, #0]
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	4b55      	ldr	r3, [pc, #340]	; (80039ec <HAL_I2C_Master_Transmit+0x208>)
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	0023      	movs	r3, r4
 800389c:	f000 fb74 	bl	8003f88 <I2C_TransferConfig>
 80038a0:	e075      	b.n	800398e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	2380      	movs	r3, #128	; 0x80
 80038b4:	049c      	lsls	r4, r3, #18
 80038b6:	230a      	movs	r3, #10
 80038b8:	18fb      	adds	r3, r7, r3
 80038ba:	8819      	ldrh	r1, [r3, #0]
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	4b4b      	ldr	r3, [pc, #300]	; (80039ec <HAL_I2C_Master_Transmit+0x208>)
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	0023      	movs	r3, r4
 80038c4:	f000 fb60 	bl	8003f88 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80038c8:	e061      	b.n	800398e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f000 f9f8 	bl	8003cc6 <I2C_WaitOnTXISFlagUntilTimeout>
 80038d6:	1e03      	subs	r3, r0, #0
 80038d8:	d001      	beq.n	80038de <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e081      	b.n	80039e2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	781a      	ldrb	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	3b01      	subs	r3, #1
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003912:	b29b      	uxth	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d03a      	beq.n	800398e <HAL_I2C_Master_Transmit+0x1aa>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d136      	bne.n	800398e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	0013      	movs	r3, r2
 800392a:	2200      	movs	r2, #0
 800392c:	2180      	movs	r1, #128	; 0x80
 800392e:	f000 f98b 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003932:	1e03      	subs	r3, r0, #0
 8003934:	d001      	beq.n	800393a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e053      	b.n	80039e2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393e:	b29b      	uxth	r3, r3
 8003940:	2bff      	cmp	r3, #255	; 0xff
 8003942:	d911      	bls.n	8003968 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	22ff      	movs	r2, #255	; 0xff
 8003948:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394e:	b2da      	uxtb	r2, r3
 8003950:	2380      	movs	r3, #128	; 0x80
 8003952:	045c      	lsls	r4, r3, #17
 8003954:	230a      	movs	r3, #10
 8003956:	18fb      	adds	r3, r7, r3
 8003958:	8819      	ldrh	r1, [r3, #0]
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	2300      	movs	r3, #0
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	0023      	movs	r3, r4
 8003962:	f000 fb11 	bl	8003f88 <I2C_TransferConfig>
 8003966:	e012      	b.n	800398e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396c:	b29a      	uxth	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003976:	b2da      	uxtb	r2, r3
 8003978:	2380      	movs	r3, #128	; 0x80
 800397a:	049c      	lsls	r4, r3, #18
 800397c:	230a      	movs	r3, #10
 800397e:	18fb      	adds	r3, r7, r3
 8003980:	8819      	ldrh	r1, [r3, #0]
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	2300      	movs	r3, #0
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	0023      	movs	r3, r4
 800398a:	f000 fafd 	bl	8003f88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003992:	b29b      	uxth	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d198      	bne.n	80038ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	0018      	movs	r0, r3
 80039a0:	f000 f9d0 	bl	8003d44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039a4:	1e03      	subs	r3, r0, #0
 80039a6:	d001      	beq.n	80039ac <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e01a      	b.n	80039e2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2220      	movs	r2, #32
 80039b2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	490c      	ldr	r1, [pc, #48]	; (80039f0 <HAL_I2C_Master_Transmit+0x20c>)
 80039c0:	400a      	ands	r2, r1
 80039c2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2241      	movs	r2, #65	; 0x41
 80039c8:	2120      	movs	r1, #32
 80039ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2242      	movs	r2, #66	; 0x42
 80039d0:	2100      	movs	r1, #0
 80039d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2240      	movs	r2, #64	; 0x40
 80039d8:	2100      	movs	r1, #0
 80039da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80039dc:	2300      	movs	r3, #0
 80039de:	e000      	b.n	80039e2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80039e0:	2302      	movs	r3, #2
  }
}
 80039e2:	0018      	movs	r0, r3
 80039e4:	46bd      	mov	sp, r7
 80039e6:	b007      	add	sp, #28
 80039e8:	bd90      	pop	{r4, r7, pc}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	80002000 	.word	0x80002000
 80039f0:	fe00e800 	.word	0xfe00e800

080039f4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80039f4:	b590      	push	{r4, r7, lr}
 80039f6:	b089      	sub	sp, #36	; 0x24
 80039f8:	af02      	add	r7, sp, #8
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	0008      	movs	r0, r1
 80039fe:	607a      	str	r2, [r7, #4]
 8003a00:	0019      	movs	r1, r3
 8003a02:	230a      	movs	r3, #10
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	1c02      	adds	r2, r0, #0
 8003a08:	801a      	strh	r2, [r3, #0]
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	18fb      	adds	r3, r7, r3
 8003a0e:	1c0a      	adds	r2, r1, #0
 8003a10:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2241      	movs	r2, #65	; 0x41
 8003a16:	5c9b      	ldrb	r3, [r3, r2]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b20      	cmp	r3, #32
 8003a1c:	d000      	beq.n	8003a20 <HAL_I2C_Master_Receive+0x2c>
 8003a1e:	e0e8      	b.n	8003bf2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2240      	movs	r2, #64	; 0x40
 8003a24:	5c9b      	ldrb	r3, [r3, r2]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_I2C_Master_Receive+0x3a>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e0e2      	b.n	8003bf4 <HAL_I2C_Master_Receive+0x200>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2240      	movs	r2, #64	; 0x40
 8003a32:	2101      	movs	r1, #1
 8003a34:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a36:	f7ff fbd5 	bl	80031e4 <HAL_GetTick>
 8003a3a:	0003      	movs	r3, r0
 8003a3c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a3e:	2380      	movs	r3, #128	; 0x80
 8003a40:	0219      	lsls	r1, r3, #8
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2319      	movs	r3, #25
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f000 f8fc 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003a50:	1e03      	subs	r3, r0, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e0cd      	b.n	8003bf4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2241      	movs	r2, #65	; 0x41
 8003a5c:	2122      	movs	r1, #34	; 0x22
 8003a5e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2242      	movs	r2, #66	; 0x42
 8003a64:	2110      	movs	r1, #16
 8003a66:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2208      	movs	r2, #8
 8003a78:	18ba      	adds	r2, r7, r2
 8003a7a:	8812      	ldrh	r2, [r2, #0]
 8003a7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2bff      	cmp	r3, #255	; 0xff
 8003a8c:	d911      	bls.n	8003ab2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	22ff      	movs	r2, #255	; 0xff
 8003a92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	2380      	movs	r3, #128	; 0x80
 8003a9c:	045c      	lsls	r4, r3, #17
 8003a9e:	230a      	movs	r3, #10
 8003aa0:	18fb      	adds	r3, r7, r3
 8003aa2:	8819      	ldrh	r1, [r3, #0]
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	4b55      	ldr	r3, [pc, #340]	; (8003bfc <HAL_I2C_Master_Receive+0x208>)
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	0023      	movs	r3, r4
 8003aac:	f000 fa6c 	bl	8003f88 <I2C_TransferConfig>
 8003ab0:	e076      	b.n	8003ba0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	2380      	movs	r3, #128	; 0x80
 8003ac4:	049c      	lsls	r4, r3, #18
 8003ac6:	230a      	movs	r3, #10
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	8819      	ldrh	r1, [r3, #0]
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	4b4b      	ldr	r3, [pc, #300]	; (8003bfc <HAL_I2C_Master_Receive+0x208>)
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	0023      	movs	r3, r4
 8003ad4:	f000 fa58 	bl	8003f88 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003ad8:	e062      	b.n	8003ba0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f000 f96b 	bl	8003dbc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ae6:	1e03      	subs	r3, r0, #0
 8003ae8:	d001      	beq.n	8003aee <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e082      	b.n	8003bf4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	1c5a      	adds	r2, r3, #1
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d03a      	beq.n	8003ba0 <HAL_I2C_Master_Receive+0x1ac>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d136      	bne.n	8003ba0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	0013      	movs	r3, r2
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	2180      	movs	r1, #128	; 0x80
 8003b40:	f000 f882 	bl	8003c48 <I2C_WaitOnFlagUntilTimeout>
 8003b44:	1e03      	subs	r3, r0, #0
 8003b46:	d001      	beq.n	8003b4c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e053      	b.n	8003bf4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	2bff      	cmp	r3, #255	; 0xff
 8003b54:	d911      	bls.n	8003b7a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	22ff      	movs	r2, #255	; 0xff
 8003b5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	2380      	movs	r3, #128	; 0x80
 8003b64:	045c      	lsls	r4, r3, #17
 8003b66:	230a      	movs	r3, #10
 8003b68:	18fb      	adds	r3, r7, r3
 8003b6a:	8819      	ldrh	r1, [r3, #0]
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	0023      	movs	r3, r4
 8003b74:	f000 fa08 	bl	8003f88 <I2C_TransferConfig>
 8003b78:	e012      	b.n	8003ba0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	049c      	lsls	r4, r3, #18
 8003b8e:	230a      	movs	r3, #10
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	8819      	ldrh	r1, [r3, #0]
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	2300      	movs	r3, #0
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	0023      	movs	r3, r4
 8003b9c:	f000 f9f4 	bl	8003f88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d197      	bne.n	8003ada <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f000 f8c7 	bl	8003d44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bb6:	1e03      	subs	r3, r0, #0
 8003bb8:	d001      	beq.n	8003bbe <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e01a      	b.n	8003bf4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	490b      	ldr	r1, [pc, #44]	; (8003c00 <HAL_I2C_Master_Receive+0x20c>)
 8003bd2:	400a      	ands	r2, r1
 8003bd4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2241      	movs	r2, #65	; 0x41
 8003bda:	2120      	movs	r1, #32
 8003bdc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2242      	movs	r2, #66	; 0x42
 8003be2:	2100      	movs	r1, #0
 8003be4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2240      	movs	r2, #64	; 0x40
 8003bea:	2100      	movs	r1, #0
 8003bec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e000      	b.n	8003bf4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003bf2:	2302      	movs	r3, #2
  }
}
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	b007      	add	sp, #28
 8003bfa:	bd90      	pop	{r4, r7, pc}
 8003bfc:	80002400 	.word	0x80002400
 8003c00:	fe00e800 	.word	0xfe00e800

08003c04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2202      	movs	r2, #2
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d103      	bne.n	8003c22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d007      	beq.n	8003c40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699a      	ldr	r2, [r3, #24]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	619a      	str	r2, [r3, #24]
  }
}
 8003c40:	46c0      	nop			; (mov r8, r8)
 8003c42:	46bd      	mov	sp, r7
 8003c44:	b002      	add	sp, #8
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	1dfb      	adds	r3, r7, #7
 8003c56:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c58:	e021      	b.n	8003c9e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	d01e      	beq.n	8003c9e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c60:	f7ff fac0 	bl	80031e4 <HAL_GetTick>
 8003c64:	0002      	movs	r2, r0
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d302      	bcc.n	8003c76 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d113      	bne.n	8003c9e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2241      	movs	r2, #65	; 0x41
 8003c86:	2120      	movs	r1, #32
 8003c88:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2242      	movs	r2, #66	; 0x42
 8003c8e:	2100      	movs	r1, #0
 8003c90:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2240      	movs	r2, #64	; 0x40
 8003c96:	2100      	movs	r1, #0
 8003c98:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e00f      	b.n	8003cbe <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	425a      	negs	r2, r3
 8003cae:	4153      	adcs	r3, r2
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	001a      	movs	r2, r3
 8003cb4:	1dfb      	adds	r3, r7, #7
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d0ce      	beq.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b004      	add	sp, #16
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b084      	sub	sp, #16
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	60f8      	str	r0, [r7, #12]
 8003cce:	60b9      	str	r1, [r7, #8]
 8003cd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cd2:	e02b      	b.n	8003d2c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	68b9      	ldr	r1, [r7, #8]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 f8da 	bl	8003e94 <I2C_IsAcknowledgeFailed>
 8003ce0:	1e03      	subs	r3, r0, #0
 8003ce2:	d001      	beq.n	8003ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e029      	b.n	8003d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	3301      	adds	r3, #1
 8003cec:	d01e      	beq.n	8003d2c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cee:	f7ff fa79 	bl	80031e4 <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d302      	bcc.n	8003d04 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d113      	bne.n	8003d2c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d08:	2220      	movs	r2, #32
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2241      	movs	r2, #65	; 0x41
 8003d14:	2120      	movs	r1, #32
 8003d16:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2242      	movs	r2, #66	; 0x42
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2240      	movs	r2, #64	; 0x40
 8003d24:	2100      	movs	r1, #0
 8003d26:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e007      	b.n	8003d3c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	2202      	movs	r2, #2
 8003d34:	4013      	ands	r3, r2
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d1cc      	bne.n	8003cd4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b004      	add	sp, #16
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d50:	e028      	b.n	8003da4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	68b9      	ldr	r1, [r7, #8]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f000 f89b 	bl	8003e94 <I2C_IsAcknowledgeFailed>
 8003d5e:	1e03      	subs	r3, r0, #0
 8003d60:	d001      	beq.n	8003d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e026      	b.n	8003db4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d66:	f7ff fa3d 	bl	80031e4 <HAL_GetTick>
 8003d6a:	0002      	movs	r2, r0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d302      	bcc.n	8003d7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d113      	bne.n	8003da4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d80:	2220      	movs	r2, #32
 8003d82:	431a      	orrs	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2241      	movs	r2, #65	; 0x41
 8003d8c:	2120      	movs	r1, #32
 8003d8e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2242      	movs	r2, #66	; 0x42
 8003d94:	2100      	movs	r1, #0
 8003d96:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2240      	movs	r2, #64	; 0x40
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e007      	b.n	8003db4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	2220      	movs	r2, #32
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b20      	cmp	r3, #32
 8003db0:	d1cf      	bne.n	8003d52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	0018      	movs	r0, r3
 8003db6:	46bd      	mov	sp, r7
 8003db8:	b004      	add	sp, #16
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dc8:	e055      	b.n	8003e76 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f000 f85f 	bl	8003e94 <I2C_IsAcknowledgeFailed>
 8003dd6:	1e03      	subs	r3, r0, #0
 8003dd8:	d001      	beq.n	8003dde <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e053      	b.n	8003e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	2220      	movs	r2, #32
 8003de6:	4013      	ands	r3, r2
 8003de8:	2b20      	cmp	r3, #32
 8003dea:	d129      	bne.n	8003e40 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	2204      	movs	r2, #4
 8003df4:	4013      	ands	r3, r2
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d105      	bne.n	8003e06 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003e02:	2300      	movs	r3, #0
 8003e04:	e03f      	b.n	8003e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	491d      	ldr	r1, [pc, #116]	; (8003e90 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003e1a:	400a      	ands	r2, r1
 8003e1c:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2241      	movs	r2, #65	; 0x41
 8003e28:	2120      	movs	r1, #32
 8003e2a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2242      	movs	r2, #66	; 0x42
 8003e30:	2100      	movs	r1, #0
 8003e32:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2240      	movs	r2, #64	; 0x40
 8003e38:	2100      	movs	r1, #0
 8003e3a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e022      	b.n	8003e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e40:	f7ff f9d0 	bl	80031e4 <HAL_GetTick>
 8003e44:	0002      	movs	r2, r0
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	68ba      	ldr	r2, [r7, #8]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d302      	bcc.n	8003e56 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10f      	bne.n	8003e76 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2241      	movs	r2, #65	; 0x41
 8003e66:	2120      	movs	r1, #32
 8003e68:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2240      	movs	r2, #64	; 0x40
 8003e6e:	2100      	movs	r1, #0
 8003e70:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e007      	b.n	8003e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	2204      	movs	r2, #4
 8003e7e:	4013      	ands	r3, r2
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	d1a2      	bne.n	8003dca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	0018      	movs	r0, r3
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	b004      	add	sp, #16
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	46c0      	nop			; (mov r8, r8)
 8003e90:	fe00e800 	.word	0xfe00e800

08003e94 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2210      	movs	r2, #16
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	2b10      	cmp	r3, #16
 8003eac:	d164      	bne.n	8003f78 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	2380      	movs	r3, #128	; 0x80
 8003eb6:	049b      	lsls	r3, r3, #18
 8003eb8:	401a      	ands	r2, r3
 8003eba:	2380      	movs	r3, #128	; 0x80
 8003ebc:	049b      	lsls	r3, r3, #18
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d02b      	beq.n	8003f1a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2180      	movs	r1, #128	; 0x80
 8003ece:	01c9      	lsls	r1, r1, #7
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ed4:	e021      	b.n	8003f1a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	d01e      	beq.n	8003f1a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003edc:	f7ff f982 	bl	80031e4 <HAL_GetTick>
 8003ee0:	0002      	movs	r2, r0
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d302      	bcc.n	8003ef2 <I2C_IsAcknowledgeFailed+0x5e>
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d113      	bne.n	8003f1a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2241      	movs	r2, #65	; 0x41
 8003f02:	2120      	movs	r1, #32
 8003f04:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2242      	movs	r2, #66	; 0x42
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2240      	movs	r2, #64	; 0x40
 8003f12:	2100      	movs	r1, #0
 8003f14:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e02f      	b.n	8003f7a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	2220      	movs	r2, #32
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b20      	cmp	r3, #32
 8003f26:	d1d6      	bne.n	8003ed6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2210      	movs	r2, #16
 8003f2e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2220      	movs	r2, #32
 8003f36:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	f7ff fe62 	bl	8003c04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685a      	ldr	r2, [r3, #4]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	490e      	ldr	r1, [pc, #56]	; (8003f84 <I2C_IsAcknowledgeFailed+0xf0>)
 8003f4c:	400a      	ands	r2, r1
 8003f4e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f54:	2204      	movs	r2, #4
 8003f56:	431a      	orrs	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2241      	movs	r2, #65	; 0x41
 8003f60:	2120      	movs	r1, #32
 8003f62:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2242      	movs	r2, #66	; 0x42
 8003f68:	2100      	movs	r1, #0
 8003f6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2240      	movs	r2, #64	; 0x40
 8003f70:	2100      	movs	r1, #0
 8003f72:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e000      	b.n	8003f7a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b004      	add	sp, #16
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	fe00e800 	.word	0xfe00e800

08003f88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f88:	b590      	push	{r4, r7, lr}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	0008      	movs	r0, r1
 8003f92:	0011      	movs	r1, r2
 8003f94:	607b      	str	r3, [r7, #4]
 8003f96:	240a      	movs	r4, #10
 8003f98:	193b      	adds	r3, r7, r4
 8003f9a:	1c02      	adds	r2, r0, #0
 8003f9c:	801a      	strh	r2, [r3, #0]
 8003f9e:	2009      	movs	r0, #9
 8003fa0:	183b      	adds	r3, r7, r0
 8003fa2:	1c0a      	adds	r2, r1, #0
 8003fa4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	6a3a      	ldr	r2, [r7, #32]
 8003fae:	0d51      	lsrs	r1, r2, #21
 8003fb0:	2280      	movs	r2, #128	; 0x80
 8003fb2:	00d2      	lsls	r2, r2, #3
 8003fb4:	400a      	ands	r2, r1
 8003fb6:	490e      	ldr	r1, [pc, #56]	; (8003ff0 <I2C_TransferConfig+0x68>)
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	43d2      	mvns	r2, r2
 8003fbc:	401a      	ands	r2, r3
 8003fbe:	0011      	movs	r1, r2
 8003fc0:	193b      	adds	r3, r7, r4
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	059b      	lsls	r3, r3, #22
 8003fc6:	0d9a      	lsrs	r2, r3, #22
 8003fc8:	183b      	adds	r3, r7, r0
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	0418      	lsls	r0, r3, #16
 8003fce:	23ff      	movs	r3, #255	; 0xff
 8003fd0:	041b      	lsls	r3, r3, #16
 8003fd2:	4003      	ands	r3, r0
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	b005      	add	sp, #20
 8003fec:	bd90      	pop	{r4, r7, pc}
 8003fee:	46c0      	nop			; (mov r8, r8)
 8003ff0:	03ff63ff 	.word	0x03ff63ff

08003ff4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2241      	movs	r2, #65	; 0x41
 8004002:	5c9b      	ldrb	r3, [r3, r2]
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b20      	cmp	r3, #32
 8004008:	d138      	bne.n	800407c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2240      	movs	r2, #64	; 0x40
 800400e:	5c9b      	ldrb	r3, [r3, r2]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004014:	2302      	movs	r3, #2
 8004016:	e032      	b.n	800407e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2240      	movs	r2, #64	; 0x40
 800401c:	2101      	movs	r1, #1
 800401e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2241      	movs	r2, #65	; 0x41
 8004024:	2124      	movs	r1, #36	; 0x24
 8004026:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2101      	movs	r1, #1
 8004034:	438a      	bics	r2, r1
 8004036:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4911      	ldr	r1, [pc, #68]	; (8004088 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004044:	400a      	ands	r2, r1
 8004046:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6819      	ldr	r1, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2101      	movs	r1, #1
 8004064:	430a      	orrs	r2, r1
 8004066:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2241      	movs	r2, #65	; 0x41
 800406c:	2120      	movs	r1, #32
 800406e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2240      	movs	r2, #64	; 0x40
 8004074:	2100      	movs	r1, #0
 8004076:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004078:	2300      	movs	r3, #0
 800407a:	e000      	b.n	800407e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800407c:	2302      	movs	r3, #2
  }
}
 800407e:	0018      	movs	r0, r3
 8004080:	46bd      	mov	sp, r7
 8004082:	b002      	add	sp, #8
 8004084:	bd80      	pop	{r7, pc}
 8004086:	46c0      	nop			; (mov r8, r8)
 8004088:	ffffefff 	.word	0xffffefff

0800408c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2241      	movs	r2, #65	; 0x41
 800409a:	5c9b      	ldrb	r3, [r3, r2]
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b20      	cmp	r3, #32
 80040a0:	d139      	bne.n	8004116 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2240      	movs	r2, #64	; 0x40
 80040a6:	5c9b      	ldrb	r3, [r3, r2]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e033      	b.n	8004118 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2240      	movs	r2, #64	; 0x40
 80040b4:	2101      	movs	r1, #1
 80040b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2241      	movs	r2, #65	; 0x41
 80040bc:	2124      	movs	r1, #36	; 0x24
 80040be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2101      	movs	r1, #1
 80040cc:	438a      	bics	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4a11      	ldr	r2, [pc, #68]	; (8004120 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80040dc:	4013      	ands	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	021b      	lsls	r3, r3, #8
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2101      	movs	r1, #1
 80040fe:	430a      	orrs	r2, r1
 8004100:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2241      	movs	r2, #65	; 0x41
 8004106:	2120      	movs	r1, #32
 8004108:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2240      	movs	r2, #64	; 0x40
 800410e:	2100      	movs	r1, #0
 8004110:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004112:	2300      	movs	r3, #0
 8004114:	e000      	b.n	8004118 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004116:	2302      	movs	r3, #2
  }
}
 8004118:	0018      	movs	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	b004      	add	sp, #16
 800411e:	bd80      	pop	{r7, pc}
 8004120:	fffff0ff 	.word	0xfffff0ff

08004124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e301      	b.n	800473a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2201      	movs	r2, #1
 800413c:	4013      	ands	r3, r2
 800413e:	d100      	bne.n	8004142 <HAL_RCC_OscConfig+0x1e>
 8004140:	e08d      	b.n	800425e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004142:	4bc3      	ldr	r3, [pc, #780]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	220c      	movs	r2, #12
 8004148:	4013      	ands	r3, r2
 800414a:	2b04      	cmp	r3, #4
 800414c:	d00e      	beq.n	800416c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800414e:	4bc0      	ldr	r3, [pc, #768]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	220c      	movs	r2, #12
 8004154:	4013      	ands	r3, r2
 8004156:	2b08      	cmp	r3, #8
 8004158:	d116      	bne.n	8004188 <HAL_RCC_OscConfig+0x64>
 800415a:	4bbd      	ldr	r3, [pc, #756]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	2380      	movs	r3, #128	; 0x80
 8004160:	025b      	lsls	r3, r3, #9
 8004162:	401a      	ands	r2, r3
 8004164:	2380      	movs	r3, #128	; 0x80
 8004166:	025b      	lsls	r3, r3, #9
 8004168:	429a      	cmp	r2, r3
 800416a:	d10d      	bne.n	8004188 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800416c:	4bb8      	ldr	r3, [pc, #736]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	2380      	movs	r3, #128	; 0x80
 8004172:	029b      	lsls	r3, r3, #10
 8004174:	4013      	ands	r3, r2
 8004176:	d100      	bne.n	800417a <HAL_RCC_OscConfig+0x56>
 8004178:	e070      	b.n	800425c <HAL_RCC_OscConfig+0x138>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d000      	beq.n	8004184 <HAL_RCC_OscConfig+0x60>
 8004182:	e06b      	b.n	800425c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e2d8      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d107      	bne.n	80041a0 <HAL_RCC_OscConfig+0x7c>
 8004190:	4baf      	ldr	r3, [pc, #700]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	4bae      	ldr	r3, [pc, #696]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004196:	2180      	movs	r1, #128	; 0x80
 8004198:	0249      	lsls	r1, r1, #9
 800419a:	430a      	orrs	r2, r1
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	e02f      	b.n	8004200 <HAL_RCC_OscConfig+0xdc>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10c      	bne.n	80041c2 <HAL_RCC_OscConfig+0x9e>
 80041a8:	4ba9      	ldr	r3, [pc, #676]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	4ba8      	ldr	r3, [pc, #672]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041ae:	49a9      	ldr	r1, [pc, #676]	; (8004454 <HAL_RCC_OscConfig+0x330>)
 80041b0:	400a      	ands	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	4ba6      	ldr	r3, [pc, #664]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	4ba5      	ldr	r3, [pc, #660]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041ba:	49a7      	ldr	r1, [pc, #668]	; (8004458 <HAL_RCC_OscConfig+0x334>)
 80041bc:	400a      	ands	r2, r1
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	e01e      	b.n	8004200 <HAL_RCC_OscConfig+0xdc>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2b05      	cmp	r3, #5
 80041c8:	d10e      	bne.n	80041e8 <HAL_RCC_OscConfig+0xc4>
 80041ca:	4ba1      	ldr	r3, [pc, #644]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	4ba0      	ldr	r3, [pc, #640]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041d0:	2180      	movs	r1, #128	; 0x80
 80041d2:	02c9      	lsls	r1, r1, #11
 80041d4:	430a      	orrs	r2, r1
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	4b9d      	ldr	r3, [pc, #628]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	4b9c      	ldr	r3, [pc, #624]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041de:	2180      	movs	r1, #128	; 0x80
 80041e0:	0249      	lsls	r1, r1, #9
 80041e2:	430a      	orrs	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	e00b      	b.n	8004200 <HAL_RCC_OscConfig+0xdc>
 80041e8:	4b99      	ldr	r3, [pc, #612]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	4b98      	ldr	r3, [pc, #608]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041ee:	4999      	ldr	r1, [pc, #612]	; (8004454 <HAL_RCC_OscConfig+0x330>)
 80041f0:	400a      	ands	r2, r1
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	4b96      	ldr	r3, [pc, #600]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	4b95      	ldr	r3, [pc, #596]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80041fa:	4997      	ldr	r1, [pc, #604]	; (8004458 <HAL_RCC_OscConfig+0x334>)
 80041fc:	400a      	ands	r2, r1
 80041fe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d014      	beq.n	8004232 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004208:	f7fe ffec 	bl	80031e4 <HAL_GetTick>
 800420c:	0003      	movs	r3, r0
 800420e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004210:	e008      	b.n	8004224 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004212:	f7fe ffe7 	bl	80031e4 <HAL_GetTick>
 8004216:	0002      	movs	r2, r0
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b64      	cmp	r3, #100	; 0x64
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e28a      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004224:	4b8a      	ldr	r3, [pc, #552]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	2380      	movs	r3, #128	; 0x80
 800422a:	029b      	lsls	r3, r3, #10
 800422c:	4013      	ands	r3, r2
 800422e:	d0f0      	beq.n	8004212 <HAL_RCC_OscConfig+0xee>
 8004230:	e015      	b.n	800425e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004232:	f7fe ffd7 	bl	80031e4 <HAL_GetTick>
 8004236:	0003      	movs	r3, r0
 8004238:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800423c:	f7fe ffd2 	bl	80031e4 <HAL_GetTick>
 8004240:	0002      	movs	r2, r0
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b64      	cmp	r3, #100	; 0x64
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e275      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800424e:	4b80      	ldr	r3, [pc, #512]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	2380      	movs	r3, #128	; 0x80
 8004254:	029b      	lsls	r3, r3, #10
 8004256:	4013      	ands	r3, r2
 8004258:	d1f0      	bne.n	800423c <HAL_RCC_OscConfig+0x118>
 800425a:	e000      	b.n	800425e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800425c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2202      	movs	r2, #2
 8004264:	4013      	ands	r3, r2
 8004266:	d100      	bne.n	800426a <HAL_RCC_OscConfig+0x146>
 8004268:	e069      	b.n	800433e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800426a:	4b79      	ldr	r3, [pc, #484]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	220c      	movs	r2, #12
 8004270:	4013      	ands	r3, r2
 8004272:	d00b      	beq.n	800428c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004274:	4b76      	ldr	r3, [pc, #472]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	220c      	movs	r2, #12
 800427a:	4013      	ands	r3, r2
 800427c:	2b08      	cmp	r3, #8
 800427e:	d11c      	bne.n	80042ba <HAL_RCC_OscConfig+0x196>
 8004280:	4b73      	ldr	r3, [pc, #460]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	2380      	movs	r3, #128	; 0x80
 8004286:	025b      	lsls	r3, r3, #9
 8004288:	4013      	ands	r3, r2
 800428a:	d116      	bne.n	80042ba <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800428c:	4b70      	ldr	r3, [pc, #448]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2202      	movs	r2, #2
 8004292:	4013      	ands	r3, r2
 8004294:	d005      	beq.n	80042a2 <HAL_RCC_OscConfig+0x17e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d001      	beq.n	80042a2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e24b      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042a2:	4b6b      	ldr	r3, [pc, #428]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	22f8      	movs	r2, #248	; 0xf8
 80042a8:	4393      	bics	r3, r2
 80042aa:	0019      	movs	r1, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	00da      	lsls	r2, r3, #3
 80042b2:	4b67      	ldr	r3, [pc, #412]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80042b4:	430a      	orrs	r2, r1
 80042b6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042b8:	e041      	b.n	800433e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d024      	beq.n	800430c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042c2:	4b63      	ldr	r3, [pc, #396]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	4b62      	ldr	r3, [pc, #392]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80042c8:	2101      	movs	r1, #1
 80042ca:	430a      	orrs	r2, r1
 80042cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ce:	f7fe ff89 	bl	80031e4 <HAL_GetTick>
 80042d2:	0003      	movs	r3, r0
 80042d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042d8:	f7fe ff84 	bl	80031e4 <HAL_GetTick>
 80042dc:	0002      	movs	r2, r0
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e227      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ea:	4b59      	ldr	r3, [pc, #356]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2202      	movs	r2, #2
 80042f0:	4013      	ands	r3, r2
 80042f2:	d0f1      	beq.n	80042d8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042f4:	4b56      	ldr	r3, [pc, #344]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	22f8      	movs	r2, #248	; 0xf8
 80042fa:	4393      	bics	r3, r2
 80042fc:	0019      	movs	r1, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	00da      	lsls	r2, r3, #3
 8004304:	4b52      	ldr	r3, [pc, #328]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004306:	430a      	orrs	r2, r1
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	e018      	b.n	800433e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800430c:	4b50      	ldr	r3, [pc, #320]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	4b4f      	ldr	r3, [pc, #316]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004312:	2101      	movs	r1, #1
 8004314:	438a      	bics	r2, r1
 8004316:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004318:	f7fe ff64 	bl	80031e4 <HAL_GetTick>
 800431c:	0003      	movs	r3, r0
 800431e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004322:	f7fe ff5f 	bl	80031e4 <HAL_GetTick>
 8004326:	0002      	movs	r2, r0
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e202      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004334:	4b46      	ldr	r3, [pc, #280]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2202      	movs	r2, #2
 800433a:	4013      	ands	r3, r2
 800433c:	d1f1      	bne.n	8004322 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2208      	movs	r2, #8
 8004344:	4013      	ands	r3, r2
 8004346:	d036      	beq.n	80043b6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d019      	beq.n	8004384 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004350:	4b3f      	ldr	r3, [pc, #252]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004352:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004354:	4b3e      	ldr	r3, [pc, #248]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004356:	2101      	movs	r1, #1
 8004358:	430a      	orrs	r2, r1
 800435a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800435c:	f7fe ff42 	bl	80031e4 <HAL_GetTick>
 8004360:	0003      	movs	r3, r0
 8004362:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004366:	f7fe ff3d 	bl	80031e4 <HAL_GetTick>
 800436a:	0002      	movs	r2, r0
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e1e0      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004378:	4b35      	ldr	r3, [pc, #212]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800437a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437c:	2202      	movs	r2, #2
 800437e:	4013      	ands	r3, r2
 8004380:	d0f1      	beq.n	8004366 <HAL_RCC_OscConfig+0x242>
 8004382:	e018      	b.n	80043b6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004384:	4b32      	ldr	r3, [pc, #200]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004386:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004388:	4b31      	ldr	r3, [pc, #196]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 800438a:	2101      	movs	r1, #1
 800438c:	438a      	bics	r2, r1
 800438e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004390:	f7fe ff28 	bl	80031e4 <HAL_GetTick>
 8004394:	0003      	movs	r3, r0
 8004396:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800439a:	f7fe ff23 	bl	80031e4 <HAL_GetTick>
 800439e:	0002      	movs	r2, r0
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e1c6      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043ac:	4b28      	ldr	r3, [pc, #160]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b0:	2202      	movs	r2, #2
 80043b2:	4013      	ands	r3, r2
 80043b4:	d1f1      	bne.n	800439a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2204      	movs	r2, #4
 80043bc:	4013      	ands	r3, r2
 80043be:	d100      	bne.n	80043c2 <HAL_RCC_OscConfig+0x29e>
 80043c0:	e0b4      	b.n	800452c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043c2:	201f      	movs	r0, #31
 80043c4:	183b      	adds	r3, r7, r0
 80043c6:	2200      	movs	r2, #0
 80043c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ca:	4b21      	ldr	r3, [pc, #132]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80043cc:	69da      	ldr	r2, [r3, #28]
 80043ce:	2380      	movs	r3, #128	; 0x80
 80043d0:	055b      	lsls	r3, r3, #21
 80043d2:	4013      	ands	r3, r2
 80043d4:	d110      	bne.n	80043f8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043d6:	4b1e      	ldr	r3, [pc, #120]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80043d8:	69da      	ldr	r2, [r3, #28]
 80043da:	4b1d      	ldr	r3, [pc, #116]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80043dc:	2180      	movs	r1, #128	; 0x80
 80043de:	0549      	lsls	r1, r1, #21
 80043e0:	430a      	orrs	r2, r1
 80043e2:	61da      	str	r2, [r3, #28]
 80043e4:	4b1a      	ldr	r3, [pc, #104]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	2380      	movs	r3, #128	; 0x80
 80043ea:	055b      	lsls	r3, r3, #21
 80043ec:	4013      	ands	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80043f2:	183b      	adds	r3, r7, r0
 80043f4:	2201      	movs	r2, #1
 80043f6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f8:	4b18      	ldr	r3, [pc, #96]	; (800445c <HAL_RCC_OscConfig+0x338>)
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	005b      	lsls	r3, r3, #1
 8004400:	4013      	ands	r3, r2
 8004402:	d11a      	bne.n	800443a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004404:	4b15      	ldr	r3, [pc, #84]	; (800445c <HAL_RCC_OscConfig+0x338>)
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	4b14      	ldr	r3, [pc, #80]	; (800445c <HAL_RCC_OscConfig+0x338>)
 800440a:	2180      	movs	r1, #128	; 0x80
 800440c:	0049      	lsls	r1, r1, #1
 800440e:	430a      	orrs	r2, r1
 8004410:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004412:	f7fe fee7 	bl	80031e4 <HAL_GetTick>
 8004416:	0003      	movs	r3, r0
 8004418:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800441c:	f7fe fee2 	bl	80031e4 <HAL_GetTick>
 8004420:	0002      	movs	r2, r0
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b64      	cmp	r3, #100	; 0x64
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e185      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442e:	4b0b      	ldr	r3, [pc, #44]	; (800445c <HAL_RCC_OscConfig+0x338>)
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	2380      	movs	r3, #128	; 0x80
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	4013      	ands	r3, r2
 8004438:	d0f0      	beq.n	800441c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d10e      	bne.n	8004460 <HAL_RCC_OscConfig+0x33c>
 8004442:	4b03      	ldr	r3, [pc, #12]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004444:	6a1a      	ldr	r2, [r3, #32]
 8004446:	4b02      	ldr	r3, [pc, #8]	; (8004450 <HAL_RCC_OscConfig+0x32c>)
 8004448:	2101      	movs	r1, #1
 800444a:	430a      	orrs	r2, r1
 800444c:	621a      	str	r2, [r3, #32]
 800444e:	e035      	b.n	80044bc <HAL_RCC_OscConfig+0x398>
 8004450:	40021000 	.word	0x40021000
 8004454:	fffeffff 	.word	0xfffeffff
 8004458:	fffbffff 	.word	0xfffbffff
 800445c:	40007000 	.word	0x40007000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10c      	bne.n	8004482 <HAL_RCC_OscConfig+0x35e>
 8004468:	4bb6      	ldr	r3, [pc, #728]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800446a:	6a1a      	ldr	r2, [r3, #32]
 800446c:	4bb5      	ldr	r3, [pc, #724]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800446e:	2101      	movs	r1, #1
 8004470:	438a      	bics	r2, r1
 8004472:	621a      	str	r2, [r3, #32]
 8004474:	4bb3      	ldr	r3, [pc, #716]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004476:	6a1a      	ldr	r2, [r3, #32]
 8004478:	4bb2      	ldr	r3, [pc, #712]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800447a:	2104      	movs	r1, #4
 800447c:	438a      	bics	r2, r1
 800447e:	621a      	str	r2, [r3, #32]
 8004480:	e01c      	b.n	80044bc <HAL_RCC_OscConfig+0x398>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2b05      	cmp	r3, #5
 8004488:	d10c      	bne.n	80044a4 <HAL_RCC_OscConfig+0x380>
 800448a:	4bae      	ldr	r3, [pc, #696]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800448c:	6a1a      	ldr	r2, [r3, #32]
 800448e:	4bad      	ldr	r3, [pc, #692]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004490:	2104      	movs	r1, #4
 8004492:	430a      	orrs	r2, r1
 8004494:	621a      	str	r2, [r3, #32]
 8004496:	4bab      	ldr	r3, [pc, #684]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004498:	6a1a      	ldr	r2, [r3, #32]
 800449a:	4baa      	ldr	r3, [pc, #680]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800449c:	2101      	movs	r1, #1
 800449e:	430a      	orrs	r2, r1
 80044a0:	621a      	str	r2, [r3, #32]
 80044a2:	e00b      	b.n	80044bc <HAL_RCC_OscConfig+0x398>
 80044a4:	4ba7      	ldr	r3, [pc, #668]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80044a6:	6a1a      	ldr	r2, [r3, #32]
 80044a8:	4ba6      	ldr	r3, [pc, #664]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80044aa:	2101      	movs	r1, #1
 80044ac:	438a      	bics	r2, r1
 80044ae:	621a      	str	r2, [r3, #32]
 80044b0:	4ba4      	ldr	r3, [pc, #656]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80044b2:	6a1a      	ldr	r2, [r3, #32]
 80044b4:	4ba3      	ldr	r3, [pc, #652]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80044b6:	2104      	movs	r1, #4
 80044b8:	438a      	bics	r2, r1
 80044ba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d014      	beq.n	80044ee <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c4:	f7fe fe8e 	bl	80031e4 <HAL_GetTick>
 80044c8:	0003      	movs	r3, r0
 80044ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044cc:	e009      	b.n	80044e2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ce:	f7fe fe89 	bl	80031e4 <HAL_GetTick>
 80044d2:	0002      	movs	r2, r0
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	4a9b      	ldr	r2, [pc, #620]	; (8004748 <HAL_RCC_OscConfig+0x624>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e12b      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e2:	4b98      	ldr	r3, [pc, #608]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	2202      	movs	r2, #2
 80044e8:	4013      	ands	r3, r2
 80044ea:	d0f0      	beq.n	80044ce <HAL_RCC_OscConfig+0x3aa>
 80044ec:	e013      	b.n	8004516 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ee:	f7fe fe79 	bl	80031e4 <HAL_GetTick>
 80044f2:	0003      	movs	r3, r0
 80044f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044f6:	e009      	b.n	800450c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044f8:	f7fe fe74 	bl	80031e4 <HAL_GetTick>
 80044fc:	0002      	movs	r2, r0
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	4a91      	ldr	r2, [pc, #580]	; (8004748 <HAL_RCC_OscConfig+0x624>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d901      	bls.n	800450c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e116      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800450c:	4b8d      	ldr	r3, [pc, #564]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	2202      	movs	r2, #2
 8004512:	4013      	ands	r3, r2
 8004514:	d1f0      	bne.n	80044f8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004516:	231f      	movs	r3, #31
 8004518:	18fb      	adds	r3, r7, r3
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d105      	bne.n	800452c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004520:	4b88      	ldr	r3, [pc, #544]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004522:	69da      	ldr	r2, [r3, #28]
 8004524:	4b87      	ldr	r3, [pc, #540]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004526:	4989      	ldr	r1, [pc, #548]	; (800474c <HAL_RCC_OscConfig+0x628>)
 8004528:	400a      	ands	r2, r1
 800452a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2210      	movs	r2, #16
 8004532:	4013      	ands	r3, r2
 8004534:	d063      	beq.n	80045fe <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d12a      	bne.n	8004594 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800453e:	4b81      	ldr	r3, [pc, #516]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004540:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004542:	4b80      	ldr	r3, [pc, #512]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004544:	2104      	movs	r1, #4
 8004546:	430a      	orrs	r2, r1
 8004548:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800454a:	4b7e      	ldr	r3, [pc, #504]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800454c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800454e:	4b7d      	ldr	r3, [pc, #500]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004550:	2101      	movs	r1, #1
 8004552:	430a      	orrs	r2, r1
 8004554:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004556:	f7fe fe45 	bl	80031e4 <HAL_GetTick>
 800455a:	0003      	movs	r3, r0
 800455c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004560:	f7fe fe40 	bl	80031e4 <HAL_GetTick>
 8004564:	0002      	movs	r2, r0
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e0e3      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004572:	4b74      	ldr	r3, [pc, #464]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004576:	2202      	movs	r2, #2
 8004578:	4013      	ands	r3, r2
 800457a:	d0f1      	beq.n	8004560 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800457c:	4b71      	ldr	r3, [pc, #452]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800457e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004580:	22f8      	movs	r2, #248	; 0xf8
 8004582:	4393      	bics	r3, r2
 8004584:	0019      	movs	r1, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	00da      	lsls	r2, r3, #3
 800458c:	4b6d      	ldr	r3, [pc, #436]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800458e:	430a      	orrs	r2, r1
 8004590:	635a      	str	r2, [r3, #52]	; 0x34
 8004592:	e034      	b.n	80045fe <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	3305      	adds	r3, #5
 800459a:	d111      	bne.n	80045c0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800459c:	4b69      	ldr	r3, [pc, #420]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800459e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045a0:	4b68      	ldr	r3, [pc, #416]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045a2:	2104      	movs	r1, #4
 80045a4:	438a      	bics	r2, r1
 80045a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80045a8:	4b66      	ldr	r3, [pc, #408]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ac:	22f8      	movs	r2, #248	; 0xf8
 80045ae:	4393      	bics	r3, r2
 80045b0:	0019      	movs	r1, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	00da      	lsls	r2, r3, #3
 80045b8:	4b62      	ldr	r3, [pc, #392]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045ba:	430a      	orrs	r2, r1
 80045bc:	635a      	str	r2, [r3, #52]	; 0x34
 80045be:	e01e      	b.n	80045fe <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80045c0:	4b60      	ldr	r3, [pc, #384]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045c4:	4b5f      	ldr	r3, [pc, #380]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045c6:	2104      	movs	r1, #4
 80045c8:	430a      	orrs	r2, r1
 80045ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80045cc:	4b5d      	ldr	r3, [pc, #372]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045d0:	4b5c      	ldr	r3, [pc, #368]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045d2:	2101      	movs	r1, #1
 80045d4:	438a      	bics	r2, r1
 80045d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d8:	f7fe fe04 	bl	80031e4 <HAL_GetTick>
 80045dc:	0003      	movs	r3, r0
 80045de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80045e0:	e008      	b.n	80045f4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80045e2:	f7fe fdff 	bl	80031e4 <HAL_GetTick>
 80045e6:	0002      	movs	r2, r0
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e0a2      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80045f4:	4b53      	ldr	r3, [pc, #332]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80045f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f8:	2202      	movs	r2, #2
 80045fa:	4013      	ands	r3, r2
 80045fc:	d1f1      	bne.n	80045e2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d100      	bne.n	8004608 <HAL_RCC_OscConfig+0x4e4>
 8004606:	e097      	b.n	8004738 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004608:	4b4e      	ldr	r3, [pc, #312]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	220c      	movs	r2, #12
 800460e:	4013      	ands	r3, r2
 8004610:	2b08      	cmp	r3, #8
 8004612:	d100      	bne.n	8004616 <HAL_RCC_OscConfig+0x4f2>
 8004614:	e06b      	b.n	80046ee <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	2b02      	cmp	r3, #2
 800461c:	d14c      	bne.n	80046b8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461e:	4b49      	ldr	r3, [pc, #292]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b48      	ldr	r3, [pc, #288]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004624:	494a      	ldr	r1, [pc, #296]	; (8004750 <HAL_RCC_OscConfig+0x62c>)
 8004626:	400a      	ands	r2, r1
 8004628:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462a:	f7fe fddb 	bl	80031e4 <HAL_GetTick>
 800462e:	0003      	movs	r3, r0
 8004630:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004634:	f7fe fdd6 	bl	80031e4 <HAL_GetTick>
 8004638:	0002      	movs	r2, r0
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e079      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004646:	4b3f      	ldr	r3, [pc, #252]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	2380      	movs	r3, #128	; 0x80
 800464c:	049b      	lsls	r3, r3, #18
 800464e:	4013      	ands	r3, r2
 8004650:	d1f0      	bne.n	8004634 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004652:	4b3c      	ldr	r3, [pc, #240]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	220f      	movs	r2, #15
 8004658:	4393      	bics	r3, r2
 800465a:	0019      	movs	r1, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004660:	4b38      	ldr	r3, [pc, #224]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004662:	430a      	orrs	r2, r1
 8004664:	62da      	str	r2, [r3, #44]	; 0x2c
 8004666:	4b37      	ldr	r3, [pc, #220]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	4a3a      	ldr	r2, [pc, #232]	; (8004754 <HAL_RCC_OscConfig+0x630>)
 800466c:	4013      	ands	r3, r2
 800466e:	0019      	movs	r1, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	431a      	orrs	r2, r3
 800467a:	4b32      	ldr	r3, [pc, #200]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 800467c:	430a      	orrs	r2, r1
 800467e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004680:	4b30      	ldr	r3, [pc, #192]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	4b2f      	ldr	r3, [pc, #188]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004686:	2180      	movs	r1, #128	; 0x80
 8004688:	0449      	lsls	r1, r1, #17
 800468a:	430a      	orrs	r2, r1
 800468c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468e:	f7fe fda9 	bl	80031e4 <HAL_GetTick>
 8004692:	0003      	movs	r3, r0
 8004694:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004696:	e008      	b.n	80046aa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004698:	f7fe fda4 	bl	80031e4 <HAL_GetTick>
 800469c:	0002      	movs	r2, r0
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e047      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046aa:	4b26      	ldr	r3, [pc, #152]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	2380      	movs	r3, #128	; 0x80
 80046b0:	049b      	lsls	r3, r3, #18
 80046b2:	4013      	ands	r3, r2
 80046b4:	d0f0      	beq.n	8004698 <HAL_RCC_OscConfig+0x574>
 80046b6:	e03f      	b.n	8004738 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b8:	4b22      	ldr	r3, [pc, #136]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	4b21      	ldr	r3, [pc, #132]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80046be:	4924      	ldr	r1, [pc, #144]	; (8004750 <HAL_RCC_OscConfig+0x62c>)
 80046c0:	400a      	ands	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c4:	f7fe fd8e 	bl	80031e4 <HAL_GetTick>
 80046c8:	0003      	movs	r3, r0
 80046ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ce:	f7fe fd89 	bl	80031e4 <HAL_GetTick>
 80046d2:	0002      	movs	r2, r0
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e02c      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046e0:	4b18      	ldr	r3, [pc, #96]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	2380      	movs	r3, #128	; 0x80
 80046e6:	049b      	lsls	r3, r3, #18
 80046e8:	4013      	ands	r3, r2
 80046ea:	d1f0      	bne.n	80046ce <HAL_RCC_OscConfig+0x5aa>
 80046ec:	e024      	b.n	8004738 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e01f      	b.n	800473a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80046fa:	4b12      	ldr	r3, [pc, #72]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004700:	4b10      	ldr	r3, [pc, #64]	; (8004744 <HAL_RCC_OscConfig+0x620>)
 8004702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004704:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	2380      	movs	r3, #128	; 0x80
 800470a:	025b      	lsls	r3, r3, #9
 800470c:	401a      	ands	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004712:	429a      	cmp	r2, r3
 8004714:	d10e      	bne.n	8004734 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	220f      	movs	r2, #15
 800471a:	401a      	ands	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004720:	429a      	cmp	r2, r3
 8004722:	d107      	bne.n	8004734 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004724:	697a      	ldr	r2, [r7, #20]
 8004726:	23f0      	movs	r3, #240	; 0xf0
 8004728:	039b      	lsls	r3, r3, #14
 800472a:	401a      	ands	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004730:	429a      	cmp	r2, r3
 8004732:	d001      	beq.n	8004738 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e000      	b.n	800473a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	0018      	movs	r0, r3
 800473c:	46bd      	mov	sp, r7
 800473e:	b008      	add	sp, #32
 8004740:	bd80      	pop	{r7, pc}
 8004742:	46c0      	nop			; (mov r8, r8)
 8004744:	40021000 	.word	0x40021000
 8004748:	00001388 	.word	0x00001388
 800474c:	efffffff 	.word	0xefffffff
 8004750:	feffffff 	.word	0xfeffffff
 8004754:	ffc2ffff 	.word	0xffc2ffff

08004758 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e0b3      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800476c:	4b5b      	ldr	r3, [pc, #364]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2201      	movs	r2, #1
 8004772:	4013      	ands	r3, r2
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	429a      	cmp	r2, r3
 8004778:	d911      	bls.n	800479e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477a:	4b58      	ldr	r3, [pc, #352]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2201      	movs	r2, #1
 8004780:	4393      	bics	r3, r2
 8004782:	0019      	movs	r1, r3
 8004784:	4b55      	ldr	r3, [pc, #340]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478c:	4b53      	ldr	r3, [pc, #332]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2201      	movs	r2, #1
 8004792:	4013      	ands	r3, r2
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d001      	beq.n	800479e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e09a      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2202      	movs	r2, #2
 80047a4:	4013      	ands	r3, r2
 80047a6:	d015      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2204      	movs	r2, #4
 80047ae:	4013      	ands	r3, r2
 80047b0:	d006      	beq.n	80047c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80047b2:	4b4b      	ldr	r3, [pc, #300]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80047b4:	685a      	ldr	r2, [r3, #4]
 80047b6:	4b4a      	ldr	r3, [pc, #296]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80047b8:	21e0      	movs	r1, #224	; 0xe0
 80047ba:	00c9      	lsls	r1, r1, #3
 80047bc:	430a      	orrs	r2, r1
 80047be:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047c0:	4b47      	ldr	r3, [pc, #284]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	22f0      	movs	r2, #240	; 0xf0
 80047c6:	4393      	bics	r3, r2
 80047c8:	0019      	movs	r1, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	4b44      	ldr	r3, [pc, #272]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80047d0:	430a      	orrs	r2, r1
 80047d2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2201      	movs	r2, #1
 80047da:	4013      	ands	r3, r2
 80047dc:	d040      	beq.n	8004860 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d107      	bne.n	80047f6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047e6:	4b3e      	ldr	r3, [pc, #248]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	2380      	movs	r3, #128	; 0x80
 80047ec:	029b      	lsls	r3, r3, #10
 80047ee:	4013      	ands	r3, r2
 80047f0:	d114      	bne.n	800481c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e06e      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d107      	bne.n	800480e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047fe:	4b38      	ldr	r3, [pc, #224]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	2380      	movs	r3, #128	; 0x80
 8004804:	049b      	lsls	r3, r3, #18
 8004806:	4013      	ands	r3, r2
 8004808:	d108      	bne.n	800481c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e062      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800480e:	4b34      	ldr	r3, [pc, #208]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2202      	movs	r2, #2
 8004814:	4013      	ands	r3, r2
 8004816:	d101      	bne.n	800481c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e05b      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800481c:	4b30      	ldr	r3, [pc, #192]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2203      	movs	r2, #3
 8004822:	4393      	bics	r3, r2
 8004824:	0019      	movs	r1, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	4b2d      	ldr	r3, [pc, #180]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 800482c:	430a      	orrs	r2, r1
 800482e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004830:	f7fe fcd8 	bl	80031e4 <HAL_GetTick>
 8004834:	0003      	movs	r3, r0
 8004836:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004838:	e009      	b.n	800484e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800483a:	f7fe fcd3 	bl	80031e4 <HAL_GetTick>
 800483e:	0002      	movs	r2, r0
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	4a27      	ldr	r2, [pc, #156]	; (80048e4 <HAL_RCC_ClockConfig+0x18c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d901      	bls.n	800484e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e042      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800484e:	4b24      	ldr	r3, [pc, #144]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	220c      	movs	r2, #12
 8004854:	401a      	ands	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	429a      	cmp	r2, r3
 800485e:	d1ec      	bne.n	800483a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004860:	4b1e      	ldr	r3, [pc, #120]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2201      	movs	r2, #1
 8004866:	4013      	ands	r3, r2
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d211      	bcs.n	8004892 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800486e:	4b1b      	ldr	r3, [pc, #108]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2201      	movs	r2, #1
 8004874:	4393      	bics	r3, r2
 8004876:	0019      	movs	r1, r3
 8004878:	4b18      	ldr	r3, [pc, #96]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	430a      	orrs	r2, r1
 800487e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004880:	4b16      	ldr	r3, [pc, #88]	; (80048dc <HAL_RCC_ClockConfig+0x184>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2201      	movs	r2, #1
 8004886:	4013      	ands	r3, r2
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d001      	beq.n	8004892 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e020      	b.n	80048d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2204      	movs	r2, #4
 8004898:	4013      	ands	r3, r2
 800489a:	d009      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800489c:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4a11      	ldr	r2, [pc, #68]	; (80048e8 <HAL_RCC_ClockConfig+0x190>)
 80048a2:	4013      	ands	r3, r2
 80048a4:	0019      	movs	r1, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	4b0d      	ldr	r3, [pc, #52]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80048ac:	430a      	orrs	r2, r1
 80048ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80048b0:	f000 f820 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 80048b4:	0001      	movs	r1, r0
 80048b6:	4b0a      	ldr	r3, [pc, #40]	; (80048e0 <HAL_RCC_ClockConfig+0x188>)
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	091b      	lsrs	r3, r3, #4
 80048bc:	220f      	movs	r2, #15
 80048be:	4013      	ands	r3, r2
 80048c0:	4a0a      	ldr	r2, [pc, #40]	; (80048ec <HAL_RCC_ClockConfig+0x194>)
 80048c2:	5cd3      	ldrb	r3, [r2, r3]
 80048c4:	000a      	movs	r2, r1
 80048c6:	40da      	lsrs	r2, r3
 80048c8:	4b09      	ldr	r3, [pc, #36]	; (80048f0 <HAL_RCC_ClockConfig+0x198>)
 80048ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80048cc:	2003      	movs	r0, #3
 80048ce:	f7fe fb8d 	bl	8002fec <HAL_InitTick>
  
  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	0018      	movs	r0, r3
 80048d6:	46bd      	mov	sp, r7
 80048d8:	b004      	add	sp, #16
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40022000 	.word	0x40022000
 80048e0:	40021000 	.word	0x40021000
 80048e4:	00001388 	.word	0x00001388
 80048e8:	fffff8ff 	.word	0xfffff8ff
 80048ec:	08008abc 	.word	0x08008abc
 80048f0:	20000000 	.word	0x20000000

080048f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048f4:	b590      	push	{r4, r7, lr}
 80048f6:	b08f      	sub	sp, #60	; 0x3c
 80048f8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80048fa:	2314      	movs	r3, #20
 80048fc:	18fb      	adds	r3, r7, r3
 80048fe:	4a2b      	ldr	r2, [pc, #172]	; (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004900:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004902:	c313      	stmia	r3!, {r0, r1, r4}
 8004904:	6812      	ldr	r2, [r2, #0]
 8004906:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004908:	1d3b      	adds	r3, r7, #4
 800490a:	4a29      	ldr	r2, [pc, #164]	; (80049b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800490c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800490e:	c313      	stmia	r3!, {r0, r1, r4}
 8004910:	6812      	ldr	r2, [r2, #0]
 8004912:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004914:	2300      	movs	r3, #0
 8004916:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004918:	2300      	movs	r3, #0
 800491a:	62bb      	str	r3, [r7, #40]	; 0x28
 800491c:	2300      	movs	r3, #0
 800491e:	637b      	str	r3, [r7, #52]	; 0x34
 8004920:	2300      	movs	r3, #0
 8004922:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004928:	4b22      	ldr	r3, [pc, #136]	; (80049b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800492e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004930:	220c      	movs	r2, #12
 8004932:	4013      	ands	r3, r2
 8004934:	2b04      	cmp	r3, #4
 8004936:	d002      	beq.n	800493e <HAL_RCC_GetSysClockFreq+0x4a>
 8004938:	2b08      	cmp	r3, #8
 800493a:	d003      	beq.n	8004944 <HAL_RCC_GetSysClockFreq+0x50>
 800493c:	e02d      	b.n	800499a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800493e:	4b1e      	ldr	r3, [pc, #120]	; (80049b8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004940:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004942:	e02d      	b.n	80049a0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004946:	0c9b      	lsrs	r3, r3, #18
 8004948:	220f      	movs	r2, #15
 800494a:	4013      	ands	r3, r2
 800494c:	2214      	movs	r2, #20
 800494e:	18ba      	adds	r2, r7, r2
 8004950:	5cd3      	ldrb	r3, [r2, r3]
 8004952:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004954:	4b17      	ldr	r3, [pc, #92]	; (80049b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004958:	220f      	movs	r2, #15
 800495a:	4013      	ands	r3, r2
 800495c:	1d3a      	adds	r2, r7, #4
 800495e:	5cd3      	ldrb	r3, [r2, r3]
 8004960:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004964:	2380      	movs	r3, #128	; 0x80
 8004966:	025b      	lsls	r3, r3, #9
 8004968:	4013      	ands	r3, r2
 800496a:	d009      	beq.n	8004980 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800496c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800496e:	4812      	ldr	r0, [pc, #72]	; (80049b8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004970:	f7fb fbdc 	bl	800012c <__udivsi3>
 8004974:	0003      	movs	r3, r0
 8004976:	001a      	movs	r2, r3
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	4353      	muls	r3, r2
 800497c:	637b      	str	r3, [r7, #52]	; 0x34
 800497e:	e009      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004980:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004982:	000a      	movs	r2, r1
 8004984:	0152      	lsls	r2, r2, #5
 8004986:	1a52      	subs	r2, r2, r1
 8004988:	0193      	lsls	r3, r2, #6
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	00db      	lsls	r3, r3, #3
 800498e:	185b      	adds	r3, r3, r1
 8004990:	021b      	lsls	r3, r3, #8
 8004992:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004996:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004998:	e002      	b.n	80049a0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800499a:	4b07      	ldr	r3, [pc, #28]	; (80049b8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800499c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800499e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80049a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80049a2:	0018      	movs	r0, r3
 80049a4:	46bd      	mov	sp, r7
 80049a6:	b00f      	add	sp, #60	; 0x3c
 80049a8:	bd90      	pop	{r4, r7, pc}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	080089fc 	.word	0x080089fc
 80049b0:	08008a0c 	.word	0x08008a0c
 80049b4:	40021000 	.word	0x40021000
 80049b8:	007a1200 	.word	0x007a1200

080049bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049c0:	4b02      	ldr	r3, [pc, #8]	; (80049cc <HAL_RCC_GetHCLKFreq+0x10>)
 80049c2:	681b      	ldr	r3, [r3, #0]
}
 80049c4:	0018      	movs	r0, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	46c0      	nop			; (mov r8, r8)
 80049cc:	20000000 	.word	0x20000000

080049d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80049d4:	f7ff fff2 	bl	80049bc <HAL_RCC_GetHCLKFreq>
 80049d8:	0001      	movs	r1, r0
 80049da:	4b06      	ldr	r3, [pc, #24]	; (80049f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	0a1b      	lsrs	r3, r3, #8
 80049e0:	2207      	movs	r2, #7
 80049e2:	4013      	ands	r3, r2
 80049e4:	4a04      	ldr	r2, [pc, #16]	; (80049f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049e6:	5cd3      	ldrb	r3, [r2, r3]
 80049e8:	40d9      	lsrs	r1, r3
 80049ea:	000b      	movs	r3, r1
}    
 80049ec:	0018      	movs	r0, r3
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	46c0      	nop			; (mov r8, r8)
 80049f4:	40021000 	.word	0x40021000
 80049f8:	08008acc 	.word	0x08008acc

080049fc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2207      	movs	r2, #7
 8004a0a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004a0c:	4b0e      	ldr	r3, [pc, #56]	; (8004a48 <HAL_RCC_GetClockConfig+0x4c>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2203      	movs	r2, #3
 8004a12:	401a      	ands	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004a18:	4b0b      	ldr	r3, [pc, #44]	; (8004a48 <HAL_RCC_GetClockConfig+0x4c>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	22f0      	movs	r2, #240	; 0xf0
 8004a1e:	401a      	ands	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8004a24:	4b08      	ldr	r3, [pc, #32]	; (8004a48 <HAL_RCC_GetClockConfig+0x4c>)
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	23e0      	movs	r3, #224	; 0xe0
 8004a2a:	00db      	lsls	r3, r3, #3
 8004a2c:	401a      	ands	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8004a32:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <HAL_RCC_GetClockConfig+0x50>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2201      	movs	r2, #1
 8004a38:	401a      	ands	r2, r3
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	601a      	str	r2, [r3, #0]
}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	46bd      	mov	sp, r7
 8004a42:	b002      	add	sp, #8
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	40021000 	.word	0x40021000
 8004a4c:	40022000 	.word	0x40022000

08004a50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	2380      	movs	r3, #128	; 0x80
 8004a66:	025b      	lsls	r3, r3, #9
 8004a68:	4013      	ands	r3, r2
 8004a6a:	d100      	bne.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004a6c:	e08e      	b.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004a6e:	2017      	movs	r0, #23
 8004a70:	183b      	adds	r3, r7, r0
 8004a72:	2200      	movs	r2, #0
 8004a74:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a76:	4b57      	ldr	r3, [pc, #348]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004a78:	69da      	ldr	r2, [r3, #28]
 8004a7a:	2380      	movs	r3, #128	; 0x80
 8004a7c:	055b      	lsls	r3, r3, #21
 8004a7e:	4013      	ands	r3, r2
 8004a80:	d110      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a82:	4b54      	ldr	r3, [pc, #336]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004a84:	69da      	ldr	r2, [r3, #28]
 8004a86:	4b53      	ldr	r3, [pc, #332]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004a88:	2180      	movs	r1, #128	; 0x80
 8004a8a:	0549      	lsls	r1, r1, #21
 8004a8c:	430a      	orrs	r2, r1
 8004a8e:	61da      	str	r2, [r3, #28]
 8004a90:	4b50      	ldr	r3, [pc, #320]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004a92:	69da      	ldr	r2, [r3, #28]
 8004a94:	2380      	movs	r3, #128	; 0x80
 8004a96:	055b      	lsls	r3, r3, #21
 8004a98:	4013      	ands	r3, r2
 8004a9a:	60bb      	str	r3, [r7, #8]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a9e:	183b      	adds	r3, r7, r0
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa4:	4b4c      	ldr	r3, [pc, #304]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	2380      	movs	r3, #128	; 0x80
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	4013      	ands	r3, r2
 8004aae:	d11a      	bne.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ab0:	4b49      	ldr	r3, [pc, #292]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	4b48      	ldr	r3, [pc, #288]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004ab6:	2180      	movs	r1, #128	; 0x80
 8004ab8:	0049      	lsls	r1, r1, #1
 8004aba:	430a      	orrs	r2, r1
 8004abc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004abe:	f7fe fb91 	bl	80031e4 <HAL_GetTick>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac6:	e008      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac8:	f7fe fb8c 	bl	80031e4 <HAL_GetTick>
 8004acc:	0002      	movs	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b64      	cmp	r3, #100	; 0x64
 8004ad4:	d901      	bls.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e077      	b.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ada:	4b3f      	ldr	r3, [pc, #252]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	2380      	movs	r3, #128	; 0x80
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ae6:	4b3b      	ldr	r3, [pc, #236]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ae8:	6a1a      	ldr	r2, [r3, #32]
 8004aea:	23c0      	movs	r3, #192	; 0xc0
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	4013      	ands	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d034      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685a      	ldr	r2, [r3, #4]
 8004afc:	23c0      	movs	r3, #192	; 0xc0
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4013      	ands	r3, r2
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d02c      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b08:	4b32      	ldr	r3, [pc, #200]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	4a33      	ldr	r2, [pc, #204]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004b0e:	4013      	ands	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b12:	4b30      	ldr	r3, [pc, #192]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b14:	6a1a      	ldr	r2, [r3, #32]
 8004b16:	4b2f      	ldr	r3, [pc, #188]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b18:	2180      	movs	r1, #128	; 0x80
 8004b1a:	0249      	lsls	r1, r1, #9
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b20:	4b2c      	ldr	r3, [pc, #176]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b22:	6a1a      	ldr	r2, [r3, #32]
 8004b24:	4b2b      	ldr	r3, [pc, #172]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b26:	492e      	ldr	r1, [pc, #184]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004b28:	400a      	ands	r2, r1
 8004b2a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b2c:	4b29      	ldr	r3, [pc, #164]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2201      	movs	r2, #1
 8004b36:	4013      	ands	r3, r2
 8004b38:	d013      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b3a:	f7fe fb53 	bl	80031e4 <HAL_GetTick>
 8004b3e:	0003      	movs	r3, r0
 8004b40:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b42:	e009      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b44:	f7fe fb4e 	bl	80031e4 <HAL_GetTick>
 8004b48:	0002      	movs	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	4a25      	ldr	r2, [pc, #148]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e038      	b.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b58:	4b1e      	ldr	r3, [pc, #120]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	2202      	movs	r2, #2
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b62:	4b1c      	ldr	r3, [pc, #112]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	4a1d      	ldr	r2, [pc, #116]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	0019      	movs	r1, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	4b18      	ldr	r3, [pc, #96]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b72:	430a      	orrs	r2, r1
 8004b74:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b76:	2317      	movs	r3, #23
 8004b78:	18fb      	adds	r3, r7, r3
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d105      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b80:	4b14      	ldr	r3, [pc, #80]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b82:	69da      	ldr	r2, [r3, #28]
 8004b84:	4b13      	ldr	r3, [pc, #76]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b86:	4918      	ldr	r1, [pc, #96]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004b88:	400a      	ands	r2, r1
 8004b8a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2201      	movs	r2, #1
 8004b92:	4013      	ands	r3, r2
 8004b94:	d009      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b96:	4b0f      	ldr	r3, [pc, #60]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	2203      	movs	r2, #3
 8004b9c:	4393      	bics	r3, r2
 8004b9e:	0019      	movs	r1, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	d009      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bb4:	4b07      	ldr	r3, [pc, #28]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb8:	2210      	movs	r2, #16
 8004bba:	4393      	bics	r3, r2
 8004bbc:	0019      	movs	r1, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	68da      	ldr	r2, [r3, #12]
 8004bc2:	4b04      	ldr	r3, [pc, #16]	; (8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b006      	add	sp, #24
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	46c0      	nop			; (mov r8, r8)
 8004bd4:	40021000 	.word	0x40021000
 8004bd8:	40007000 	.word	0x40007000
 8004bdc:	fffffcff 	.word	0xfffffcff
 8004be0:	fffeffff 	.word	0xfffeffff
 8004be4:	00001388 	.word	0x00001388
 8004be8:	efffffff 	.word	0xefffffff

08004bec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e042      	b.n	8004c84 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	223d      	movs	r2, #61	; 0x3d
 8004c02:	5c9b      	ldrb	r3, [r3, r2]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d107      	bne.n	8004c1a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	223c      	movs	r2, #60	; 0x3c
 8004c0e:	2100      	movs	r1, #0
 8004c10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	0018      	movs	r0, r3
 8004c16:	f000 f839 	bl	8004c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	223d      	movs	r2, #61	; 0x3d
 8004c1e:	2102      	movs	r1, #2
 8004c20:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	0019      	movs	r1, r3
 8004c2c:	0010      	movs	r0, r2
 8004c2e:	f000 f9b7 	bl	8004fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2246      	movs	r2, #70	; 0x46
 8004c36:	2101      	movs	r1, #1
 8004c38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	223e      	movs	r2, #62	; 0x3e
 8004c3e:	2101      	movs	r1, #1
 8004c40:	5499      	strb	r1, [r3, r2]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	223f      	movs	r2, #63	; 0x3f
 8004c46:	2101      	movs	r1, #1
 8004c48:	5499      	strb	r1, [r3, r2]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2240      	movs	r2, #64	; 0x40
 8004c4e:	2101      	movs	r1, #1
 8004c50:	5499      	strb	r1, [r3, r2]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2241      	movs	r2, #65	; 0x41
 8004c56:	2101      	movs	r1, #1
 8004c58:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2242      	movs	r2, #66	; 0x42
 8004c5e:	2101      	movs	r1, #1
 8004c60:	5499      	strb	r1, [r3, r2]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2243      	movs	r2, #67	; 0x43
 8004c66:	2101      	movs	r1, #1
 8004c68:	5499      	strb	r1, [r3, r2]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2244      	movs	r2, #68	; 0x44
 8004c6e:	2101      	movs	r1, #1
 8004c70:	5499      	strb	r1, [r3, r2]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2245      	movs	r2, #69	; 0x45
 8004c76:	2101      	movs	r1, #1
 8004c78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	223d      	movs	r2, #61	; 0x3d
 8004c7e:	2101      	movs	r1, #1
 8004c80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	0018      	movs	r0, r3
 8004c86:	46bd      	mov	sp, r7
 8004c88:	b002      	add	sp, #8
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004c94:	46c0      	nop			; (mov r8, r8)
 8004c96:	46bd      	mov	sp, r7
 8004c98:	b002      	add	sp, #8
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	223d      	movs	r2, #61	; 0x3d
 8004ca8:	5c9b      	ldrb	r3, [r3, r2]
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d001      	beq.n	8004cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e035      	b.n	8004d20 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	223d      	movs	r2, #61	; 0x3d
 8004cb8:	2102      	movs	r1, #2
 8004cba:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68da      	ldr	r2, [r3, #12]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a15      	ldr	r2, [pc, #84]	; (8004d28 <HAL_TIM_Base_Start_IT+0x8c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d009      	beq.n	8004cea <HAL_TIM_Base_Start_IT+0x4e>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a14      	ldr	r2, [pc, #80]	; (8004d2c <HAL_TIM_Base_Start_IT+0x90>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d004      	beq.n	8004cea <HAL_TIM_Base_Start_IT+0x4e>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a12      	ldr	r2, [pc, #72]	; (8004d30 <HAL_TIM_Base_Start_IT+0x94>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d111      	bne.n	8004d0e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2207      	movs	r2, #7
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2b06      	cmp	r3, #6
 8004cfa:	d010      	beq.n	8004d1e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2101      	movs	r1, #1
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d0c:	e007      	b.n	8004d1e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2101      	movs	r1, #1
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	0018      	movs	r0, r3
 8004d22:	46bd      	mov	sp, r7
 8004d24:	b004      	add	sp, #16
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	40012c00 	.word	0x40012c00
 8004d2c:	40000400 	.word	0x40000400
 8004d30:	40014000 	.word	0x40014000

08004d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	2202      	movs	r2, #2
 8004d44:	4013      	ands	r3, r2
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d124      	bne.n	8004d94 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	2202      	movs	r2, #2
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d11d      	bne.n	8004d94 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	4252      	negs	r2, r2
 8004d60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	2203      	movs	r2, #3
 8004d70:	4013      	ands	r3, r2
 8004d72:	d004      	beq.n	8004d7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	0018      	movs	r0, r3
 8004d78:	f000 f8fa 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004d7c:	e007      	b.n	8004d8e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	0018      	movs	r0, r3
 8004d82:	f000 f8ed 	bl	8004f60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f000 f8f9 	bl	8004f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	2204      	movs	r2, #4
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	2b04      	cmp	r3, #4
 8004da0:	d125      	bne.n	8004dee <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	2204      	movs	r2, #4
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d11e      	bne.n	8004dee <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2205      	movs	r2, #5
 8004db6:	4252      	negs	r2, r2
 8004db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	23c0      	movs	r3, #192	; 0xc0
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d004      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	f000 f8cd 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004dd6:	e007      	b.n	8004de8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	0018      	movs	r0, r3
 8004ddc:	f000 f8c0 	bl	8004f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	0018      	movs	r0, r3
 8004de4:	f000 f8cc 	bl	8004f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	2208      	movs	r2, #8
 8004df6:	4013      	ands	r3, r2
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d124      	bne.n	8004e46 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	2208      	movs	r2, #8
 8004e04:	4013      	ands	r3, r2
 8004e06:	2b08      	cmp	r3, #8
 8004e08:	d11d      	bne.n	8004e46 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2209      	movs	r2, #9
 8004e10:	4252      	negs	r2, r2
 8004e12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2204      	movs	r2, #4
 8004e18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	2203      	movs	r2, #3
 8004e22:	4013      	ands	r3, r2
 8004e24:	d004      	beq.n	8004e30 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f000 f8a1 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004e2e:	e007      	b.n	8004e40 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	0018      	movs	r0, r3
 8004e34:	f000 f894 	bl	8004f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f000 f8a0 	bl	8004f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	4013      	ands	r3, r2
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d125      	bne.n	8004ea0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	2210      	movs	r2, #16
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	2b10      	cmp	r3, #16
 8004e60:	d11e      	bne.n	8004ea0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2211      	movs	r2, #17
 8004e68:	4252      	negs	r2, r2
 8004e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2208      	movs	r2, #8
 8004e70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	69da      	ldr	r2, [r3, #28]
 8004e78:	23c0      	movs	r3, #192	; 0xc0
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d004      	beq.n	8004e8a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	0018      	movs	r0, r3
 8004e84:	f000 f874 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004e88:	e007      	b.n	8004e9a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f000 f867 	bl	8004f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	0018      	movs	r0, r3
 8004e96:	f000 f873 	bl	8004f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d10f      	bne.n	8004ece <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d108      	bne.n	8004ece <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2202      	movs	r2, #2
 8004ec2:	4252      	negs	r2, r2
 8004ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	0018      	movs	r0, r3
 8004eca:	f7fd ff3d 	bl	8002d48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	2280      	movs	r2, #128	; 0x80
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	2b80      	cmp	r3, #128	; 0x80
 8004eda:	d10f      	bne.n	8004efc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	2280      	movs	r2, #128	; 0x80
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	2b80      	cmp	r3, #128	; 0x80
 8004ee8:	d108      	bne.n	8004efc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2281      	movs	r2, #129	; 0x81
 8004ef0:	4252      	negs	r2, r2
 8004ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	0018      	movs	r0, r3
 8004ef8:	f000 f8d0 	bl	800509c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	2240      	movs	r2, #64	; 0x40
 8004f04:	4013      	ands	r3, r2
 8004f06:	2b40      	cmp	r3, #64	; 0x40
 8004f08:	d10f      	bne.n	8004f2a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	2240      	movs	r2, #64	; 0x40
 8004f12:	4013      	ands	r3, r2
 8004f14:	2b40      	cmp	r3, #64	; 0x40
 8004f16:	d108      	bne.n	8004f2a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2241      	movs	r2, #65	; 0x41
 8004f1e:	4252      	negs	r2, r2
 8004f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	0018      	movs	r0, r3
 8004f26:	f000 f833 	bl	8004f90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	2220      	movs	r2, #32
 8004f32:	4013      	ands	r3, r2
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d10f      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	4013      	ands	r3, r2
 8004f42:	2b20      	cmp	r3, #32
 8004f44:	d108      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2221      	movs	r2, #33	; 0x21
 8004f4c:	4252      	negs	r2, r2
 8004f4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	0018      	movs	r0, r3
 8004f54:	f000 f89a 	bl	800508c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f58:	46c0      	nop			; (mov r8, r8)
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b002      	add	sp, #8
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f68:	46c0      	nop			; (mov r8, r8)
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	b002      	add	sp, #8
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f78:	46c0      	nop			; (mov r8, r8)
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	b002      	add	sp, #8
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f88:	46c0      	nop			; (mov r8, r8)
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b002      	add	sp, #8
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f98:	46c0      	nop			; (mov r8, r8)
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	b002      	add	sp, #8
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a2f      	ldr	r2, [pc, #188]	; (8005070 <TIM_Base_SetConfig+0xd0>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d003      	beq.n	8004fc0 <TIM_Base_SetConfig+0x20>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a2e      	ldr	r2, [pc, #184]	; (8005074 <TIM_Base_SetConfig+0xd4>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d108      	bne.n	8004fd2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2270      	movs	r2, #112	; 0x70
 8004fc4:	4393      	bics	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a26      	ldr	r2, [pc, #152]	; (8005070 <TIM_Base_SetConfig+0xd0>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d013      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a25      	ldr	r2, [pc, #148]	; (8005074 <TIM_Base_SetConfig+0xd4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d00f      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a24      	ldr	r2, [pc, #144]	; (8005078 <TIM_Base_SetConfig+0xd8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d00b      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a23      	ldr	r2, [pc, #140]	; (800507c <TIM_Base_SetConfig+0xdc>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d007      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a22      	ldr	r2, [pc, #136]	; (8005080 <TIM_Base_SetConfig+0xe0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d003      	beq.n	8005002 <TIM_Base_SetConfig+0x62>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a21      	ldr	r2, [pc, #132]	; (8005084 <TIM_Base_SetConfig+0xe4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d108      	bne.n	8005014 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	4a20      	ldr	r2, [pc, #128]	; (8005088 <TIM_Base_SetConfig+0xe8>)
 8005006:	4013      	ands	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2280      	movs	r2, #128	; 0x80
 8005018:	4393      	bics	r3, r2
 800501a:	001a      	movs	r2, r3
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	4313      	orrs	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	689a      	ldr	r2, [r3, #8]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a0c      	ldr	r2, [pc, #48]	; (8005070 <TIM_Base_SetConfig+0xd0>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d00b      	beq.n	800505a <TIM_Base_SetConfig+0xba>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a0d      	ldr	r2, [pc, #52]	; (800507c <TIM_Base_SetConfig+0xdc>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d007      	beq.n	800505a <TIM_Base_SetConfig+0xba>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a0c      	ldr	r2, [pc, #48]	; (8005080 <TIM_Base_SetConfig+0xe0>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d003      	beq.n	800505a <TIM_Base_SetConfig+0xba>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a0b      	ldr	r2, [pc, #44]	; (8005084 <TIM_Base_SetConfig+0xe4>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d103      	bne.n	8005062 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	691a      	ldr	r2, [r3, #16]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	615a      	str	r2, [r3, #20]
}
 8005068:	46c0      	nop			; (mov r8, r8)
 800506a:	46bd      	mov	sp, r7
 800506c:	b004      	add	sp, #16
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40012c00 	.word	0x40012c00
 8005074:	40000400 	.word	0x40000400
 8005078:	40002000 	.word	0x40002000
 800507c:	40014000 	.word	0x40014000
 8005080:	40014400 	.word	0x40014400
 8005084:	40014800 	.word	0x40014800
 8005088:	fffffcff 	.word	0xfffffcff

0800508c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005094:	46c0      	nop			; (mov r8, r8)
 8005096:	46bd      	mov	sp, r7
 8005098:	b002      	add	sp, #8
 800509a:	bd80      	pop	{r7, pc}

0800509c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050a4:	46c0      	nop			; (mov r8, r8)
 80050a6:	46bd      	mov	sp, r7
 80050a8:	b002      	add	sp, #8
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e044      	b.n	8005148 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d107      	bne.n	80050d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2274      	movs	r2, #116	; 0x74
 80050ca:	2100      	movs	r1, #0
 80050cc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	0018      	movs	r0, r3
 80050d2:	f7fd ff03 	bl	8002edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2224      	movs	r2, #36	; 0x24
 80050da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2101      	movs	r1, #1
 80050e8:	438a      	bics	r2, r1
 80050ea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	0018      	movs	r0, r3
 80050f0:	f000 f9b6 	bl	8005460 <UART_SetConfig>
 80050f4:	0003      	movs	r3, r0
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d101      	bne.n	80050fe <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e024      	b.n	8005148 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	0018      	movs	r0, r3
 800510a:	f000 fae9 	bl	80056e0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	490d      	ldr	r1, [pc, #52]	; (8005150 <HAL_UART_Init+0xa4>)
 800511a:	400a      	ands	r2, r1
 800511c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689a      	ldr	r2, [r3, #8]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2108      	movs	r1, #8
 800512a:	438a      	bics	r2, r1
 800512c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2101      	movs	r1, #1
 800513a:	430a      	orrs	r2, r1
 800513c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	0018      	movs	r0, r3
 8005142:	f000 fb81 	bl	8005848 <UART_CheckIdleState>
 8005146:	0003      	movs	r3, r0
}
 8005148:	0018      	movs	r0, r3
 800514a:	46bd      	mov	sp, r7
 800514c:	b002      	add	sp, #8
 800514e:	bd80      	pop	{r7, pc}
 8005150:	fffff7ff 	.word	0xfffff7ff

08005154 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08a      	sub	sp, #40	; 0x28
 8005158:	af02      	add	r7, sp, #8
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	603b      	str	r3, [r7, #0]
 8005160:	1dbb      	adds	r3, r7, #6
 8005162:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005168:	2b20      	cmp	r3, #32
 800516a:	d000      	beq.n	800516e <HAL_UART_Transmit+0x1a>
 800516c:	e096      	b.n	800529c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <HAL_UART_Transmit+0x28>
 8005174:	1dbb      	adds	r3, r7, #6
 8005176:	881b      	ldrh	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e08e      	b.n	800529e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	2380      	movs	r3, #128	; 0x80
 8005186:	015b      	lsls	r3, r3, #5
 8005188:	429a      	cmp	r2, r3
 800518a:	d109      	bne.n	80051a0 <HAL_UART_Transmit+0x4c>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d105      	bne.n	80051a0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2201      	movs	r2, #1
 8005198:	4013      	ands	r3, r2
 800519a:	d001      	beq.n	80051a0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e07e      	b.n	800529e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2274      	movs	r2, #116	; 0x74
 80051a4:	5c9b      	ldrb	r3, [r3, r2]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d101      	bne.n	80051ae <HAL_UART_Transmit+0x5a>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e077      	b.n	800529e <HAL_UART_Transmit+0x14a>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2274      	movs	r2, #116	; 0x74
 80051b2:	2101      	movs	r1, #1
 80051b4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2280      	movs	r2, #128	; 0x80
 80051ba:	2100      	movs	r1, #0
 80051bc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2221      	movs	r2, #33	; 0x21
 80051c2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051c4:	f7fe f80e 	bl	80031e4 <HAL_GetTick>
 80051c8:	0003      	movs	r3, r0
 80051ca:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	1dba      	adds	r2, r7, #6
 80051d0:	2150      	movs	r1, #80	; 0x50
 80051d2:	8812      	ldrh	r2, [r2, #0]
 80051d4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	1dba      	adds	r2, r7, #6
 80051da:	2152      	movs	r1, #82	; 0x52
 80051dc:	8812      	ldrh	r2, [r2, #0]
 80051de:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	689a      	ldr	r2, [r3, #8]
 80051e4:	2380      	movs	r3, #128	; 0x80
 80051e6:	015b      	lsls	r3, r3, #5
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d108      	bne.n	80051fe <HAL_UART_Transmit+0xaa>
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	61bb      	str	r3, [r7, #24]
 80051fc:	e003      	b.n	8005206 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005202:	2300      	movs	r3, #0
 8005204:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2274      	movs	r2, #116	; 0x74
 800520a:	2100      	movs	r1, #0
 800520c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800520e:	e02d      	b.n	800526c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005210:	697a      	ldr	r2, [r7, #20]
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	0013      	movs	r3, r2
 800521a:	2200      	movs	r2, #0
 800521c:	2180      	movs	r1, #128	; 0x80
 800521e:	f000 fb5b 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 8005222:	1e03      	subs	r3, r0, #0
 8005224:	d001      	beq.n	800522a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e039      	b.n	800529e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10b      	bne.n	8005248 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	881a      	ldrh	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	05d2      	lsls	r2, r2, #23
 800523a:	0dd2      	lsrs	r2, r2, #23
 800523c:	b292      	uxth	r2, r2
 800523e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	3302      	adds	r3, #2
 8005244:	61bb      	str	r3, [r7, #24]
 8005246:	e008      	b.n	800525a <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	781a      	ldrb	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	b292      	uxth	r2, r2
 8005252:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	3301      	adds	r3, #1
 8005258:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2252      	movs	r2, #82	; 0x52
 800525e:	5a9b      	ldrh	r3, [r3, r2]
 8005260:	b29b      	uxth	r3, r3
 8005262:	3b01      	subs	r3, #1
 8005264:	b299      	uxth	r1, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2252      	movs	r2, #82	; 0x52
 800526a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2252      	movs	r2, #82	; 0x52
 8005270:	5a9b      	ldrh	r3, [r3, r2]
 8005272:	b29b      	uxth	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1cb      	bne.n	8005210 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	0013      	movs	r3, r2
 8005282:	2200      	movs	r2, #0
 8005284:	2140      	movs	r1, #64	; 0x40
 8005286:	f000 fb27 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 800528a:	1e03      	subs	r3, r0, #0
 800528c:	d001      	beq.n	8005292 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e005      	b.n	800529e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2220      	movs	r2, #32
 8005296:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	e000      	b.n	800529e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800529c:	2302      	movs	r3, #2
  }
}
 800529e:	0018      	movs	r0, r3
 80052a0:	46bd      	mov	sp, r7
 80052a2:	b008      	add	sp, #32
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08a      	sub	sp, #40	; 0x28
 80052ac:	af02      	add	r7, sp, #8
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	603b      	str	r3, [r7, #0]
 80052b4:	1dbb      	adds	r3, r7, #6
 80052b6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052bc:	2b20      	cmp	r3, #32
 80052be:	d000      	beq.n	80052c2 <HAL_UART_Receive+0x1a>
 80052c0:	e0c6      	b.n	8005450 <HAL_UART_Receive+0x1a8>
  {
    if ((pData == NULL) || (Size == 0U))
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <HAL_UART_Receive+0x28>
 80052c8:	1dbb      	adds	r3, r7, #6
 80052ca:	881b      	ldrh	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0be      	b.n	8005452 <HAL_UART_Receive+0x1aa>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	689a      	ldr	r2, [r3, #8]
 80052d8:	2380      	movs	r3, #128	; 0x80
 80052da:	015b      	lsls	r3, r3, #5
 80052dc:	429a      	cmp	r2, r3
 80052de:	d109      	bne.n	80052f4 <HAL_UART_Receive+0x4c>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d105      	bne.n	80052f4 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2201      	movs	r2, #1
 80052ec:	4013      	ands	r3, r2
 80052ee:	d001      	beq.n	80052f4 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e0ae      	b.n	8005452 <HAL_UART_Receive+0x1aa>
      }
    }

    __HAL_LOCK(huart);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2274      	movs	r2, #116	; 0x74
 80052f8:	5c9b      	ldrb	r3, [r3, r2]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <HAL_UART_Receive+0x5a>
 80052fe:	2302      	movs	r3, #2
 8005300:	e0a7      	b.n	8005452 <HAL_UART_Receive+0x1aa>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2274      	movs	r2, #116	; 0x74
 8005306:	2101      	movs	r1, #1
 8005308:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2280      	movs	r2, #128	; 0x80
 800530e:	2100      	movs	r1, #0
 8005310:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2222      	movs	r2, #34	; 0x22
 8005316:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800531e:	f7fd ff61 	bl	80031e4 <HAL_GetTick>
 8005322:	0003      	movs	r3, r0
 8005324:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	1dba      	adds	r2, r7, #6
 800532a:	2158      	movs	r1, #88	; 0x58
 800532c:	8812      	ldrh	r2, [r2, #0]
 800532e:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	1dba      	adds	r2, r7, #6
 8005334:	215a      	movs	r1, #90	; 0x5a
 8005336:	8812      	ldrh	r2, [r2, #0]
 8005338:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	2380      	movs	r3, #128	; 0x80
 8005340:	015b      	lsls	r3, r3, #5
 8005342:	429a      	cmp	r2, r3
 8005344:	d10d      	bne.n	8005362 <HAL_UART_Receive+0xba>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d104      	bne.n	8005358 <HAL_UART_Receive+0xb0>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	225c      	movs	r2, #92	; 0x5c
 8005352:	4942      	ldr	r1, [pc, #264]	; (800545c <HAL_UART_Receive+0x1b4>)
 8005354:	5299      	strh	r1, [r3, r2]
 8005356:	e01a      	b.n	800538e <HAL_UART_Receive+0xe6>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	225c      	movs	r2, #92	; 0x5c
 800535c:	21ff      	movs	r1, #255	; 0xff
 800535e:	5299      	strh	r1, [r3, r2]
 8005360:	e015      	b.n	800538e <HAL_UART_Receive+0xe6>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10d      	bne.n	8005386 <HAL_UART_Receive+0xde>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d104      	bne.n	800537c <HAL_UART_Receive+0xd4>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	225c      	movs	r2, #92	; 0x5c
 8005376:	21ff      	movs	r1, #255	; 0xff
 8005378:	5299      	strh	r1, [r3, r2]
 800537a:	e008      	b.n	800538e <HAL_UART_Receive+0xe6>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	225c      	movs	r2, #92	; 0x5c
 8005380:	217f      	movs	r1, #127	; 0x7f
 8005382:	5299      	strh	r1, [r3, r2]
 8005384:	e003      	b.n	800538e <HAL_UART_Receive+0xe6>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	225c      	movs	r2, #92	; 0x5c
 800538a:	2100      	movs	r1, #0
 800538c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800538e:	2312      	movs	r3, #18
 8005390:	18fb      	adds	r3, r7, r3
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	215c      	movs	r1, #92	; 0x5c
 8005396:	5a52      	ldrh	r2, [r2, r1]
 8005398:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	689a      	ldr	r2, [r3, #8]
 800539e:	2380      	movs	r3, #128	; 0x80
 80053a0:	015b      	lsls	r3, r3, #5
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d108      	bne.n	80053b8 <HAL_UART_Receive+0x110>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d104      	bne.n	80053b8 <HAL_UART_Receive+0x110>
    {
      pdata8bits  = NULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	61bb      	str	r3, [r7, #24]
 80053b6:	e003      	b.n	80053c0 <HAL_UART_Receive+0x118>
    }
    else
    {
      pdata8bits  = pData;
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053bc:	2300      	movs	r3, #0
 80053be:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2274      	movs	r2, #116	; 0x74
 80053c4:	2100      	movs	r1, #0
 80053c6:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80053c8:	e037      	b.n	800543a <HAL_UART_Receive+0x192>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	0013      	movs	r3, r2
 80053d4:	2200      	movs	r2, #0
 80053d6:	2120      	movs	r1, #32
 80053d8:	f000 fa7e 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 80053dc:	1e03      	subs	r3, r0, #0
 80053de:	d001      	beq.n	80053e4 <HAL_UART_Receive+0x13c>
      {
        return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e036      	b.n	8005452 <HAL_UART_Receive+0x1aa>
      }
      if (pdata8bits == NULL)
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10e      	bne.n	8005408 <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2212      	movs	r2, #18
 80053f4:	18ba      	adds	r2, r7, r2
 80053f6:	8812      	ldrh	r2, [r2, #0]
 80053f8:	4013      	ands	r3, r2
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	3302      	adds	r3, #2
 8005404:	61bb      	str	r3, [r7, #24]
 8005406:	e00f      	b.n	8005428 <HAL_UART_Receive+0x180>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800540e:	b29b      	uxth	r3, r3
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2212      	movs	r2, #18
 8005414:	18ba      	adds	r2, r7, r2
 8005416:	8812      	ldrh	r2, [r2, #0]
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	4013      	ands	r3, r2
 800541c:	b2da      	uxtb	r2, r3
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	3301      	adds	r3, #1
 8005426:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	225a      	movs	r2, #90	; 0x5a
 800542c:	5a9b      	ldrh	r3, [r3, r2]
 800542e:	b29b      	uxth	r3, r3
 8005430:	3b01      	subs	r3, #1
 8005432:	b299      	uxth	r1, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	225a      	movs	r2, #90	; 0x5a
 8005438:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	225a      	movs	r2, #90	; 0x5a
 800543e:	5a9b      	ldrh	r3, [r3, r2]
 8005440:	b29b      	uxth	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1c1      	bne.n	80053ca <HAL_UART_Receive+0x122>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2220      	movs	r2, #32
 800544a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	e000      	b.n	8005452 <HAL_UART_Receive+0x1aa>
  }
  else
  {
    return HAL_BUSY;
 8005450:	2302      	movs	r3, #2
  }
}
 8005452:	0018      	movs	r0, r3
 8005454:	46bd      	mov	sp, r7
 8005456:	b008      	add	sp, #32
 8005458:	bd80      	pop	{r7, pc}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	000001ff 	.word	0x000001ff

08005460 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005468:	231e      	movs	r3, #30
 800546a:	18fb      	adds	r3, r7, r3
 800546c:	2200      	movs	r2, #0
 800546e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	431a      	orrs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	69db      	ldr	r3, [r3, #28]
 8005484:	4313      	orrs	r3, r2
 8005486:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a8d      	ldr	r2, [pc, #564]	; (80056c4 <UART_SetConfig+0x264>)
 8005490:	4013      	ands	r3, r2
 8005492:	0019      	movs	r1, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	430a      	orrs	r2, r1
 800549c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4a88      	ldr	r2, [pc, #544]	; (80056c8 <UART_SetConfig+0x268>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	0019      	movs	r1, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1b      	ldr	r3, [r3, #32]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	4a7f      	ldr	r2, [pc, #508]	; (80056cc <UART_SetConfig+0x26c>)
 80054ce:	4013      	ands	r3, r2
 80054d0:	0019      	movs	r1, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	430a      	orrs	r2, r1
 80054da:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a7b      	ldr	r2, [pc, #492]	; (80056d0 <UART_SetConfig+0x270>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d127      	bne.n	8005536 <UART_SetConfig+0xd6>
 80054e6:	4b7b      	ldr	r3, [pc, #492]	; (80056d4 <UART_SetConfig+0x274>)
 80054e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ea:	2203      	movs	r2, #3
 80054ec:	4013      	ands	r3, r2
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d00d      	beq.n	800550e <UART_SetConfig+0xae>
 80054f2:	d81b      	bhi.n	800552c <UART_SetConfig+0xcc>
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d014      	beq.n	8005522 <UART_SetConfig+0xc2>
 80054f8:	d818      	bhi.n	800552c <UART_SetConfig+0xcc>
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d002      	beq.n	8005504 <UART_SetConfig+0xa4>
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d00a      	beq.n	8005518 <UART_SetConfig+0xb8>
 8005502:	e013      	b.n	800552c <UART_SetConfig+0xcc>
 8005504:	231f      	movs	r3, #31
 8005506:	18fb      	adds	r3, r7, r3
 8005508:	2200      	movs	r2, #0
 800550a:	701a      	strb	r2, [r3, #0]
 800550c:	e021      	b.n	8005552 <UART_SetConfig+0xf2>
 800550e:	231f      	movs	r3, #31
 8005510:	18fb      	adds	r3, r7, r3
 8005512:	2202      	movs	r2, #2
 8005514:	701a      	strb	r2, [r3, #0]
 8005516:	e01c      	b.n	8005552 <UART_SetConfig+0xf2>
 8005518:	231f      	movs	r3, #31
 800551a:	18fb      	adds	r3, r7, r3
 800551c:	2204      	movs	r2, #4
 800551e:	701a      	strb	r2, [r3, #0]
 8005520:	e017      	b.n	8005552 <UART_SetConfig+0xf2>
 8005522:	231f      	movs	r3, #31
 8005524:	18fb      	adds	r3, r7, r3
 8005526:	2208      	movs	r2, #8
 8005528:	701a      	strb	r2, [r3, #0]
 800552a:	e012      	b.n	8005552 <UART_SetConfig+0xf2>
 800552c:	231f      	movs	r3, #31
 800552e:	18fb      	adds	r3, r7, r3
 8005530:	2210      	movs	r2, #16
 8005532:	701a      	strb	r2, [r3, #0]
 8005534:	e00d      	b.n	8005552 <UART_SetConfig+0xf2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a67      	ldr	r2, [pc, #412]	; (80056d8 <UART_SetConfig+0x278>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d104      	bne.n	800554a <UART_SetConfig+0xea>
 8005540:	231f      	movs	r3, #31
 8005542:	18fb      	adds	r3, r7, r3
 8005544:	2200      	movs	r2, #0
 8005546:	701a      	strb	r2, [r3, #0]
 8005548:	e003      	b.n	8005552 <UART_SetConfig+0xf2>
 800554a:	231f      	movs	r3, #31
 800554c:	18fb      	adds	r3, r7, r3
 800554e:	2210      	movs	r2, #16
 8005550:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	69da      	ldr	r2, [r3, #28]
 8005556:	2380      	movs	r3, #128	; 0x80
 8005558:	021b      	lsls	r3, r3, #8
 800555a:	429a      	cmp	r2, r3
 800555c:	d15d      	bne.n	800561a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800555e:	231f      	movs	r3, #31
 8005560:	18fb      	adds	r3, r7, r3
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b08      	cmp	r3, #8
 8005566:	d015      	beq.n	8005594 <UART_SetConfig+0x134>
 8005568:	dc18      	bgt.n	800559c <UART_SetConfig+0x13c>
 800556a:	2b04      	cmp	r3, #4
 800556c:	d00d      	beq.n	800558a <UART_SetConfig+0x12a>
 800556e:	dc15      	bgt.n	800559c <UART_SetConfig+0x13c>
 8005570:	2b00      	cmp	r3, #0
 8005572:	d002      	beq.n	800557a <UART_SetConfig+0x11a>
 8005574:	2b02      	cmp	r3, #2
 8005576:	d005      	beq.n	8005584 <UART_SetConfig+0x124>
 8005578:	e010      	b.n	800559c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800557a:	f7ff fa29 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 800557e:	0003      	movs	r3, r0
 8005580:	61bb      	str	r3, [r7, #24]
        break;
 8005582:	e012      	b.n	80055aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005584:	4b55      	ldr	r3, [pc, #340]	; (80056dc <UART_SetConfig+0x27c>)
 8005586:	61bb      	str	r3, [r7, #24]
        break;
 8005588:	e00f      	b.n	80055aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800558a:	f7ff f9b3 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 800558e:	0003      	movs	r3, r0
 8005590:	61bb      	str	r3, [r7, #24]
        break;
 8005592:	e00a      	b.n	80055aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005594:	2380      	movs	r3, #128	; 0x80
 8005596:	021b      	lsls	r3, r3, #8
 8005598:	61bb      	str	r3, [r7, #24]
        break;
 800559a:	e006      	b.n	80055aa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800559c:	2300      	movs	r3, #0
 800559e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055a0:	231e      	movs	r3, #30
 80055a2:	18fb      	adds	r3, r7, r3
 80055a4:	2201      	movs	r2, #1
 80055a6:	701a      	strb	r2, [r3, #0]
        break;
 80055a8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d100      	bne.n	80055b2 <UART_SetConfig+0x152>
 80055b0:	e07b      	b.n	80056aa <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	005a      	lsls	r2, r3, #1
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	085b      	lsrs	r3, r3, #1
 80055bc:	18d2      	adds	r2, r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	0019      	movs	r1, r3
 80055c4:	0010      	movs	r0, r2
 80055c6:	f7fa fdb1 	bl	800012c <__udivsi3>
 80055ca:	0003      	movs	r3, r0
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	2b0f      	cmp	r3, #15
 80055d4:	d91c      	bls.n	8005610 <UART_SetConfig+0x1b0>
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	2380      	movs	r3, #128	; 0x80
 80055da:	025b      	lsls	r3, r3, #9
 80055dc:	429a      	cmp	r2, r3
 80055de:	d217      	bcs.n	8005610 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	200e      	movs	r0, #14
 80055e6:	183b      	adds	r3, r7, r0
 80055e8:	210f      	movs	r1, #15
 80055ea:	438a      	bics	r2, r1
 80055ec:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	085b      	lsrs	r3, r3, #1
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	2207      	movs	r2, #7
 80055f6:	4013      	ands	r3, r2
 80055f8:	b299      	uxth	r1, r3
 80055fa:	183b      	adds	r3, r7, r0
 80055fc:	183a      	adds	r2, r7, r0
 80055fe:	8812      	ldrh	r2, [r2, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	183a      	adds	r2, r7, r0
 800560a:	8812      	ldrh	r2, [r2, #0]
 800560c:	60da      	str	r2, [r3, #12]
 800560e:	e04c      	b.n	80056aa <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005610:	231e      	movs	r3, #30
 8005612:	18fb      	adds	r3, r7, r3
 8005614:	2201      	movs	r2, #1
 8005616:	701a      	strb	r2, [r3, #0]
 8005618:	e047      	b.n	80056aa <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800561a:	231f      	movs	r3, #31
 800561c:	18fb      	adds	r3, r7, r3
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d015      	beq.n	8005650 <UART_SetConfig+0x1f0>
 8005624:	dc18      	bgt.n	8005658 <UART_SetConfig+0x1f8>
 8005626:	2b04      	cmp	r3, #4
 8005628:	d00d      	beq.n	8005646 <UART_SetConfig+0x1e6>
 800562a:	dc15      	bgt.n	8005658 <UART_SetConfig+0x1f8>
 800562c:	2b00      	cmp	r3, #0
 800562e:	d002      	beq.n	8005636 <UART_SetConfig+0x1d6>
 8005630:	2b02      	cmp	r3, #2
 8005632:	d005      	beq.n	8005640 <UART_SetConfig+0x1e0>
 8005634:	e010      	b.n	8005658 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005636:	f7ff f9cb 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 800563a:	0003      	movs	r3, r0
 800563c:	61bb      	str	r3, [r7, #24]
        break;
 800563e:	e012      	b.n	8005666 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005640:	4b26      	ldr	r3, [pc, #152]	; (80056dc <UART_SetConfig+0x27c>)
 8005642:	61bb      	str	r3, [r7, #24]
        break;
 8005644:	e00f      	b.n	8005666 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005646:	f7ff f955 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 800564a:	0003      	movs	r3, r0
 800564c:	61bb      	str	r3, [r7, #24]
        break;
 800564e:	e00a      	b.n	8005666 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005650:	2380      	movs	r3, #128	; 0x80
 8005652:	021b      	lsls	r3, r3, #8
 8005654:	61bb      	str	r3, [r7, #24]
        break;
 8005656:	e006      	b.n	8005666 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8005658:	2300      	movs	r3, #0
 800565a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800565c:	231e      	movs	r3, #30
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	2201      	movs	r2, #1
 8005662:	701a      	strb	r2, [r3, #0]
        break;
 8005664:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d01e      	beq.n	80056aa <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	085a      	lsrs	r2, r3, #1
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	18d2      	adds	r2, r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	0019      	movs	r1, r3
 800567c:	0010      	movs	r0, r2
 800567e:	f7fa fd55 	bl	800012c <__udivsi3>
 8005682:	0003      	movs	r3, r0
 8005684:	b29b      	uxth	r3, r3
 8005686:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	2b0f      	cmp	r3, #15
 800568c:	d909      	bls.n	80056a2 <UART_SetConfig+0x242>
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	2380      	movs	r3, #128	; 0x80
 8005692:	025b      	lsls	r3, r3, #9
 8005694:	429a      	cmp	r2, r3
 8005696:	d204      	bcs.n	80056a2 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	60da      	str	r2, [r3, #12]
 80056a0:	e003      	b.n	80056aa <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80056a2:	231e      	movs	r3, #30
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	2201      	movs	r2, #1
 80056a8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80056b6:	231e      	movs	r3, #30
 80056b8:	18fb      	adds	r3, r7, r3
 80056ba:	781b      	ldrb	r3, [r3, #0]
}
 80056bc:	0018      	movs	r0, r3
 80056be:	46bd      	mov	sp, r7
 80056c0:	b008      	add	sp, #32
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	ffff69f3 	.word	0xffff69f3
 80056c8:	ffffcfff 	.word	0xffffcfff
 80056cc:	fffff4ff 	.word	0xfffff4ff
 80056d0:	40013800 	.word	0x40013800
 80056d4:	40021000 	.word	0x40021000
 80056d8:	40004400 	.word	0x40004400
 80056dc:	007a1200 	.word	0x007a1200

080056e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	2201      	movs	r2, #1
 80056ee:	4013      	ands	r3, r2
 80056f0:	d00b      	beq.n	800570a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4a4a      	ldr	r2, [pc, #296]	; (8005824 <UART_AdvFeatureConfig+0x144>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	0019      	movs	r1, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570e:	2202      	movs	r2, #2
 8005710:	4013      	ands	r3, r2
 8005712:	d00b      	beq.n	800572c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	4a43      	ldr	r2, [pc, #268]	; (8005828 <UART_AdvFeatureConfig+0x148>)
 800571c:	4013      	ands	r3, r2
 800571e:	0019      	movs	r1, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	2204      	movs	r2, #4
 8005732:	4013      	ands	r3, r2
 8005734:	d00b      	beq.n	800574e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	4a3b      	ldr	r2, [pc, #236]	; (800582c <UART_AdvFeatureConfig+0x14c>)
 800573e:	4013      	ands	r3, r2
 8005740:	0019      	movs	r1, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	430a      	orrs	r2, r1
 800574c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005752:	2208      	movs	r2, #8
 8005754:	4013      	ands	r3, r2
 8005756:	d00b      	beq.n	8005770 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	4a34      	ldr	r2, [pc, #208]	; (8005830 <UART_AdvFeatureConfig+0x150>)
 8005760:	4013      	ands	r3, r2
 8005762:	0019      	movs	r1, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	2210      	movs	r2, #16
 8005776:	4013      	ands	r3, r2
 8005778:	d00b      	beq.n	8005792 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	4a2c      	ldr	r2, [pc, #176]	; (8005834 <UART_AdvFeatureConfig+0x154>)
 8005782:	4013      	ands	r3, r2
 8005784:	0019      	movs	r1, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005796:	2220      	movs	r2, #32
 8005798:	4013      	ands	r3, r2
 800579a:	d00b      	beq.n	80057b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	4a25      	ldr	r2, [pc, #148]	; (8005838 <UART_AdvFeatureConfig+0x158>)
 80057a4:	4013      	ands	r3, r2
 80057a6:	0019      	movs	r1, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	2240      	movs	r2, #64	; 0x40
 80057ba:	4013      	ands	r3, r2
 80057bc:	d01d      	beq.n	80057fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	4a1d      	ldr	r2, [pc, #116]	; (800583c <UART_AdvFeatureConfig+0x15c>)
 80057c6:	4013      	ands	r3, r2
 80057c8:	0019      	movs	r1, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	430a      	orrs	r2, r1
 80057d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057da:	2380      	movs	r3, #128	; 0x80
 80057dc:	035b      	lsls	r3, r3, #13
 80057de:	429a      	cmp	r2, r3
 80057e0:	d10b      	bne.n	80057fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	4a15      	ldr	r2, [pc, #84]	; (8005840 <UART_AdvFeatureConfig+0x160>)
 80057ea:	4013      	ands	r3, r2
 80057ec:	0019      	movs	r1, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fe:	2280      	movs	r2, #128	; 0x80
 8005800:	4013      	ands	r3, r2
 8005802:	d00b      	beq.n	800581c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	4a0e      	ldr	r2, [pc, #56]	; (8005844 <UART_AdvFeatureConfig+0x164>)
 800580c:	4013      	ands	r3, r2
 800580e:	0019      	movs	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	430a      	orrs	r2, r1
 800581a:	605a      	str	r2, [r3, #4]
  }
}
 800581c:	46c0      	nop			; (mov r8, r8)
 800581e:	46bd      	mov	sp, r7
 8005820:	b002      	add	sp, #8
 8005822:	bd80      	pop	{r7, pc}
 8005824:	fffdffff 	.word	0xfffdffff
 8005828:	fffeffff 	.word	0xfffeffff
 800582c:	fffbffff 	.word	0xfffbffff
 8005830:	ffff7fff 	.word	0xffff7fff
 8005834:	ffffefff 	.word	0xffffefff
 8005838:	ffffdfff 	.word	0xffffdfff
 800583c:	ffefffff 	.word	0xffefffff
 8005840:	ff9fffff 	.word	0xff9fffff
 8005844:	fff7ffff 	.word	0xfff7ffff

08005848 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b086      	sub	sp, #24
 800584c:	af02      	add	r7, sp, #8
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2280      	movs	r2, #128	; 0x80
 8005854:	2100      	movs	r1, #0
 8005856:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005858:	f7fd fcc4 	bl	80031e4 <HAL_GetTick>
 800585c:	0003      	movs	r3, r0
 800585e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2208      	movs	r2, #8
 8005868:	4013      	ands	r3, r2
 800586a:	2b08      	cmp	r3, #8
 800586c:	d10c      	bne.n	8005888 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2280      	movs	r2, #128	; 0x80
 8005872:	0391      	lsls	r1, r2, #14
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	4a17      	ldr	r2, [pc, #92]	; (80058d4 <UART_CheckIdleState+0x8c>)
 8005878:	9200      	str	r2, [sp, #0]
 800587a:	2200      	movs	r2, #0
 800587c:	f000 f82c 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 8005880:	1e03      	subs	r3, r0, #0
 8005882:	d001      	beq.n	8005888 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e021      	b.n	80058cc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2204      	movs	r2, #4
 8005890:	4013      	ands	r3, r2
 8005892:	2b04      	cmp	r3, #4
 8005894:	d10c      	bne.n	80058b0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2280      	movs	r2, #128	; 0x80
 800589a:	03d1      	lsls	r1, r2, #15
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	4a0d      	ldr	r2, [pc, #52]	; (80058d4 <UART_CheckIdleState+0x8c>)
 80058a0:	9200      	str	r2, [sp, #0]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f000 f818 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 80058a8:	1e03      	subs	r3, r0, #0
 80058aa:	d001      	beq.n	80058b0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e00d      	b.n	80058cc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2220      	movs	r2, #32
 80058ba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2274      	movs	r2, #116	; 0x74
 80058c6:	2100      	movs	r1, #0
 80058c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	0018      	movs	r0, r3
 80058ce:	46bd      	mov	sp, r7
 80058d0:	b004      	add	sp, #16
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	01ffffff 	.word	0x01ffffff

080058d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b094      	sub	sp, #80	; 0x50
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	1dfb      	adds	r3, r7, #7
 80058e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e8:	e0a3      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80058ec:	3301      	adds	r3, #1
 80058ee:	d100      	bne.n	80058f2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80058f0:	e09f      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f2:	f7fd fc77 	bl	80031e4 <HAL_GetTick>
 80058f6:	0002      	movs	r2, r0
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058fe:	429a      	cmp	r2, r3
 8005900:	d302      	bcc.n	8005908 <UART_WaitOnFlagUntilTimeout+0x30>
 8005902:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005904:	2b00      	cmp	r3, #0
 8005906:	d13d      	bne.n	8005984 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005908:	f3ef 8310 	mrs	r3, PRIMASK
 800590c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800590e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005910:	647b      	str	r3, [r7, #68]	; 0x44
 8005912:	2301      	movs	r3, #1
 8005914:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005918:	f383 8810 	msr	PRIMASK, r3
}
 800591c:	46c0      	nop			; (mov r8, r8)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	494c      	ldr	r1, [pc, #304]	; (8005a5c <UART_WaitOnFlagUntilTimeout+0x184>)
 800592a:	400a      	ands	r2, r1
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005930:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005934:	f383 8810 	msr	PRIMASK, r3
}
 8005938:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800593a:	f3ef 8310 	mrs	r3, PRIMASK
 800593e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005942:	643b      	str	r3, [r7, #64]	; 0x40
 8005944:	2301      	movs	r3, #1
 8005946:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594a:	f383 8810 	msr	PRIMASK, r3
}
 800594e:	46c0      	nop			; (mov r8, r8)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689a      	ldr	r2, [r3, #8]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2101      	movs	r1, #1
 800595c:	438a      	bics	r2, r1
 800595e:	609a      	str	r2, [r3, #8]
 8005960:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005962:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005966:	f383 8810 	msr	PRIMASK, r3
}
 800596a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2274      	movs	r2, #116	; 0x74
 800597c:	2100      	movs	r1, #0
 800597e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e067      	b.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2204      	movs	r2, #4
 800598c:	4013      	ands	r3, r2
 800598e:	d050      	beq.n	8005a32 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	69da      	ldr	r2, [r3, #28]
 8005996:	2380      	movs	r3, #128	; 0x80
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	401a      	ands	r2, r3
 800599c:	2380      	movs	r3, #128	; 0x80
 800599e:	011b      	lsls	r3, r3, #4
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d146      	bne.n	8005a32 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2280      	movs	r2, #128	; 0x80
 80059aa:	0112      	lsls	r2, r2, #4
 80059ac:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059ae:	f3ef 8310 	mrs	r3, PRIMASK
 80059b2:	613b      	str	r3, [r7, #16]
  return(result);
 80059b4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b8:	2301      	movs	r3, #1
 80059ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f383 8810 	msr	PRIMASK, r3
}
 80059c2:	46c0      	nop			; (mov r8, r8)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4923      	ldr	r1, [pc, #140]	; (8005a5c <UART_WaitOnFlagUntilTimeout+0x184>)
 80059d0:	400a      	ands	r2, r1
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059d6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f383 8810 	msr	PRIMASK, r3
}
 80059de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059e0:	f3ef 8310 	mrs	r3, PRIMASK
 80059e4:	61fb      	str	r3, [r7, #28]
  return(result);
 80059e6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80059ea:	2301      	movs	r3, #1
 80059ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	f383 8810 	msr	PRIMASK, r3
}
 80059f4:	46c0      	nop			; (mov r8, r8)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2101      	movs	r1, #1
 8005a02:	438a      	bics	r2, r1
 8005a04:	609a      	str	r2, [r3, #8]
 8005a06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a08:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0c:	f383 8810 	msr	PRIMASK, r3
}
 8005a10:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2220      	movs	r2, #32
 8005a16:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2280      	movs	r2, #128	; 0x80
 8005a22:	2120      	movs	r1, #32
 8005a24:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2274      	movs	r2, #116	; 0x74
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e010      	b.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	68ba      	ldr	r2, [r7, #8]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	425a      	negs	r2, r3
 8005a42:	4153      	adcs	r3, r2
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	001a      	movs	r2, r3
 8005a48:	1dfb      	adds	r3, r7, #7
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d100      	bne.n	8005a52 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005a50:	e74b      	b.n	80058ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	0018      	movs	r0, r3
 8005a56:	46bd      	mov	sp, r7
 8005a58:	b014      	add	sp, #80	; 0x50
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	fffffe5f 	.word	0xfffffe5f

08005a60 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a66:	f3ef 8305 	mrs	r3, IPSR
 8005a6a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d109      	bne.n	8005a86 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a72:	f3ef 8310 	mrs	r3, PRIMASK
 8005a76:	607b      	str	r3, [r7, #4]
  return(result);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <osKernelInitialize+0x2e>
 8005a7e:	4b0d      	ldr	r3, [pc, #52]	; (8005ab4 <osKernelInitialize+0x54>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d103      	bne.n	8005a8e <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8005a86:	2306      	movs	r3, #6
 8005a88:	425b      	negs	r3, r3
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	e00c      	b.n	8005aa8 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a8e:	4b09      	ldr	r3, [pc, #36]	; (8005ab4 <osKernelInitialize+0x54>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d105      	bne.n	8005aa2 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005a96:	4b07      	ldr	r3, [pc, #28]	; (8005ab4 <osKernelInitialize+0x54>)
 8005a98:	2201      	movs	r2, #1
 8005a9a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	60fb      	str	r3, [r7, #12]
 8005aa0:	e002      	b.n	8005aa8 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	425b      	negs	r3, r3
 8005aa6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
}
 8005aaa:	0018      	movs	r0, r3
 8005aac:	46bd      	mov	sp, r7
 8005aae:	b004      	add	sp, #16
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	46c0      	nop			; (mov r8, r8)
 8005ab4:	20000090 	.word	0x20000090

08005ab8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005abe:	f3ef 8305 	mrs	r3, IPSR
 8005ac2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d109      	bne.n	8005ade <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aca:	f3ef 8310 	mrs	r3, PRIMASK
 8005ace:	607b      	str	r3, [r7, #4]
  return(result);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d007      	beq.n	8005ae6 <osKernelStart+0x2e>
 8005ad6:	4b0e      	ldr	r3, [pc, #56]	; (8005b10 <osKernelStart+0x58>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d103      	bne.n	8005ae6 <osKernelStart+0x2e>
    stat = osErrorISR;
 8005ade:	2306      	movs	r3, #6
 8005ae0:	425b      	negs	r3, r3
 8005ae2:	60fb      	str	r3, [r7, #12]
 8005ae4:	e00e      	b.n	8005b04 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005ae6:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <osKernelStart+0x58>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d107      	bne.n	8005afe <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8005aee:	4b08      	ldr	r3, [pc, #32]	; (8005b10 <osKernelStart+0x58>)
 8005af0:	2202      	movs	r2, #2
 8005af2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005af4:	f000 ff7e 	bl	80069f4 <vTaskStartScheduler>
      stat = osOK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	60fb      	str	r3, [r7, #12]
 8005afc:	e002      	b.n	8005b04 <osKernelStart+0x4c>
    } else {
      stat = osError;
 8005afe:	2301      	movs	r3, #1
 8005b00:	425b      	negs	r3, r3
 8005b02:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005b04:	68fb      	ldr	r3, [r7, #12]
}
 8005b06:	0018      	movs	r0, r3
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	b004      	add	sp, #16
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	46c0      	nop			; (mov r8, r8)
 8005b10:	20000090 	.word	0x20000090

08005b14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005b14:	b5b0      	push	{r4, r5, r7, lr}
 8005b16:	b090      	sub	sp, #64	; 0x40
 8005b18:	af04      	add	r7, sp, #16
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005b20:	2300      	movs	r3, #0
 8005b22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b24:	f3ef 8305 	mrs	r3, IPSR
 8005b28:	61fb      	str	r3, [r7, #28]
  return(result);
 8005b2a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d000      	beq.n	8005b32 <osThreadNew+0x1e>
 8005b30:	e090      	b.n	8005c54 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b32:	f3ef 8310 	mrs	r3, PRIMASK
 8005b36:	61bb      	str	r3, [r7, #24]
  return(result);
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d004      	beq.n	8005b48 <osThreadNew+0x34>
 8005b3e:	4b48      	ldr	r3, [pc, #288]	; (8005c60 <osThreadNew+0x14c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d100      	bne.n	8005b48 <osThreadNew+0x34>
 8005b46:	e085      	b.n	8005c54 <osThreadNew+0x140>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d100      	bne.n	8005b50 <osThreadNew+0x3c>
 8005b4e:	e081      	b.n	8005c54 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8005b50:	2380      	movs	r3, #128	; 0x80
 8005b52:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005b54:	2318      	movs	r3, #24
 8005b56:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 8005b58:	2117      	movs	r1, #23
 8005b5a:	187b      	adds	r3, r7, r1
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8005b60:	187b      	adds	r3, r7, r1
 8005b62:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 8005b64:	2301      	movs	r3, #1
 8005b66:	425b      	negs	r3, r3
 8005b68:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d044      	beq.n	8005bfa <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <osThreadNew+0x6a>
        name = attr->name;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d002      	beq.n	8005b8c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d007      	beq.n	8005ba2 <osThreadNew+0x8e>
 8005b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b94:	2b38      	cmp	r3, #56	; 0x38
 8005b96:	d804      	bhi.n	8005ba2 <osThreadNew+0x8e>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	d001      	beq.n	8005ba6 <osThreadNew+0x92>
        return (NULL);
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	e057      	b.n	8005c56 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d003      	beq.n	8005bb6 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	089b      	lsrs	r3, r3, #2
 8005bb4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00e      	beq.n	8005bdc <osThreadNew+0xc8>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	2b5b      	cmp	r3, #91	; 0x5b
 8005bc4:	d90a      	bls.n	8005bdc <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d006      	beq.n	8005bdc <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d002      	beq.n	8005bdc <osThreadNew+0xc8>
        mem = 1;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	623b      	str	r3, [r7, #32]
 8005bda:	e010      	b.n	8005bfe <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10c      	bne.n	8005bfe <osThreadNew+0xea>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d108      	bne.n	8005bfe <osThreadNew+0xea>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <osThreadNew+0xea>
          mem = 0;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	623b      	str	r3, [r7, #32]
 8005bf8:	e001      	b.n	8005bfe <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005bfe:	6a3b      	ldr	r3, [r7, #32]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d112      	bne.n	8005c2a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c0c:	68bd      	ldr	r5, [r7, #8]
 8005c0e:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8005c10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	9302      	str	r3, [sp, #8]
 8005c16:	9201      	str	r2, [sp, #4]
 8005c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	002b      	movs	r3, r5
 8005c1e:	0022      	movs	r2, r4
 8005c20:	f000 fd49 	bl	80066b6 <xTaskCreateStatic>
 8005c24:	0003      	movs	r3, r0
 8005c26:	613b      	str	r3, [r7, #16]
 8005c28:	e014      	b.n	8005c54 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8005c2a:	6a3b      	ldr	r3, [r7, #32]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d111      	bne.n	8005c54 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68bc      	ldr	r4, [r7, #8]
 8005c36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	2310      	movs	r3, #16
 8005c3c:	18fb      	adds	r3, r7, r3
 8005c3e:	9301      	str	r3, [sp, #4]
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	0023      	movs	r3, r4
 8005c46:	f000 fd79 	bl	800673c <xTaskCreate>
 8005c4a:	0003      	movs	r3, r0
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d001      	beq.n	8005c54 <osThreadNew+0x140>
          hTask = NULL;
 8005c50:	2300      	movs	r3, #0
 8005c52:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005c54:	693b      	ldr	r3, [r7, #16]
}
 8005c56:	0018      	movs	r0, r3
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	b00c      	add	sp, #48	; 0x30
 8005c5c:	bdb0      	pop	{r4, r5, r7, pc}
 8005c5e:	46c0      	nop			; (mov r8, r8)
 8005c60:	20000090 	.word	0x20000090

08005c64 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c6c:	f3ef 8305 	mrs	r3, IPSR
 8005c70:	613b      	str	r3, [r7, #16]
  return(result);
 8005c72:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d109      	bne.n	8005c8c <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c78:	f3ef 8310 	mrs	r3, PRIMASK
 8005c7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d007      	beq.n	8005c94 <osDelay+0x30>
 8005c84:	4b0a      	ldr	r3, [pc, #40]	; (8005cb0 <osDelay+0x4c>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d103      	bne.n	8005c94 <osDelay+0x30>
    stat = osErrorISR;
 8005c8c:	2306      	movs	r3, #6
 8005c8e:	425b      	negs	r3, r3
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	e008      	b.n	8005ca6 <osDelay+0x42>
  }
  else {
    stat = osOK;
 8005c94:	2300      	movs	r3, #0
 8005c96:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <osDelay+0x42>
      vTaskDelay(ticks);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	f000 fe81 	bl	80069a8 <vTaskDelay>
    }
  }

  return (stat);
 8005ca6:	697b      	ldr	r3, [r7, #20]
}
 8005ca8:	0018      	movs	r0, r3
 8005caa:	46bd      	mov	sp, r7
 8005cac:	b006      	add	sp, #24
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	20000090 	.word	0x20000090

08005cb4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	60b9      	str	r1, [r7, #8]
 8005cbe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4a06      	ldr	r2, [pc, #24]	; (8005cdc <vApplicationGetIdleTaskMemory+0x28>)
 8005cc4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	4a05      	ldr	r2, [pc, #20]	; (8005ce0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005cca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2280      	movs	r2, #128	; 0x80
 8005cd0:	601a      	str	r2, [r3, #0]
}
 8005cd2:	46c0      	nop			; (mov r8, r8)
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	b004      	add	sp, #16
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	46c0      	nop			; (mov r8, r8)
 8005cdc:	20000094 	.word	0x20000094
 8005ce0:	200000f0 	.word	0x200000f0

08005ce4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4a06      	ldr	r2, [pc, #24]	; (8005d0c <vApplicationGetTimerTaskMemory+0x28>)
 8005cf4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	4a05      	ldr	r2, [pc, #20]	; (8005d10 <vApplicationGetTimerTaskMemory+0x2c>)
 8005cfa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2280      	movs	r2, #128	; 0x80
 8005d00:	0052      	lsls	r2, r2, #1
 8005d02:	601a      	str	r2, [r3, #0]
}
 8005d04:	46c0      	nop			; (mov r8, r8)
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b004      	add	sp, #16
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	200002f0 	.word	0x200002f0
 8005d10:	2000034c 	.word	0x2000034c

08005d14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	3308      	adds	r3, #8
 8005d20:	001a      	movs	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	4252      	negs	r2, r2
 8005d2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	3308      	adds	r3, #8
 8005d32:	001a      	movs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	3308      	adds	r3, #8
 8005d3c:	001a      	movs	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d48:	46c0      	nop			; (mov r8, r8)
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	b002      	add	sp, #8
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d5e:	46c0      	nop			; (mov r8, r8)
 8005d60:	46bd      	mov	sp, r7
 8005d62:	b002      	add	sp, #8
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b084      	sub	sp, #16
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
 8005d6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	689a      	ldr	r2, [r3, #8]
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	683a      	ldr	r2, [r7, #0]
 8005d90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	1c5a      	adds	r2, r3, #1
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	601a      	str	r2, [r3, #0]
}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	46bd      	mov	sp, r7
 8005da6:	b004      	add	sp, #16
 8005da8:	bd80      	pop	{r7, pc}

08005daa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	b084      	sub	sp, #16
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
 8005db2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	d103      	bne.n	8005dc8 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	60fb      	str	r3, [r7, #12]
 8005dc6:	e00c      	b.n	8005de2 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3308      	adds	r3, #8
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	e002      	b.n	8005dd6 <vListInsert+0x2c>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	60fb      	str	r3, [r7, #12]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d2f6      	bcs.n	8005dd0 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	601a      	str	r2, [r3, #0]
}
 8005e0e:	46c0      	nop			; (mov r8, r8)
 8005e10:	46bd      	mov	sp, r7
 8005e12:	b004      	add	sp, #16
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b084      	sub	sp, #16
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	6892      	ldr	r2, [r2, #8]
 8005e2c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6852      	ldr	r2, [r2, #4]
 8005e36:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d103      	bne.n	8005e4a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	1e5a      	subs	r2, r3, #1
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
}
 8005e5e:	0018      	movs	r0, r3
 8005e60:	46bd      	mov	sp, r7
 8005e62:	b004      	add	sp, #16
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b084      	sub	sp, #16
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <xQueueGenericReset+0x18>
 8005e7a:	b672      	cpsid	i
 8005e7c:	e7fe      	b.n	8005e7c <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8005e7e:	f001 fdcf 	bl	8007a20 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	434b      	muls	r3, r1
 8005e90:	18d2      	adds	r2, r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eac:	1e59      	subs	r1, r3, #1
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb2:	434b      	muls	r3, r1
 8005eb4:	18d2      	adds	r2, r2, r3
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2244      	movs	r2, #68	; 0x44
 8005ebe:	21ff      	movs	r1, #255	; 0xff
 8005ec0:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2245      	movs	r2, #69	; 0x45
 8005ec6:	21ff      	movs	r1, #255	; 0xff
 8005ec8:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d10d      	bne.n	8005eec <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d013      	beq.n	8005f00 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	3310      	adds	r3, #16
 8005edc:	0018      	movs	r0, r3
 8005ede:	f000 ffcd 	bl	8006e7c <xTaskRemoveFromEventList>
 8005ee2:	1e03      	subs	r3, r0, #0
 8005ee4:	d00c      	beq.n	8005f00 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ee6:	f001 fd8b 	bl	8007a00 <vPortYield>
 8005eea:	e009      	b.n	8005f00 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	3310      	adds	r3, #16
 8005ef0:	0018      	movs	r0, r3
 8005ef2:	f7ff ff0f 	bl	8005d14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	3324      	adds	r3, #36	; 0x24
 8005efa:	0018      	movs	r0, r3
 8005efc:	f7ff ff0a 	bl	8005d14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f00:	f001 fda0 	bl	8007a44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f04:	2301      	movs	r3, #1
}
 8005f06:	0018      	movs	r0, r3
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	b004      	add	sp, #16
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f0e:	b590      	push	{r4, r7, lr}
 8005f10:	b089      	sub	sp, #36	; 0x24
 8005f12:	af02      	add	r7, sp, #8
 8005f14:	60f8      	str	r0, [r7, #12]
 8005f16:	60b9      	str	r1, [r7, #8]
 8005f18:	607a      	str	r2, [r7, #4]
 8005f1a:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <xQueueGenericCreateStatic+0x18>
 8005f22:	b672      	cpsid	i
 8005f24:	e7fe      	b.n	8005f24 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <xQueueGenericCreateStatic+0x22>
 8005f2c:	b672      	cpsid	i
 8005f2e:	e7fe      	b.n	8005f2e <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <xQueueGenericCreateStatic+0x2e>
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d001      	beq.n	8005f40 <xQueueGenericCreateStatic+0x32>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e000      	b.n	8005f42 <xQueueGenericCreateStatic+0x34>
 8005f40:	2300      	movs	r3, #0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <xQueueGenericCreateStatic+0x3c>
 8005f46:	b672      	cpsid	i
 8005f48:	e7fe      	b.n	8005f48 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d102      	bne.n	8005f56 <xQueueGenericCreateStatic+0x48>
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <xQueueGenericCreateStatic+0x4c>
 8005f56:	2301      	movs	r3, #1
 8005f58:	e000      	b.n	8005f5c <xQueueGenericCreateStatic+0x4e>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <xQueueGenericCreateStatic+0x56>
 8005f60:	b672      	cpsid	i
 8005f62:	e7fe      	b.n	8005f62 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f64:	2350      	movs	r3, #80	; 0x50
 8005f66:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	2b50      	cmp	r3, #80	; 0x50
 8005f6c:	d001      	beq.n	8005f72 <xQueueGenericCreateStatic+0x64>
 8005f6e:	b672      	cpsid	i
 8005f70:	e7fe      	b.n	8005f70 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00e      	beq.n	8005f9a <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	2246      	movs	r2, #70	; 0x46
 8005f80:	2101      	movs	r1, #1
 8005f82:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f84:	2328      	movs	r3, #40	; 0x28
 8005f86:	18fb      	adds	r3, r7, r3
 8005f88:	781c      	ldrb	r4, [r3, #0]
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	68b9      	ldr	r1, [r7, #8]
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	0023      	movs	r3, r4
 8005f96:	f000 f805 	bl	8005fa4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005f9a:	697b      	ldr	r3, [r7, #20]
	}
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b007      	add	sp, #28
 8005fa2:	bd90      	pop	{r4, r7, pc}

08005fa4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
 8005fb0:	001a      	movs	r2, r3
 8005fb2:	1cfb      	adds	r3, r7, #3
 8005fb4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d103      	bne.n	8005fc4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	e002      	b.n	8005fca <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	2101      	movs	r1, #1
 8005fda:	0018      	movs	r0, r3
 8005fdc:	f7ff ff43 	bl	8005e66 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	1cfa      	adds	r2, r7, #3
 8005fe4:	214c      	movs	r1, #76	; 0x4c
 8005fe6:	7812      	ldrb	r2, [r2, #0]
 8005fe8:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005fea:	46c0      	nop			; (mov r8, r8)
 8005fec:	46bd      	mov	sp, r7
 8005fee:	b004      	add	sp, #16
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b08a      	sub	sp, #40	; 0x28
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	60f8      	str	r0, [r7, #12]
 8005ffa:	60b9      	str	r1, [r7, #8]
 8005ffc:	607a      	str	r2, [r7, #4]
 8005ffe:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006000:	2300      	movs	r3, #0
 8006002:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8006008:	6a3b      	ldr	r3, [r7, #32]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <xQueueGenericSend+0x20>
 800600e:	b672      	cpsid	i
 8006010:	e7fe      	b.n	8006010 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d103      	bne.n	8006020 <xQueueGenericSend+0x2e>
 8006018:	6a3b      	ldr	r3, [r7, #32]
 800601a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <xQueueGenericSend+0x32>
 8006020:	2301      	movs	r3, #1
 8006022:	e000      	b.n	8006026 <xQueueGenericSend+0x34>
 8006024:	2300      	movs	r3, #0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <xQueueGenericSend+0x3c>
 800602a:	b672      	cpsid	i
 800602c:	e7fe      	b.n	800602c <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b02      	cmp	r3, #2
 8006032:	d103      	bne.n	800603c <xQueueGenericSend+0x4a>
 8006034:	6a3b      	ldr	r3, [r7, #32]
 8006036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006038:	2b01      	cmp	r3, #1
 800603a:	d101      	bne.n	8006040 <xQueueGenericSend+0x4e>
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <xQueueGenericSend+0x50>
 8006040:	2300      	movs	r3, #0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <xQueueGenericSend+0x58>
 8006046:	b672      	cpsid	i
 8006048:	e7fe      	b.n	8006048 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800604a:	f001 f8af 	bl	80071ac <xTaskGetSchedulerState>
 800604e:	1e03      	subs	r3, r0, #0
 8006050:	d102      	bne.n	8006058 <xQueueGenericSend+0x66>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d101      	bne.n	800605c <xQueueGenericSend+0x6a>
 8006058:	2301      	movs	r3, #1
 800605a:	e000      	b.n	800605e <xQueueGenericSend+0x6c>
 800605c:	2300      	movs	r3, #0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d101      	bne.n	8006066 <xQueueGenericSend+0x74>
 8006062:	b672      	cpsid	i
 8006064:	e7fe      	b.n	8006064 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006066:	f001 fcdb 	bl	8007a20 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006072:	429a      	cmp	r2, r3
 8006074:	d302      	bcc.n	800607c <xQueueGenericSend+0x8a>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b02      	cmp	r3, #2
 800607a:	d11e      	bne.n	80060ba <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800607c:	683a      	ldr	r2, [r7, #0]
 800607e:	68b9      	ldr	r1, [r7, #8]
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	0018      	movs	r0, r3
 8006084:	f000 f99f 	bl	80063c6 <prvCopyDataToQueue>
 8006088:	0003      	movs	r3, r0
 800608a:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800608c:	6a3b      	ldr	r3, [r7, #32]
 800608e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006090:	2b00      	cmp	r3, #0
 8006092:	d009      	beq.n	80060a8 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006094:	6a3b      	ldr	r3, [r7, #32]
 8006096:	3324      	adds	r3, #36	; 0x24
 8006098:	0018      	movs	r0, r3
 800609a:	f000 feef 	bl	8006e7c <xTaskRemoveFromEventList>
 800609e:	1e03      	subs	r3, r0, #0
 80060a0:	d007      	beq.n	80060b2 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80060a2:	f001 fcad 	bl	8007a00 <vPortYield>
 80060a6:	e004      	b.n	80060b2 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80060ae:	f001 fca7 	bl	8007a00 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80060b2:	f001 fcc7 	bl	8007a44 <vPortExitCritical>
				return pdPASS;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e05b      	b.n	8006172 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d103      	bne.n	80060c8 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060c0:	f001 fcc0 	bl	8007a44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80060c4:	2300      	movs	r3, #0
 80060c6:	e054      	b.n	8006172 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d106      	bne.n	80060dc <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060ce:	2314      	movs	r3, #20
 80060d0:	18fb      	adds	r3, r7, r3
 80060d2:	0018      	movs	r0, r3
 80060d4:	f000 ff2e 	bl	8006f34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060d8:	2301      	movs	r3, #1
 80060da:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060dc:	f001 fcb2 	bl	8007a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060e0:	f000 fcdc 	bl	8006a9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060e4:	f001 fc9c 	bl	8007a20 <vPortEnterCritical>
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	2244      	movs	r2, #68	; 0x44
 80060ec:	5c9b      	ldrb	r3, [r3, r2]
 80060ee:	b25b      	sxtb	r3, r3
 80060f0:	3301      	adds	r3, #1
 80060f2:	d103      	bne.n	80060fc <xQueueGenericSend+0x10a>
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	2244      	movs	r2, #68	; 0x44
 80060f8:	2100      	movs	r1, #0
 80060fa:	5499      	strb	r1, [r3, r2]
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	2245      	movs	r2, #69	; 0x45
 8006100:	5c9b      	ldrb	r3, [r3, r2]
 8006102:	b25b      	sxtb	r3, r3
 8006104:	3301      	adds	r3, #1
 8006106:	d103      	bne.n	8006110 <xQueueGenericSend+0x11e>
 8006108:	6a3b      	ldr	r3, [r7, #32]
 800610a:	2245      	movs	r2, #69	; 0x45
 800610c:	2100      	movs	r1, #0
 800610e:	5499      	strb	r1, [r3, r2]
 8006110:	f001 fc98 	bl	8007a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006114:	1d3a      	adds	r2, r7, #4
 8006116:	2314      	movs	r3, #20
 8006118:	18fb      	adds	r3, r7, r3
 800611a:	0011      	movs	r1, r2
 800611c:	0018      	movs	r0, r3
 800611e:	f000 ff1d 	bl	8006f5c <xTaskCheckForTimeOut>
 8006122:	1e03      	subs	r3, r0, #0
 8006124:	d11e      	bne.n	8006164 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	0018      	movs	r0, r3
 800612a:	f000 fa51 	bl	80065d0 <prvIsQueueFull>
 800612e:	1e03      	subs	r3, r0, #0
 8006130:	d011      	beq.n	8006156 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006132:	6a3b      	ldr	r3, [r7, #32]
 8006134:	3310      	adds	r3, #16
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	0011      	movs	r1, r2
 800613a:	0018      	movs	r0, r3
 800613c:	f000 fe5a 	bl	8006df4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	0018      	movs	r0, r3
 8006144:	f000 f9d0 	bl	80064e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006148:	f000 fcb4 	bl	8006ab4 <xTaskResumeAll>
 800614c:	1e03      	subs	r3, r0, #0
 800614e:	d18a      	bne.n	8006066 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8006150:	f001 fc56 	bl	8007a00 <vPortYield>
 8006154:	e787      	b.n	8006066 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	0018      	movs	r0, r3
 800615a:	f000 f9c5 	bl	80064e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800615e:	f000 fca9 	bl	8006ab4 <xTaskResumeAll>
 8006162:	e780      	b.n	8006066 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006164:	6a3b      	ldr	r3, [r7, #32]
 8006166:	0018      	movs	r0, r3
 8006168:	f000 f9be 	bl	80064e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800616c:	f000 fca2 	bl	8006ab4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006170:	2300      	movs	r3, #0
		}
	}
}
 8006172:	0018      	movs	r0, r3
 8006174:	46bd      	mov	sp, r7
 8006176:	b00a      	add	sp, #40	; 0x28
 8006178:	bd80      	pop	{r7, pc}

0800617a <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800617a:	b590      	push	{r4, r7, lr}
 800617c:	b089      	sub	sp, #36	; 0x24
 800617e:	af00      	add	r7, sp, #0
 8006180:	60f8      	str	r0, [r7, #12]
 8006182:	60b9      	str	r1, [r7, #8]
 8006184:	607a      	str	r2, [r7, #4]
 8006186:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <xQueueGenericSendFromISR+0x1c>
 8006192:	b672      	cpsid	i
 8006194:	e7fe      	b.n	8006194 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d103      	bne.n	80061a4 <xQueueGenericSendFromISR+0x2a>
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <xQueueGenericSendFromISR+0x2e>
 80061a4:	2301      	movs	r3, #1
 80061a6:	e000      	b.n	80061aa <xQueueGenericSendFromISR+0x30>
 80061a8:	2300      	movs	r3, #0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <xQueueGenericSendFromISR+0x38>
 80061ae:	b672      	cpsid	i
 80061b0:	e7fe      	b.n	80061b0 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	d103      	bne.n	80061c0 <xQueueGenericSendFromISR+0x46>
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d101      	bne.n	80061c4 <xQueueGenericSendFromISR+0x4a>
 80061c0:	2301      	movs	r3, #1
 80061c2:	e000      	b.n	80061c6 <xQueueGenericSendFromISR+0x4c>
 80061c4:	2300      	movs	r3, #0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <xQueueGenericSendFromISR+0x54>
 80061ca:	b672      	cpsid	i
 80061cc:	e7fe      	b.n	80061cc <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061ce:	f001 fc51 	bl	8007a74 <ulSetInterruptMaskFromISR>
 80061d2:	0003      	movs	r3, r0
 80061d4:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061de:	429a      	cmp	r2, r3
 80061e0:	d302      	bcc.n	80061e8 <xQueueGenericSendFromISR+0x6e>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d12e      	bne.n	8006246 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061e8:	2413      	movs	r4, #19
 80061ea:	193b      	adds	r3, r7, r4
 80061ec:	69ba      	ldr	r2, [r7, #24]
 80061ee:	2145      	movs	r1, #69	; 0x45
 80061f0:	5c52      	ldrb	r2, [r2, r1]
 80061f2:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	0018      	movs	r0, r3
 80061fc:	f000 f8e3 	bl	80063c6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006200:	193b      	adds	r3, r7, r4
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	b25b      	sxtb	r3, r3
 8006206:	3301      	adds	r3, #1
 8006208:	d111      	bne.n	800622e <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620e:	2b00      	cmp	r3, #0
 8006210:	d016      	beq.n	8006240 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	3324      	adds	r3, #36	; 0x24
 8006216:	0018      	movs	r0, r3
 8006218:	f000 fe30 	bl	8006e7c <xTaskRemoveFromEventList>
 800621c:	1e03      	subs	r3, r0, #0
 800621e:	d00f      	beq.n	8006240 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00c      	beq.n	8006240 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	601a      	str	r2, [r3, #0]
 800622c:	e008      	b.n	8006240 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800622e:	2313      	movs	r3, #19
 8006230:	18fb      	adds	r3, r7, r3
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	3301      	adds	r3, #1
 8006236:	b2db      	uxtb	r3, r3
 8006238:	b259      	sxtb	r1, r3
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	2245      	movs	r2, #69	; 0x45
 800623e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8006240:	2301      	movs	r3, #1
 8006242:	61fb      	str	r3, [r7, #28]
		{
 8006244:	e001      	b.n	800624a <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006246:	2300      	movs	r3, #0
 8006248:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	0018      	movs	r0, r3
 800624e:	f001 fc17 	bl	8007a80 <vClearInterruptMaskFromISR>

	return xReturn;
 8006252:	69fb      	ldr	r3, [r7, #28]
}
 8006254:	0018      	movs	r0, r3
 8006256:	46bd      	mov	sp, r7
 8006258:	b009      	add	sp, #36	; 0x24
 800625a:	bd90      	pop	{r4, r7, pc}

0800625c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b08a      	sub	sp, #40	; 0x28
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006268:	2300      	movs	r3, #0
 800626a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006270:	6a3b      	ldr	r3, [r7, #32]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <xQueueReceive+0x1e>
 8006276:	b672      	cpsid	i
 8006278:	e7fe      	b.n	8006278 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d103      	bne.n	8006288 <xQueueReceive+0x2c>
 8006280:	6a3b      	ldr	r3, [r7, #32]
 8006282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <xQueueReceive+0x30>
 8006288:	2301      	movs	r3, #1
 800628a:	e000      	b.n	800628e <xQueueReceive+0x32>
 800628c:	2300      	movs	r3, #0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <xQueueReceive+0x3a>
 8006292:	b672      	cpsid	i
 8006294:	e7fe      	b.n	8006294 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006296:	f000 ff89 	bl	80071ac <xTaskGetSchedulerState>
 800629a:	1e03      	subs	r3, r0, #0
 800629c:	d102      	bne.n	80062a4 <xQueueReceive+0x48>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <xQueueReceive+0x4c>
 80062a4:	2301      	movs	r3, #1
 80062a6:	e000      	b.n	80062aa <xQueueReceive+0x4e>
 80062a8:	2300      	movs	r3, #0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <xQueueReceive+0x56>
 80062ae:	b672      	cpsid	i
 80062b0:	e7fe      	b.n	80062b0 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80062b2:	f001 fbb5 	bl	8007a20 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ba:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d01a      	beq.n	80062f8 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	0011      	movs	r1, r2
 80062c8:	0018      	movs	r0, r3
 80062ca:	f000 f8e7 	bl	800649c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	1e5a      	subs	r2, r3, #1
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d008      	beq.n	80062f0 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	3310      	adds	r3, #16
 80062e2:	0018      	movs	r0, r3
 80062e4:	f000 fdca 	bl	8006e7c <xTaskRemoveFromEventList>
 80062e8:	1e03      	subs	r3, r0, #0
 80062ea:	d001      	beq.n	80062f0 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80062ec:	f001 fb88 	bl	8007a00 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80062f0:	f001 fba8 	bl	8007a44 <vPortExitCritical>
				return pdPASS;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e062      	b.n	80063be <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d103      	bne.n	8006306 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062fe:	f001 fba1 	bl	8007a44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006302:	2300      	movs	r3, #0
 8006304:	e05b      	b.n	80063be <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006308:	2b00      	cmp	r3, #0
 800630a:	d106      	bne.n	800631a <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800630c:	2314      	movs	r3, #20
 800630e:	18fb      	adds	r3, r7, r3
 8006310:	0018      	movs	r0, r3
 8006312:	f000 fe0f 	bl	8006f34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006316:	2301      	movs	r3, #1
 8006318:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800631a:	f001 fb93 	bl	8007a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800631e:	f000 fbbd 	bl	8006a9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006322:	f001 fb7d 	bl	8007a20 <vPortEnterCritical>
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	2244      	movs	r2, #68	; 0x44
 800632a:	5c9b      	ldrb	r3, [r3, r2]
 800632c:	b25b      	sxtb	r3, r3
 800632e:	3301      	adds	r3, #1
 8006330:	d103      	bne.n	800633a <xQueueReceive+0xde>
 8006332:	6a3b      	ldr	r3, [r7, #32]
 8006334:	2244      	movs	r2, #68	; 0x44
 8006336:	2100      	movs	r1, #0
 8006338:	5499      	strb	r1, [r3, r2]
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	2245      	movs	r2, #69	; 0x45
 800633e:	5c9b      	ldrb	r3, [r3, r2]
 8006340:	b25b      	sxtb	r3, r3
 8006342:	3301      	adds	r3, #1
 8006344:	d103      	bne.n	800634e <xQueueReceive+0xf2>
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	2245      	movs	r2, #69	; 0x45
 800634a:	2100      	movs	r1, #0
 800634c:	5499      	strb	r1, [r3, r2]
 800634e:	f001 fb79 	bl	8007a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006352:	1d3a      	adds	r2, r7, #4
 8006354:	2314      	movs	r3, #20
 8006356:	18fb      	adds	r3, r7, r3
 8006358:	0011      	movs	r1, r2
 800635a:	0018      	movs	r0, r3
 800635c:	f000 fdfe 	bl	8006f5c <xTaskCheckForTimeOut>
 8006360:	1e03      	subs	r3, r0, #0
 8006362:	d11e      	bne.n	80063a2 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	0018      	movs	r0, r3
 8006368:	f000 f91c 	bl	80065a4 <prvIsQueueEmpty>
 800636c:	1e03      	subs	r3, r0, #0
 800636e:	d011      	beq.n	8006394 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	3324      	adds	r3, #36	; 0x24
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	0011      	movs	r1, r2
 8006378:	0018      	movs	r0, r3
 800637a:	f000 fd3b 	bl	8006df4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800637e:	6a3b      	ldr	r3, [r7, #32]
 8006380:	0018      	movs	r0, r3
 8006382:	f000 f8b1 	bl	80064e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006386:	f000 fb95 	bl	8006ab4 <xTaskResumeAll>
 800638a:	1e03      	subs	r3, r0, #0
 800638c:	d191      	bne.n	80062b2 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800638e:	f001 fb37 	bl	8007a00 <vPortYield>
 8006392:	e78e      	b.n	80062b2 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006394:	6a3b      	ldr	r3, [r7, #32]
 8006396:	0018      	movs	r0, r3
 8006398:	f000 f8a6 	bl	80064e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800639c:	f000 fb8a 	bl	8006ab4 <xTaskResumeAll>
 80063a0:	e787      	b.n	80062b2 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	0018      	movs	r0, r3
 80063a6:	f000 f89f 	bl	80064e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063aa:	f000 fb83 	bl	8006ab4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	0018      	movs	r0, r3
 80063b2:	f000 f8f7 	bl	80065a4 <prvIsQueueEmpty>
 80063b6:	1e03      	subs	r3, r0, #0
 80063b8:	d100      	bne.n	80063bc <xQueueReceive+0x160>
 80063ba:	e77a      	b.n	80062b2 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80063be:	0018      	movs	r0, r3
 80063c0:	46bd      	mov	sp, r7
 80063c2:	b00a      	add	sp, #40	; 0x28
 80063c4:	bd80      	pop	{r7, pc}

080063c6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80063c6:	b580      	push	{r7, lr}
 80063c8:	b086      	sub	sp, #24
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	60f8      	str	r0, [r7, #12]
 80063ce:	60b9      	str	r1, [r7, #8]
 80063d0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80063d2:	2300      	movs	r3, #0
 80063d4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063da:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10e      	bne.n	8006402 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d14e      	bne.n	800648a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	0018      	movs	r0, r3
 80063f2:	f000 fef7 	bl	80071e4 <xTaskPriorityDisinherit>
 80063f6:	0003      	movs	r3, r0
 80063f8:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	605a      	str	r2, [r3, #4]
 8006400:	e043      	b.n	800648a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d119      	bne.n	800643c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6898      	ldr	r0, [r3, #8]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	0019      	movs	r1, r3
 8006414:	f001 fda6 	bl	8007f64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006420:	18d2      	adds	r2, r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	689a      	ldr	r2, [r3, #8]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	429a      	cmp	r2, r3
 8006430:	d32b      	bcc.n	800648a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	609a      	str	r2, [r3, #8]
 800643a:	e026      	b.n	800648a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	68d8      	ldr	r0, [r3, #12]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	0019      	movs	r1, r3
 8006448:	f001 fd8c 	bl	8007f64 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68da      	ldr	r2, [r3, #12]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006454:	425b      	negs	r3, r3
 8006456:	18d2      	adds	r2, r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	68da      	ldr	r2, [r3, #12]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	429a      	cmp	r2, r3
 8006466:	d207      	bcs.n	8006478 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	685a      	ldr	r2, [r3, #4]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006470:	425b      	negs	r3, r3
 8006472:	18d2      	adds	r2, r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2b02      	cmp	r3, #2
 800647c:	d105      	bne.n	800648a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d002      	beq.n	800648a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	3b01      	subs	r3, #1
 8006488:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1c5a      	adds	r2, r3, #1
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006492:	697b      	ldr	r3, [r7, #20]
}
 8006494:	0018      	movs	r0, r3
 8006496:	46bd      	mov	sp, r7
 8006498:	b006      	add	sp, #24
 800649a:	bd80      	pop	{r7, pc}

0800649c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d018      	beq.n	80064e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	18d2      	adds	r2, r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	68da      	ldr	r2, [r3, #12]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d303      	bcc.n	80064d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68d9      	ldr	r1, [r3, #12]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	0018      	movs	r0, r3
 80064dc:	f001 fd42 	bl	8007f64 <memcpy>
	}
}
 80064e0:	46c0      	nop			; (mov r8, r8)
 80064e2:	46bd      	mov	sp, r7
 80064e4:	b002      	add	sp, #8
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80064f0:	f001 fa96 	bl	8007a20 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80064f4:	230f      	movs	r3, #15
 80064f6:	18fb      	adds	r3, r7, r3
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	2145      	movs	r1, #69	; 0x45
 80064fc:	5c52      	ldrb	r2, [r2, r1]
 80064fe:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006500:	e013      	b.n	800652a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006506:	2b00      	cmp	r3, #0
 8006508:	d016      	beq.n	8006538 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	3324      	adds	r3, #36	; 0x24
 800650e:	0018      	movs	r0, r3
 8006510:	f000 fcb4 	bl	8006e7c <xTaskRemoveFromEventList>
 8006514:	1e03      	subs	r3, r0, #0
 8006516:	d001      	beq.n	800651c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006518:	f000 fd70 	bl	8006ffc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800651c:	210f      	movs	r1, #15
 800651e:	187b      	adds	r3, r7, r1
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	3b01      	subs	r3, #1
 8006524:	b2da      	uxtb	r2, r3
 8006526:	187b      	adds	r3, r7, r1
 8006528:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800652a:	230f      	movs	r3, #15
 800652c:	18fb      	adds	r3, r7, r3
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	b25b      	sxtb	r3, r3
 8006532:	2b00      	cmp	r3, #0
 8006534:	dce5      	bgt.n	8006502 <prvUnlockQueue+0x1a>
 8006536:	e000      	b.n	800653a <prvUnlockQueue+0x52>
					break;
 8006538:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2245      	movs	r2, #69	; 0x45
 800653e:	21ff      	movs	r1, #255	; 0xff
 8006540:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006542:	f001 fa7f 	bl	8007a44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006546:	f001 fa6b 	bl	8007a20 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800654a:	230e      	movs	r3, #14
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	2144      	movs	r1, #68	; 0x44
 8006552:	5c52      	ldrb	r2, [r2, r1]
 8006554:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006556:	e013      	b.n	8006580 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	691b      	ldr	r3, [r3, #16]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d016      	beq.n	800658e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	3310      	adds	r3, #16
 8006564:	0018      	movs	r0, r3
 8006566:	f000 fc89 	bl	8006e7c <xTaskRemoveFromEventList>
 800656a:	1e03      	subs	r3, r0, #0
 800656c:	d001      	beq.n	8006572 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800656e:	f000 fd45 	bl	8006ffc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006572:	210e      	movs	r1, #14
 8006574:	187b      	adds	r3, r7, r1
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	3b01      	subs	r3, #1
 800657a:	b2da      	uxtb	r2, r3
 800657c:	187b      	adds	r3, r7, r1
 800657e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006580:	230e      	movs	r3, #14
 8006582:	18fb      	adds	r3, r7, r3
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	b25b      	sxtb	r3, r3
 8006588:	2b00      	cmp	r3, #0
 800658a:	dce5      	bgt.n	8006558 <prvUnlockQueue+0x70>
 800658c:	e000      	b.n	8006590 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800658e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2244      	movs	r2, #68	; 0x44
 8006594:	21ff      	movs	r1, #255	; 0xff
 8006596:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006598:	f001 fa54 	bl	8007a44 <vPortExitCritical>
}
 800659c:	46c0      	nop			; (mov r8, r8)
 800659e:	46bd      	mov	sp, r7
 80065a0:	b004      	add	sp, #16
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065ac:	f001 fa38 	bl	8007a20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d102      	bne.n	80065be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80065b8:	2301      	movs	r3, #1
 80065ba:	60fb      	str	r3, [r7, #12]
 80065bc:	e001      	b.n	80065c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80065be:	2300      	movs	r3, #0
 80065c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065c2:	f001 fa3f 	bl	8007a44 <vPortExitCritical>

	return xReturn;
 80065c6:	68fb      	ldr	r3, [r7, #12]
}
 80065c8:	0018      	movs	r0, r3
 80065ca:	46bd      	mov	sp, r7
 80065cc:	b004      	add	sp, #16
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065d8:	f001 fa22 	bl	8007a20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d102      	bne.n	80065ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80065e8:	2301      	movs	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]
 80065ec:	e001      	b.n	80065f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065f2:	f001 fa27 	bl	8007a44 <vPortExitCritical>

	return xReturn;
 80065f6:	68fb      	ldr	r3, [r7, #12]
}
 80065f8:	0018      	movs	r0, r3
 80065fa:	46bd      	mov	sp, r7
 80065fc:	b004      	add	sp, #16
 80065fe:	bd80      	pop	{r7, pc}

08006600 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800660a:	2300      	movs	r3, #0
 800660c:	60fb      	str	r3, [r7, #12]
 800660e:	e015      	b.n	800663c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006610:	4b0e      	ldr	r3, [pc, #56]	; (800664c <vQueueAddToRegistry+0x4c>)
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	00d2      	lsls	r2, r2, #3
 8006616:	58d3      	ldr	r3, [r2, r3]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10c      	bne.n	8006636 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800661c:	4b0b      	ldr	r3, [pc, #44]	; (800664c <vQueueAddToRegistry+0x4c>)
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	00d2      	lsls	r2, r2, #3
 8006622:	6839      	ldr	r1, [r7, #0]
 8006624:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006626:	4a09      	ldr	r2, [pc, #36]	; (800664c <vQueueAddToRegistry+0x4c>)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	00db      	lsls	r3, r3, #3
 800662c:	18d3      	adds	r3, r2, r3
 800662e:	3304      	adds	r3, #4
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006634:	e006      	b.n	8006644 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	3301      	adds	r3, #1
 800663a:	60fb      	str	r3, [r7, #12]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2b07      	cmp	r3, #7
 8006640:	d9e6      	bls.n	8006610 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006642:	46c0      	nop			; (mov r8, r8)
 8006644:	46c0      	nop			; (mov r8, r8)
 8006646:	46bd      	mov	sp, r7
 8006648:	b004      	add	sp, #16
 800664a:	bd80      	pop	{r7, pc}
 800664c:	20001850 	.word	0x20001850

08006650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006660:	f001 f9de 	bl	8007a20 <vPortEnterCritical>
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	2244      	movs	r2, #68	; 0x44
 8006668:	5c9b      	ldrb	r3, [r3, r2]
 800666a:	b25b      	sxtb	r3, r3
 800666c:	3301      	adds	r3, #1
 800666e:	d103      	bne.n	8006678 <vQueueWaitForMessageRestricted+0x28>
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	2244      	movs	r2, #68	; 0x44
 8006674:	2100      	movs	r1, #0
 8006676:	5499      	strb	r1, [r3, r2]
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	2245      	movs	r2, #69	; 0x45
 800667c:	5c9b      	ldrb	r3, [r3, r2]
 800667e:	b25b      	sxtb	r3, r3
 8006680:	3301      	adds	r3, #1
 8006682:	d103      	bne.n	800668c <vQueueWaitForMessageRestricted+0x3c>
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	2245      	movs	r2, #69	; 0x45
 8006688:	2100      	movs	r1, #0
 800668a:	5499      	strb	r1, [r3, r2]
 800668c:	f001 f9da 	bl	8007a44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006694:	2b00      	cmp	r3, #0
 8006696:	d106      	bne.n	80066a6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	3324      	adds	r3, #36	; 0x24
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	68b9      	ldr	r1, [r7, #8]
 80066a0:	0018      	movs	r0, r3
 80066a2:	f000 fbc5 	bl	8006e30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	0018      	movs	r0, r3
 80066aa:	f7ff ff1d 	bl	80064e8 <prvUnlockQueue>
	}
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	46bd      	mov	sp, r7
 80066b2:	b006      	add	sp, #24
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80066b6:	b590      	push	{r4, r7, lr}
 80066b8:	b08d      	sub	sp, #52	; 0x34
 80066ba:	af04      	add	r7, sp, #16
 80066bc:	60f8      	str	r0, [r7, #12]
 80066be:	60b9      	str	r1, [r7, #8]
 80066c0:	607a      	str	r2, [r7, #4]
 80066c2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80066c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d101      	bne.n	80066ce <xTaskCreateStatic+0x18>
 80066ca:	b672      	cpsid	i
 80066cc:	e7fe      	b.n	80066cc <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80066ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <xTaskCreateStatic+0x22>
 80066d4:	b672      	cpsid	i
 80066d6:	e7fe      	b.n	80066d6 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80066d8:	235c      	movs	r3, #92	; 0x5c
 80066da:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	2b5c      	cmp	r3, #92	; 0x5c
 80066e0:	d001      	beq.n	80066e6 <xTaskCreateStatic+0x30>
 80066e2:	b672      	cpsid	i
 80066e4:	e7fe      	b.n	80066e4 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d020      	beq.n	800672e <xTaskCreateStatic+0x78>
 80066ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d01d      	beq.n	800672e <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f4:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066fa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	2259      	movs	r2, #89	; 0x59
 8006700:	2102      	movs	r1, #2
 8006702:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006704:	683c      	ldr	r4, [r7, #0]
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	68b9      	ldr	r1, [r7, #8]
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	2300      	movs	r3, #0
 800670e:	9303      	str	r3, [sp, #12]
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	9302      	str	r3, [sp, #8]
 8006714:	2318      	movs	r3, #24
 8006716:	18fb      	adds	r3, r7, r3
 8006718:	9301      	str	r3, [sp, #4]
 800671a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	0023      	movs	r3, r4
 8006720:	f000 f858 	bl	80067d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	0018      	movs	r0, r3
 8006728:	f000 f8d6 	bl	80068d8 <prvAddNewTaskToReadyList>
 800672c:	e001      	b.n	8006732 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 800672e:	2300      	movs	r3, #0
 8006730:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006732:	69bb      	ldr	r3, [r7, #24]
	}
 8006734:	0018      	movs	r0, r3
 8006736:	46bd      	mov	sp, r7
 8006738:	b009      	add	sp, #36	; 0x24
 800673a:	bd90      	pop	{r4, r7, pc}

0800673c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800673c:	b590      	push	{r4, r7, lr}
 800673e:	b08d      	sub	sp, #52	; 0x34
 8006740:	af04      	add	r7, sp, #16
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	603b      	str	r3, [r7, #0]
 8006748:	1dbb      	adds	r3, r7, #6
 800674a:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800674c:	1dbb      	adds	r3, r7, #6
 800674e:	881b      	ldrh	r3, [r3, #0]
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	0018      	movs	r0, r3
 8006754:	f001 f9fc 	bl	8007b50 <pvPortMalloc>
 8006758:	0003      	movs	r3, r0
 800675a:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d010      	beq.n	8006784 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006762:	205c      	movs	r0, #92	; 0x5c
 8006764:	f001 f9f4 	bl	8007b50 <pvPortMalloc>
 8006768:	0003      	movs	r3, r0
 800676a:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	631a      	str	r2, [r3, #48]	; 0x30
 8006778:	e006      	b.n	8006788 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	0018      	movs	r0, r3
 800677e:	f001 fa8d 	bl	8007c9c <vPortFree>
 8006782:	e001      	b.n	8006788 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006784:	2300      	movs	r3, #0
 8006786:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d01a      	beq.n	80067c4 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	2259      	movs	r2, #89	; 0x59
 8006792:	2100      	movs	r1, #0
 8006794:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006796:	1dbb      	adds	r3, r7, #6
 8006798:	881a      	ldrh	r2, [r3, #0]
 800679a:	683c      	ldr	r4, [r7, #0]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	2300      	movs	r3, #0
 80067a2:	9303      	str	r3, [sp, #12]
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	9302      	str	r3, [sp, #8]
 80067a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067aa:	9301      	str	r3, [sp, #4]
 80067ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ae:	9300      	str	r3, [sp, #0]
 80067b0:	0023      	movs	r3, r4
 80067b2:	f000 f80f 	bl	80067d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	0018      	movs	r0, r3
 80067ba:	f000 f88d 	bl	80068d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80067be:	2301      	movs	r3, #1
 80067c0:	61bb      	str	r3, [r7, #24]
 80067c2:	e002      	b.n	80067ca <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067c4:	2301      	movs	r3, #1
 80067c6:	425b      	negs	r3, r3
 80067c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80067ca:	69bb      	ldr	r3, [r7, #24]
	}
 80067cc:	0018      	movs	r0, r3
 80067ce:	46bd      	mov	sp, r7
 80067d0:	b009      	add	sp, #36	; 0x24
 80067d2:	bd90      	pop	{r4, r7, pc}

080067d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80067e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	001a      	movs	r2, r3
 80067ec:	21a5      	movs	r1, #165	; 0xa5
 80067ee:	f001 fbc2 	bl	8007f76 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80067f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4936      	ldr	r1, [pc, #216]	; (80068d4 <prvInitialiseNewTask+0x100>)
 80067fa:	468c      	mov	ip, r1
 80067fc:	4463      	add	r3, ip
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	18d3      	adds	r3, r2, r3
 8006802:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	2207      	movs	r2, #7
 8006808:	4393      	bics	r3, r2
 800680a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	2207      	movs	r2, #7
 8006810:	4013      	ands	r3, r2
 8006812:	d001      	beq.n	8006818 <prvInitialiseNewTask+0x44>
 8006814:	b672      	cpsid	i
 8006816:	e7fe      	b.n	8006816 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006818:	2300      	movs	r3, #0
 800681a:	617b      	str	r3, [r7, #20]
 800681c:	e013      	b.n	8006846 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800681e:	68ba      	ldr	r2, [r7, #8]
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	18d3      	adds	r3, r2, r3
 8006824:	7818      	ldrb	r0, [r3, #0]
 8006826:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006828:	2134      	movs	r1, #52	; 0x34
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	18d3      	adds	r3, r2, r3
 800682e:	185b      	adds	r3, r3, r1
 8006830:	1c02      	adds	r2, r0, #0
 8006832:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	18d3      	adds	r3, r2, r3
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d006      	beq.n	800684e <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	3301      	adds	r3, #1
 8006844:	617b      	str	r3, [r7, #20]
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2b0f      	cmp	r3, #15
 800684a:	d9e8      	bls.n	800681e <prvInitialiseNewTask+0x4a>
 800684c:	e000      	b.n	8006850 <prvInitialiseNewTask+0x7c>
		{
			break;
 800684e:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006852:	2243      	movs	r2, #67	; 0x43
 8006854:	2100      	movs	r1, #0
 8006856:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	2b37      	cmp	r3, #55	; 0x37
 800685c:	d901      	bls.n	8006862 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800685e:	2337      	movs	r3, #55	; 0x37
 8006860:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006864:	6a3a      	ldr	r2, [r7, #32]
 8006866:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686a:	6a3a      	ldr	r2, [r7, #32]
 800686c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800686e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006870:	2200      	movs	r2, #0
 8006872:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006876:	3304      	adds	r3, #4
 8006878:	0018      	movs	r0, r3
 800687a:	f7ff fa69 	bl	8005d50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800687e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006880:	3318      	adds	r3, #24
 8006882:	0018      	movs	r0, r3
 8006884:	f7ff fa64 	bl	8005d50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800688c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800688e:	6a3b      	ldr	r3, [r7, #32]
 8006890:	2238      	movs	r2, #56	; 0x38
 8006892:	1ad2      	subs	r2, r2, r3
 8006894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006896:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800689c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800689e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a0:	2200      	movs	r2, #0
 80068a2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80068a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a6:	2258      	movs	r2, #88	; 0x58
 80068a8:	2100      	movs	r1, #0
 80068aa:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	68f9      	ldr	r1, [r7, #12]
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	0018      	movs	r0, r3
 80068b4:	f001 f816 	bl	80078e4 <pxPortInitialiseStack>
 80068b8:	0002      	movs	r2, r0
 80068ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068bc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80068be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80068c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068ca:	46c0      	nop			; (mov r8, r8)
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b006      	add	sp, #24
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	46c0      	nop			; (mov r8, r8)
 80068d4:	3fffffff 	.word	0x3fffffff

080068d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068e0:	f001 f89e 	bl	8007a20 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068e4:	4b2a      	ldr	r3, [pc, #168]	; (8006990 <prvAddNewTaskToReadyList+0xb8>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	1c5a      	adds	r2, r3, #1
 80068ea:	4b29      	ldr	r3, [pc, #164]	; (8006990 <prvAddNewTaskToReadyList+0xb8>)
 80068ec:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80068ee:	4b29      	ldr	r3, [pc, #164]	; (8006994 <prvAddNewTaskToReadyList+0xbc>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d109      	bne.n	800690a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068f6:	4b27      	ldr	r3, [pc, #156]	; (8006994 <prvAddNewTaskToReadyList+0xbc>)
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80068fc:	4b24      	ldr	r3, [pc, #144]	; (8006990 <prvAddNewTaskToReadyList+0xb8>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d110      	bne.n	8006926 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006904:	f000 fb94 	bl	8007030 <prvInitialiseTaskLists>
 8006908:	e00d      	b.n	8006926 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800690a:	4b23      	ldr	r3, [pc, #140]	; (8006998 <prvAddNewTaskToReadyList+0xc0>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d109      	bne.n	8006926 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006912:	4b20      	ldr	r3, [pc, #128]	; (8006994 <prvAddNewTaskToReadyList+0xbc>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691c:	429a      	cmp	r2, r3
 800691e:	d802      	bhi.n	8006926 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006920:	4b1c      	ldr	r3, [pc, #112]	; (8006994 <prvAddNewTaskToReadyList+0xbc>)
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006926:	4b1d      	ldr	r3, [pc, #116]	; (800699c <prvAddNewTaskToReadyList+0xc4>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	1c5a      	adds	r2, r3, #1
 800692c:	4b1b      	ldr	r3, [pc, #108]	; (800699c <prvAddNewTaskToReadyList+0xc4>)
 800692e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006930:	4b1a      	ldr	r3, [pc, #104]	; (800699c <prvAddNewTaskToReadyList+0xc4>)
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800693c:	4b18      	ldr	r3, [pc, #96]	; (80069a0 <prvAddNewTaskToReadyList+0xc8>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d903      	bls.n	800694c <prvAddNewTaskToReadyList+0x74>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006948:	4b15      	ldr	r3, [pc, #84]	; (80069a0 <prvAddNewTaskToReadyList+0xc8>)
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006950:	0013      	movs	r3, r2
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	189b      	adds	r3, r3, r2
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4a12      	ldr	r2, [pc, #72]	; (80069a4 <prvAddNewTaskToReadyList+0xcc>)
 800695a:	189a      	adds	r2, r3, r2
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	3304      	adds	r3, #4
 8006960:	0019      	movs	r1, r3
 8006962:	0010      	movs	r0, r2
 8006964:	f7ff f9ff 	bl	8005d66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006968:	f001 f86c 	bl	8007a44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800696c:	4b0a      	ldr	r3, [pc, #40]	; (8006998 <prvAddNewTaskToReadyList+0xc0>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d008      	beq.n	8006986 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006974:	4b07      	ldr	r3, [pc, #28]	; (8006994 <prvAddNewTaskToReadyList+0xbc>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697e:	429a      	cmp	r2, r3
 8006980:	d201      	bcs.n	8006986 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006982:	f001 f83d 	bl	8007a00 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006986:	46c0      	nop			; (mov r8, r8)
 8006988:	46bd      	mov	sp, r7
 800698a:	b002      	add	sp, #8
 800698c:	bd80      	pop	{r7, pc}
 800698e:	46c0      	nop			; (mov r8, r8)
 8006990:	20000c20 	.word	0x20000c20
 8006994:	2000074c 	.word	0x2000074c
 8006998:	20000c2c 	.word	0x20000c2c
 800699c:	20000c3c 	.word	0x20000c3c
 80069a0:	20000c28 	.word	0x20000c28
 80069a4:	20000750 	.word	0x20000750

080069a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80069b0:	2300      	movs	r3, #0
 80069b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d010      	beq.n	80069dc <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80069ba:	4b0d      	ldr	r3, [pc, #52]	; (80069f0 <vTaskDelay+0x48>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <vTaskDelay+0x1e>
 80069c2:	b672      	cpsid	i
 80069c4:	e7fe      	b.n	80069c4 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80069c6:	f000 f869 	bl	8006a9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2100      	movs	r1, #0
 80069ce:	0018      	movs	r0, r3
 80069d0:	f000 fc64 	bl	800729c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80069d4:	f000 f86e 	bl	8006ab4 <xTaskResumeAll>
 80069d8:	0003      	movs	r3, r0
 80069da:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 80069e2:	f001 f80d 	bl	8007a00 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069e6:	46c0      	nop			; (mov r8, r8)
 80069e8:	46bd      	mov	sp, r7
 80069ea:	b004      	add	sp, #16
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	46c0      	nop			; (mov r8, r8)
 80069f0:	20000c48 	.word	0x20000c48

080069f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80069f4:	b590      	push	{r4, r7, lr}
 80069f6:	b089      	sub	sp, #36	; 0x24
 80069f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a02:	003a      	movs	r2, r7
 8006a04:	1d39      	adds	r1, r7, #4
 8006a06:	2308      	movs	r3, #8
 8006a08:	18fb      	adds	r3, r7, r3
 8006a0a:	0018      	movs	r0, r3
 8006a0c:	f7ff f952 	bl	8005cb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a10:	683c      	ldr	r4, [r7, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	491b      	ldr	r1, [pc, #108]	; (8006a84 <vTaskStartScheduler+0x90>)
 8006a18:	481b      	ldr	r0, [pc, #108]	; (8006a88 <vTaskStartScheduler+0x94>)
 8006a1a:	9202      	str	r2, [sp, #8]
 8006a1c:	9301      	str	r3, [sp, #4]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	2300      	movs	r3, #0
 8006a24:	0022      	movs	r2, r4
 8006a26:	f7ff fe46 	bl	80066b6 <xTaskCreateStatic>
 8006a2a:	0002      	movs	r2, r0
 8006a2c:	4b17      	ldr	r3, [pc, #92]	; (8006a8c <vTaskStartScheduler+0x98>)
 8006a2e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a30:	4b16      	ldr	r3, [pc, #88]	; (8006a8c <vTaskStartScheduler+0x98>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d002      	beq.n	8006a3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	e001      	b.n	8006a42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d103      	bne.n	8006a50 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8006a48:	f000 fc7c 	bl	8007344 <xTimerCreateTimerTask>
 8006a4c:	0003      	movs	r3, r0
 8006a4e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d10d      	bne.n	8006a72 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006a56:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a58:	4b0d      	ldr	r3, [pc, #52]	; (8006a90 <vTaskStartScheduler+0x9c>)
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	4252      	negs	r2, r2
 8006a5e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a60:	4b0c      	ldr	r3, [pc, #48]	; (8006a94 <vTaskStartScheduler+0xa0>)
 8006a62:	2201      	movs	r2, #1
 8006a64:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006a66:	4b0c      	ldr	r3, [pc, #48]	; (8006a98 <vTaskStartScheduler+0xa4>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a6c:	f000 ffa4 	bl	80079b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a70:	e004      	b.n	8006a7c <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	3301      	adds	r3, #1
 8006a76:	d101      	bne.n	8006a7c <vTaskStartScheduler+0x88>
 8006a78:	b672      	cpsid	i
 8006a7a:	e7fe      	b.n	8006a7a <vTaskStartScheduler+0x86>
}
 8006a7c:	46c0      	nop			; (mov r8, r8)
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	b005      	add	sp, #20
 8006a82:	bd90      	pop	{r4, r7, pc}
 8006a84:	08008a1c 	.word	0x08008a1c
 8006a88:	08007011 	.word	0x08007011
 8006a8c:	20000c44 	.word	0x20000c44
 8006a90:	20000c40 	.word	0x20000c40
 8006a94:	20000c2c 	.word	0x20000c2c
 8006a98:	20000c24 	.word	0x20000c24

08006a9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006aa0:	4b03      	ldr	r3, [pc, #12]	; (8006ab0 <vTaskSuspendAll+0x14>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	4b02      	ldr	r3, [pc, #8]	; (8006ab0 <vTaskSuspendAll+0x14>)
 8006aa8:	601a      	str	r2, [r3, #0]
}
 8006aaa:	46c0      	nop			; (mov r8, r8)
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	20000c48 	.word	0x20000c48

08006ab4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006aba:	2300      	movs	r3, #0
 8006abc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ac2:	4b3a      	ldr	r3, [pc, #232]	; (8006bac <xTaskResumeAll+0xf8>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <xTaskResumeAll+0x1a>
 8006aca:	b672      	cpsid	i
 8006acc:	e7fe      	b.n	8006acc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ace:	f000 ffa7 	bl	8007a20 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ad2:	4b36      	ldr	r3, [pc, #216]	; (8006bac <xTaskResumeAll+0xf8>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	1e5a      	subs	r2, r3, #1
 8006ad8:	4b34      	ldr	r3, [pc, #208]	; (8006bac <xTaskResumeAll+0xf8>)
 8006ada:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006adc:	4b33      	ldr	r3, [pc, #204]	; (8006bac <xTaskResumeAll+0xf8>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d15b      	bne.n	8006b9c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ae4:	4b32      	ldr	r3, [pc, #200]	; (8006bb0 <xTaskResumeAll+0xfc>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d057      	beq.n	8006b9c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006aec:	e02f      	b.n	8006b4e <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006aee:	4b31      	ldr	r3, [pc, #196]	; (8006bb4 <xTaskResumeAll+0x100>)
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3318      	adds	r3, #24
 8006afa:	0018      	movs	r0, r3
 8006afc:	f7ff f98b 	bl	8005e16 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	3304      	adds	r3, #4
 8006b04:	0018      	movs	r0, r3
 8006b06:	f7ff f986 	bl	8005e16 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0e:	4b2a      	ldr	r3, [pc, #168]	; (8006bb8 <xTaskResumeAll+0x104>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d903      	bls.n	8006b1e <xTaskResumeAll+0x6a>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b1a:	4b27      	ldr	r3, [pc, #156]	; (8006bb8 <xTaskResumeAll+0x104>)
 8006b1c:	601a      	str	r2, [r3, #0]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b22:	0013      	movs	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	189b      	adds	r3, r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4a24      	ldr	r2, [pc, #144]	; (8006bbc <xTaskResumeAll+0x108>)
 8006b2c:	189a      	adds	r2, r3, r2
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	3304      	adds	r3, #4
 8006b32:	0019      	movs	r1, r3
 8006b34:	0010      	movs	r0, r2
 8006b36:	f7ff f916 	bl	8005d66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b3e:	4b20      	ldr	r3, [pc, #128]	; (8006bc0 <xTaskResumeAll+0x10c>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d302      	bcc.n	8006b4e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8006b48:	4b1e      	ldr	r3, [pc, #120]	; (8006bc4 <xTaskResumeAll+0x110>)
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b4e:	4b19      	ldr	r3, [pc, #100]	; (8006bb4 <xTaskResumeAll+0x100>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1cb      	bne.n	8006aee <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006b5c:	f000 fb02 	bl	8007164 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006b60:	4b19      	ldr	r3, [pc, #100]	; (8006bc8 <xTaskResumeAll+0x114>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00f      	beq.n	8006b8c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006b6c:	f000 f83c 	bl	8006be8 <xTaskIncrementTick>
 8006b70:	1e03      	subs	r3, r0, #0
 8006b72:	d002      	beq.n	8006b7a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8006b74:	4b13      	ldr	r3, [pc, #76]	; (8006bc4 <xTaskResumeAll+0x110>)
 8006b76:	2201      	movs	r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d1f2      	bne.n	8006b6c <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8006b86:	4b10      	ldr	r3, [pc, #64]	; (8006bc8 <xTaskResumeAll+0x114>)
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b8c:	4b0d      	ldr	r3, [pc, #52]	; (8006bc4 <xTaskResumeAll+0x110>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d003      	beq.n	8006b9c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b94:	2301      	movs	r3, #1
 8006b96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b98:	f000 ff32 	bl	8007a00 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b9c:	f000 ff52 	bl	8007a44 <vPortExitCritical>

	return xAlreadyYielded;
 8006ba0:	68bb      	ldr	r3, [r7, #8]
}
 8006ba2:	0018      	movs	r0, r3
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	b004      	add	sp, #16
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	46c0      	nop			; (mov r8, r8)
 8006bac:	20000c48 	.word	0x20000c48
 8006bb0:	20000c20 	.word	0x20000c20
 8006bb4:	20000be0 	.word	0x20000be0
 8006bb8:	20000c28 	.word	0x20000c28
 8006bbc:	20000750 	.word	0x20000750
 8006bc0:	2000074c 	.word	0x2000074c
 8006bc4:	20000c34 	.word	0x20000c34
 8006bc8:	20000c30 	.word	0x20000c30

08006bcc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006bd2:	4b04      	ldr	r3, [pc, #16]	; (8006be4 <xTaskGetTickCount+0x18>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006bd8:	687b      	ldr	r3, [r7, #4]
}
 8006bda:	0018      	movs	r0, r3
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	b002      	add	sp, #8
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	46c0      	nop			; (mov r8, r8)
 8006be4:	20000c24 	.word	0x20000c24

08006be8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bf2:	4b4c      	ldr	r3, [pc, #304]	; (8006d24 <xTaskIncrementTick+0x13c>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d000      	beq.n	8006bfc <xTaskIncrementTick+0x14>
 8006bfa:	e083      	b.n	8006d04 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006bfc:	4b4a      	ldr	r3, [pc, #296]	; (8006d28 <xTaskIncrementTick+0x140>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3301      	adds	r3, #1
 8006c02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c04:	4b48      	ldr	r3, [pc, #288]	; (8006d28 <xTaskIncrementTick+0x140>)
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d117      	bne.n	8006c40 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c10:	4b46      	ldr	r3, [pc, #280]	; (8006d2c <xTaskIncrementTick+0x144>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d001      	beq.n	8006c1e <xTaskIncrementTick+0x36>
 8006c1a:	b672      	cpsid	i
 8006c1c:	e7fe      	b.n	8006c1c <xTaskIncrementTick+0x34>
 8006c1e:	4b43      	ldr	r3, [pc, #268]	; (8006d2c <xTaskIncrementTick+0x144>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	4b42      	ldr	r3, [pc, #264]	; (8006d30 <xTaskIncrementTick+0x148>)
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	4b40      	ldr	r3, [pc, #256]	; (8006d2c <xTaskIncrementTick+0x144>)
 8006c2a:	601a      	str	r2, [r3, #0]
 8006c2c:	4b40      	ldr	r3, [pc, #256]	; (8006d30 <xTaskIncrementTick+0x148>)
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	4b40      	ldr	r3, [pc, #256]	; (8006d34 <xTaskIncrementTick+0x14c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	4b3e      	ldr	r3, [pc, #248]	; (8006d34 <xTaskIncrementTick+0x14c>)
 8006c3a:	601a      	str	r2, [r3, #0]
 8006c3c:	f000 fa92 	bl	8007164 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006c40:	4b3d      	ldr	r3, [pc, #244]	; (8006d38 <xTaskIncrementTick+0x150>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d34e      	bcc.n	8006ce8 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c4a:	4b38      	ldr	r3, [pc, #224]	; (8006d2c <xTaskIncrementTick+0x144>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <xTaskIncrementTick+0x70>
 8006c54:	2301      	movs	r3, #1
 8006c56:	e000      	b.n	8006c5a <xTaskIncrementTick+0x72>
 8006c58:	2300      	movs	r3, #0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d004      	beq.n	8006c68 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c5e:	4b36      	ldr	r3, [pc, #216]	; (8006d38 <xTaskIncrementTick+0x150>)
 8006c60:	2201      	movs	r2, #1
 8006c62:	4252      	negs	r2, r2
 8006c64:	601a      	str	r2, [r3, #0]
					break;
 8006c66:	e03f      	b.n	8006ce8 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006c68:	4b30      	ldr	r3, [pc, #192]	; (8006d2c <xTaskIncrementTick+0x144>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d203      	bcs.n	8006c88 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006c80:	4b2d      	ldr	r3, [pc, #180]	; (8006d38 <xTaskIncrementTick+0x150>)
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	601a      	str	r2, [r3, #0]
						break;
 8006c86:	e02f      	b.n	8006ce8 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	0018      	movs	r0, r3
 8006c8e:	f7ff f8c2 	bl	8005e16 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d004      	beq.n	8006ca4 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	3318      	adds	r3, #24
 8006c9e:	0018      	movs	r0, r3
 8006ca0:	f7ff f8b9 	bl	8005e16 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ca8:	4b24      	ldr	r3, [pc, #144]	; (8006d3c <xTaskIncrementTick+0x154>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d903      	bls.n	8006cb8 <xTaskIncrementTick+0xd0>
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cb4:	4b21      	ldr	r3, [pc, #132]	; (8006d3c <xTaskIncrementTick+0x154>)
 8006cb6:	601a      	str	r2, [r3, #0]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cbc:	0013      	movs	r3, r2
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	189b      	adds	r3, r3, r2
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4a1e      	ldr	r2, [pc, #120]	; (8006d40 <xTaskIncrementTick+0x158>)
 8006cc6:	189a      	adds	r2, r3, r2
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	3304      	adds	r3, #4
 8006ccc:	0019      	movs	r1, r3
 8006cce:	0010      	movs	r0, r2
 8006cd0:	f7ff f849 	bl	8005d66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd8:	4b1a      	ldr	r3, [pc, #104]	; (8006d44 <xTaskIncrementTick+0x15c>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d3b3      	bcc.n	8006c4a <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ce6:	e7b0      	b.n	8006c4a <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ce8:	4b16      	ldr	r3, [pc, #88]	; (8006d44 <xTaskIncrementTick+0x15c>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cee:	4914      	ldr	r1, [pc, #80]	; (8006d40 <xTaskIncrementTick+0x158>)
 8006cf0:	0013      	movs	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	189b      	adds	r3, r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	585b      	ldr	r3, [r3, r1]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d907      	bls.n	8006d0e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	617b      	str	r3, [r7, #20]
 8006d02:	e004      	b.n	8006d0e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006d04:	4b10      	ldr	r3, [pc, #64]	; (8006d48 <xTaskIncrementTick+0x160>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <xTaskIncrementTick+0x160>)
 8006d0c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006d0e:	4b0f      	ldr	r3, [pc, #60]	; (8006d4c <xTaskIncrementTick+0x164>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d001      	beq.n	8006d1a <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8006d16:	2301      	movs	r3, #1
 8006d18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006d1a:	697b      	ldr	r3, [r7, #20]
}
 8006d1c:	0018      	movs	r0, r3
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	b006      	add	sp, #24
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	20000c48 	.word	0x20000c48
 8006d28:	20000c24 	.word	0x20000c24
 8006d2c:	20000bd8 	.word	0x20000bd8
 8006d30:	20000bdc 	.word	0x20000bdc
 8006d34:	20000c38 	.word	0x20000c38
 8006d38:	20000c40 	.word	0x20000c40
 8006d3c:	20000c28 	.word	0x20000c28
 8006d40:	20000750 	.word	0x20000750
 8006d44:	2000074c 	.word	0x2000074c
 8006d48:	20000c30 	.word	0x20000c30
 8006d4c:	20000c34 	.word	0x20000c34

08006d50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006d56:	4b22      	ldr	r3, [pc, #136]	; (8006de0 <vTaskSwitchContext+0x90>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d003      	beq.n	8006d66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006d5e:	4b21      	ldr	r3, [pc, #132]	; (8006de4 <vTaskSwitchContext+0x94>)
 8006d60:	2201      	movs	r2, #1
 8006d62:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006d64:	e037      	b.n	8006dd6 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8006d66:	4b1f      	ldr	r3, [pc, #124]	; (8006de4 <vTaskSwitchContext+0x94>)
 8006d68:	2200      	movs	r2, #0
 8006d6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006d6c:	4b1e      	ldr	r3, [pc, #120]	; (8006de8 <vTaskSwitchContext+0x98>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	607b      	str	r3, [r7, #4]
 8006d72:	e007      	b.n	8006d84 <vTaskSwitchContext+0x34>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <vTaskSwitchContext+0x2e>
 8006d7a:	b672      	cpsid	i
 8006d7c:	e7fe      	b.n	8006d7c <vTaskSwitchContext+0x2c>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	3b01      	subs	r3, #1
 8006d82:	607b      	str	r3, [r7, #4]
 8006d84:	4919      	ldr	r1, [pc, #100]	; (8006dec <vTaskSwitchContext+0x9c>)
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	0013      	movs	r3, r2
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	189b      	adds	r3, r3, r2
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	585b      	ldr	r3, [r3, r1]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0ee      	beq.n	8006d74 <vTaskSwitchContext+0x24>
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	0013      	movs	r3, r2
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	189b      	adds	r3, r3, r2
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4a12      	ldr	r2, [pc, #72]	; (8006dec <vTaskSwitchContext+0x9c>)
 8006da2:	189b      	adds	r3, r3, r2
 8006da4:	603b      	str	r3, [r7, #0]
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	605a      	str	r2, [r3, #4]
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	685a      	ldr	r2, [r3, #4]
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	3308      	adds	r3, #8
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d104      	bne.n	8006dc6 <vTaskSwitchContext+0x76>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	605a      	str	r2, [r3, #4]
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	4b08      	ldr	r3, [pc, #32]	; (8006df0 <vTaskSwitchContext+0xa0>)
 8006dce:	601a      	str	r2, [r3, #0]
 8006dd0:	4b05      	ldr	r3, [pc, #20]	; (8006de8 <vTaskSwitchContext+0x98>)
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	601a      	str	r2, [r3, #0]
}
 8006dd6:	46c0      	nop			; (mov r8, r8)
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	b002      	add	sp, #8
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	46c0      	nop			; (mov r8, r8)
 8006de0:	20000c48 	.word	0x20000c48
 8006de4:	20000c34 	.word	0x20000c34
 8006de8:	20000c28 	.word	0x20000c28
 8006dec:	20000750 	.word	0x20000750
 8006df0:	2000074c 	.word	0x2000074c

08006df4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <vTaskPlaceOnEventList+0x14>
 8006e04:	b672      	cpsid	i
 8006e06:	e7fe      	b.n	8006e06 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e08:	4b08      	ldr	r3, [pc, #32]	; (8006e2c <vTaskPlaceOnEventList+0x38>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	3318      	adds	r3, #24
 8006e0e:	001a      	movs	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	0011      	movs	r1, r2
 8006e14:	0018      	movs	r0, r3
 8006e16:	f7fe ffc8 	bl	8005daa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2101      	movs	r1, #1
 8006e1e:	0018      	movs	r0, r3
 8006e20:	f000 fa3c 	bl	800729c <prvAddCurrentTaskToDelayedList>
}
 8006e24:	46c0      	nop			; (mov r8, r8)
 8006e26:	46bd      	mov	sp, r7
 8006e28:	b002      	add	sp, #8
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	2000074c 	.word	0x2000074c

08006e30 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <vTaskPlaceOnEventListRestricted+0x16>
 8006e42:	b672      	cpsid	i
 8006e44:	e7fe      	b.n	8006e44 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e46:	4b0c      	ldr	r3, [pc, #48]	; (8006e78 <vTaskPlaceOnEventListRestricted+0x48>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	3318      	adds	r3, #24
 8006e4c:	001a      	movs	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	0011      	movs	r1, r2
 8006e52:	0018      	movs	r0, r3
 8006e54:	f7fe ff87 	bl	8005d66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d002      	beq.n	8006e64 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	425b      	negs	r3, r3
 8006e62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	0011      	movs	r1, r2
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	f000 fa16 	bl	800729c <prvAddCurrentTaskToDelayedList>
	}
 8006e70:	46c0      	nop			; (mov r8, r8)
 8006e72:	46bd      	mov	sp, r7
 8006e74:	b004      	add	sp, #16
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	2000074c 	.word	0x2000074c

08006e7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <xTaskRemoveFromEventList+0x1a>
 8006e92:	b672      	cpsid	i
 8006e94:	e7fe      	b.n	8006e94 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	3318      	adds	r3, #24
 8006e9a:	0018      	movs	r0, r3
 8006e9c:	f7fe ffbb 	bl	8005e16 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ea0:	4b1e      	ldr	r3, [pc, #120]	; (8006f1c <xTaskRemoveFromEventList+0xa0>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d11d      	bne.n	8006ee4 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	0018      	movs	r0, r3
 8006eae:	f7fe ffb2 	bl	8005e16 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb6:	4b1a      	ldr	r3, [pc, #104]	; (8006f20 <xTaskRemoveFromEventList+0xa4>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d903      	bls.n	8006ec6 <xTaskRemoveFromEventList+0x4a>
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec2:	4b17      	ldr	r3, [pc, #92]	; (8006f20 <xTaskRemoveFromEventList+0xa4>)
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eca:	0013      	movs	r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	189b      	adds	r3, r3, r2
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	4a14      	ldr	r2, [pc, #80]	; (8006f24 <xTaskRemoveFromEventList+0xa8>)
 8006ed4:	189a      	adds	r2, r3, r2
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	3304      	adds	r3, #4
 8006eda:	0019      	movs	r1, r3
 8006edc:	0010      	movs	r0, r2
 8006ede:	f7fe ff42 	bl	8005d66 <vListInsertEnd>
 8006ee2:	e007      	b.n	8006ef4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	3318      	adds	r3, #24
 8006ee8:	001a      	movs	r2, r3
 8006eea:	4b0f      	ldr	r3, [pc, #60]	; (8006f28 <xTaskRemoveFromEventList+0xac>)
 8006eec:	0011      	movs	r1, r2
 8006eee:	0018      	movs	r0, r3
 8006ef0:	f7fe ff39 	bl	8005d66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ef8:	4b0c      	ldr	r3, [pc, #48]	; (8006f2c <xTaskRemoveFromEventList+0xb0>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d905      	bls.n	8006f0e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f02:	2301      	movs	r3, #1
 8006f04:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f06:	4b0a      	ldr	r3, [pc, #40]	; (8006f30 <xTaskRemoveFromEventList+0xb4>)
 8006f08:	2201      	movs	r2, #1
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	e001      	b.n	8006f12 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006f12:	68fb      	ldr	r3, [r7, #12]
}
 8006f14:	0018      	movs	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	b004      	add	sp, #16
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	20000c48 	.word	0x20000c48
 8006f20:	20000c28 	.word	0x20000c28
 8006f24:	20000750 	.word	0x20000750
 8006f28:	20000be0 	.word	0x20000be0
 8006f2c:	2000074c 	.word	0x2000074c
 8006f30:	20000c34 	.word	0x20000c34

08006f34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006f3c:	4b05      	ldr	r3, [pc, #20]	; (8006f54 <vTaskInternalSetTimeOutState+0x20>)
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006f44:	4b04      	ldr	r3, [pc, #16]	; (8006f58 <vTaskInternalSetTimeOutState+0x24>)
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	605a      	str	r2, [r3, #4]
}
 8006f4c:	46c0      	nop			; (mov r8, r8)
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	b002      	add	sp, #8
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	20000c38 	.word	0x20000c38
 8006f58:	20000c24 	.word	0x20000c24

08006f5c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b086      	sub	sp, #24
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d101      	bne.n	8006f70 <xTaskCheckForTimeOut+0x14>
 8006f6c:	b672      	cpsid	i
 8006f6e:	e7fe      	b.n	8006f6e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <xTaskCheckForTimeOut+0x1e>
 8006f76:	b672      	cpsid	i
 8006f78:	e7fe      	b.n	8006f78 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8006f7a:	f000 fd51 	bl	8007a20 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006f7e:	4b1d      	ldr	r3, [pc, #116]	; (8006ff4 <xTaskCheckForTimeOut+0x98>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3301      	adds	r3, #1
 8006f94:	d102      	bne.n	8006f9c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f96:	2300      	movs	r3, #0
 8006f98:	617b      	str	r3, [r7, #20]
 8006f9a:	e024      	b.n	8006fe6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	4b15      	ldr	r3, [pc, #84]	; (8006ff8 <xTaskCheckForTimeOut+0x9c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d007      	beq.n	8006fb8 <xTaskCheckForTimeOut+0x5c>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d302      	bcc.n	8006fb8 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	e016      	b.n	8006fe6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d20c      	bcs.n	8006fdc <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	1ad2      	subs	r2, r2, r3
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	0018      	movs	r0, r3
 8006fd2:	f7ff ffaf 	bl	8006f34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	e004      	b.n	8006fe6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006fe6:	f000 fd2d 	bl	8007a44 <vPortExitCritical>

	return xReturn;
 8006fea:	697b      	ldr	r3, [r7, #20]
}
 8006fec:	0018      	movs	r0, r3
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	b006      	add	sp, #24
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20000c24 	.word	0x20000c24
 8006ff8:	20000c38 	.word	0x20000c38

08006ffc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007000:	4b02      	ldr	r3, [pc, #8]	; (800700c <vTaskMissedYield+0x10>)
 8007002:	2201      	movs	r2, #1
 8007004:	601a      	str	r2, [r3, #0]
}
 8007006:	46c0      	nop			; (mov r8, r8)
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}
 800700c:	20000c34 	.word	0x20000c34

08007010 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007018:	f000 f84e 	bl	80070b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800701c:	4b03      	ldr	r3, [pc, #12]	; (800702c <prvIdleTask+0x1c>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d9f9      	bls.n	8007018 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007024:	f000 fcec 	bl	8007a00 <vPortYield>
		prvCheckTasksWaitingTermination();
 8007028:	e7f6      	b.n	8007018 <prvIdleTask+0x8>
 800702a:	46c0      	nop			; (mov r8, r8)
 800702c:	20000750 	.word	0x20000750

08007030 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007036:	2300      	movs	r3, #0
 8007038:	607b      	str	r3, [r7, #4]
 800703a:	e00c      	b.n	8007056 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	0013      	movs	r3, r2
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	189b      	adds	r3, r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	4a14      	ldr	r2, [pc, #80]	; (8007098 <prvInitialiseTaskLists+0x68>)
 8007048:	189b      	adds	r3, r3, r2
 800704a:	0018      	movs	r0, r3
 800704c:	f7fe fe62 	bl	8005d14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	3301      	adds	r3, #1
 8007054:	607b      	str	r3, [r7, #4]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2b37      	cmp	r3, #55	; 0x37
 800705a:	d9ef      	bls.n	800703c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800705c:	4b0f      	ldr	r3, [pc, #60]	; (800709c <prvInitialiseTaskLists+0x6c>)
 800705e:	0018      	movs	r0, r3
 8007060:	f7fe fe58 	bl	8005d14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007064:	4b0e      	ldr	r3, [pc, #56]	; (80070a0 <prvInitialiseTaskLists+0x70>)
 8007066:	0018      	movs	r0, r3
 8007068:	f7fe fe54 	bl	8005d14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800706c:	4b0d      	ldr	r3, [pc, #52]	; (80070a4 <prvInitialiseTaskLists+0x74>)
 800706e:	0018      	movs	r0, r3
 8007070:	f7fe fe50 	bl	8005d14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007074:	4b0c      	ldr	r3, [pc, #48]	; (80070a8 <prvInitialiseTaskLists+0x78>)
 8007076:	0018      	movs	r0, r3
 8007078:	f7fe fe4c 	bl	8005d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800707c:	4b0b      	ldr	r3, [pc, #44]	; (80070ac <prvInitialiseTaskLists+0x7c>)
 800707e:	0018      	movs	r0, r3
 8007080:	f7fe fe48 	bl	8005d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007084:	4b0a      	ldr	r3, [pc, #40]	; (80070b0 <prvInitialiseTaskLists+0x80>)
 8007086:	4a05      	ldr	r2, [pc, #20]	; (800709c <prvInitialiseTaskLists+0x6c>)
 8007088:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800708a:	4b0a      	ldr	r3, [pc, #40]	; (80070b4 <prvInitialiseTaskLists+0x84>)
 800708c:	4a04      	ldr	r2, [pc, #16]	; (80070a0 <prvInitialiseTaskLists+0x70>)
 800708e:	601a      	str	r2, [r3, #0]
}
 8007090:	46c0      	nop			; (mov r8, r8)
 8007092:	46bd      	mov	sp, r7
 8007094:	b002      	add	sp, #8
 8007096:	bd80      	pop	{r7, pc}
 8007098:	20000750 	.word	0x20000750
 800709c:	20000bb0 	.word	0x20000bb0
 80070a0:	20000bc4 	.word	0x20000bc4
 80070a4:	20000be0 	.word	0x20000be0
 80070a8:	20000bf4 	.word	0x20000bf4
 80070ac:	20000c0c 	.word	0x20000c0c
 80070b0:	20000bd8 	.word	0x20000bd8
 80070b4:	20000bdc 	.word	0x20000bdc

080070b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070be:	e01a      	b.n	80070f6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80070c0:	f000 fcae 	bl	8007a20 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80070c4:	4b10      	ldr	r3, [pc, #64]	; (8007108 <prvCheckTasksWaitingTermination+0x50>)
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	3304      	adds	r3, #4
 80070d0:	0018      	movs	r0, r3
 80070d2:	f7fe fea0 	bl	8005e16 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070d6:	4b0d      	ldr	r3, [pc, #52]	; (800710c <prvCheckTasksWaitingTermination+0x54>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	1e5a      	subs	r2, r3, #1
 80070dc:	4b0b      	ldr	r3, [pc, #44]	; (800710c <prvCheckTasksWaitingTermination+0x54>)
 80070de:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070e0:	4b0b      	ldr	r3, [pc, #44]	; (8007110 <prvCheckTasksWaitingTermination+0x58>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	1e5a      	subs	r2, r3, #1
 80070e6:	4b0a      	ldr	r3, [pc, #40]	; (8007110 <prvCheckTasksWaitingTermination+0x58>)
 80070e8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80070ea:	f000 fcab 	bl	8007a44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	0018      	movs	r0, r3
 80070f2:	f000 f80f 	bl	8007114 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070f6:	4b06      	ldr	r3, [pc, #24]	; (8007110 <prvCheckTasksWaitingTermination+0x58>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1e0      	bne.n	80070c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80070fe:	46c0      	nop			; (mov r8, r8)
 8007100:	46c0      	nop			; (mov r8, r8)
 8007102:	46bd      	mov	sp, r7
 8007104:	b002      	add	sp, #8
 8007106:	bd80      	pop	{r7, pc}
 8007108:	20000bf4 	.word	0x20000bf4
 800710c:	20000c20 	.word	0x20000c20
 8007110:	20000c08 	.word	0x20000c08

08007114 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2259      	movs	r2, #89	; 0x59
 8007120:	5c9b      	ldrb	r3, [r3, r2]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d109      	bne.n	800713a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712a:	0018      	movs	r0, r3
 800712c:	f000 fdb6 	bl	8007c9c <vPortFree>
				vPortFree( pxTCB );
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	0018      	movs	r0, r3
 8007134:	f000 fdb2 	bl	8007c9c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007138:	e010      	b.n	800715c <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2259      	movs	r2, #89	; 0x59
 800713e:	5c9b      	ldrb	r3, [r3, r2]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d104      	bne.n	800714e <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	0018      	movs	r0, r3
 8007148:	f000 fda8 	bl	8007c9c <vPortFree>
	}
 800714c:	e006      	b.n	800715c <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2259      	movs	r2, #89	; 0x59
 8007152:	5c9b      	ldrb	r3, [r3, r2]
 8007154:	2b02      	cmp	r3, #2
 8007156:	d001      	beq.n	800715c <prvDeleteTCB+0x48>
 8007158:	b672      	cpsid	i
 800715a:	e7fe      	b.n	800715a <prvDeleteTCB+0x46>
	}
 800715c:	46c0      	nop			; (mov r8, r8)
 800715e:	46bd      	mov	sp, r7
 8007160:	b002      	add	sp, #8
 8007162:	bd80      	pop	{r7, pc}

08007164 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800716a:	4b0e      	ldr	r3, [pc, #56]	; (80071a4 <prvResetNextTaskUnblockTime+0x40>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d101      	bne.n	8007178 <prvResetNextTaskUnblockTime+0x14>
 8007174:	2301      	movs	r3, #1
 8007176:	e000      	b.n	800717a <prvResetNextTaskUnblockTime+0x16>
 8007178:	2300      	movs	r3, #0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d004      	beq.n	8007188 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800717e:	4b0a      	ldr	r3, [pc, #40]	; (80071a8 <prvResetNextTaskUnblockTime+0x44>)
 8007180:	2201      	movs	r2, #1
 8007182:	4252      	negs	r2, r2
 8007184:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007186:	e008      	b.n	800719a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007188:	4b06      	ldr	r3, [pc, #24]	; (80071a4 <prvResetNextTaskUnblockTime+0x40>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	4b04      	ldr	r3, [pc, #16]	; (80071a8 <prvResetNextTaskUnblockTime+0x44>)
 8007198:	601a      	str	r2, [r3, #0]
}
 800719a:	46c0      	nop			; (mov r8, r8)
 800719c:	46bd      	mov	sp, r7
 800719e:	b002      	add	sp, #8
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	46c0      	nop			; (mov r8, r8)
 80071a4:	20000bd8 	.word	0x20000bd8
 80071a8:	20000c40 	.word	0x20000c40

080071ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80071b2:	4b0a      	ldr	r3, [pc, #40]	; (80071dc <xTaskGetSchedulerState+0x30>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d102      	bne.n	80071c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80071ba:	2301      	movs	r3, #1
 80071bc:	607b      	str	r3, [r7, #4]
 80071be:	e008      	b.n	80071d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071c0:	4b07      	ldr	r3, [pc, #28]	; (80071e0 <xTaskGetSchedulerState+0x34>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d102      	bne.n	80071ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071c8:	2302      	movs	r3, #2
 80071ca:	607b      	str	r3, [r7, #4]
 80071cc:	e001      	b.n	80071d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071ce:	2300      	movs	r3, #0
 80071d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80071d2:	687b      	ldr	r3, [r7, #4]
	}
 80071d4:	0018      	movs	r0, r3
 80071d6:	46bd      	mov	sp, r7
 80071d8:	b002      	add	sp, #8
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	20000c2c 	.word	0x20000c2c
 80071e0:	20000c48 	.word	0x20000c48

080071e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80071f0:	2300      	movs	r3, #0
 80071f2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d044      	beq.n	8007284 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80071fa:	4b25      	ldr	r3, [pc, #148]	; (8007290 <xTaskPriorityDisinherit+0xac>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68ba      	ldr	r2, [r7, #8]
 8007200:	429a      	cmp	r2, r3
 8007202:	d001      	beq.n	8007208 <xTaskPriorityDisinherit+0x24>
 8007204:	b672      	cpsid	i
 8007206:	e7fe      	b.n	8007206 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800720c:	2b00      	cmp	r3, #0
 800720e:	d101      	bne.n	8007214 <xTaskPriorityDisinherit+0x30>
 8007210:	b672      	cpsid	i
 8007212:	e7fe      	b.n	8007212 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007218:	1e5a      	subs	r2, r3, #1
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007226:	429a      	cmp	r2, r3
 8007228:	d02c      	beq.n	8007284 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800722e:	2b00      	cmp	r3, #0
 8007230:	d128      	bne.n	8007284 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	3304      	adds	r3, #4
 8007236:	0018      	movs	r0, r3
 8007238:	f7fe fded 	bl	8005e16 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007248:	2238      	movs	r2, #56	; 0x38
 800724a:	1ad2      	subs	r2, r2, r3
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007254:	4b0f      	ldr	r3, [pc, #60]	; (8007294 <xTaskPriorityDisinherit+0xb0>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	429a      	cmp	r2, r3
 800725a:	d903      	bls.n	8007264 <xTaskPriorityDisinherit+0x80>
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007260:	4b0c      	ldr	r3, [pc, #48]	; (8007294 <xTaskPriorityDisinherit+0xb0>)
 8007262:	601a      	str	r2, [r3, #0]
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007268:	0013      	movs	r3, r2
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	189b      	adds	r3, r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	4a09      	ldr	r2, [pc, #36]	; (8007298 <xTaskPriorityDisinherit+0xb4>)
 8007272:	189a      	adds	r2, r3, r2
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	3304      	adds	r3, #4
 8007278:	0019      	movs	r1, r3
 800727a:	0010      	movs	r0, r2
 800727c:	f7fe fd73 	bl	8005d66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007280:	2301      	movs	r3, #1
 8007282:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007284:	68fb      	ldr	r3, [r7, #12]
	}
 8007286:	0018      	movs	r0, r3
 8007288:	46bd      	mov	sp, r7
 800728a:	b004      	add	sp, #16
 800728c:	bd80      	pop	{r7, pc}
 800728e:	46c0      	nop			; (mov r8, r8)
 8007290:	2000074c 	.word	0x2000074c
 8007294:	20000c28 	.word	0x20000c28
 8007298:	20000750 	.word	0x20000750

0800729c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80072a6:	4b21      	ldr	r3, [pc, #132]	; (800732c <prvAddCurrentTaskToDelayedList+0x90>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072ac:	4b20      	ldr	r3, [pc, #128]	; (8007330 <prvAddCurrentTaskToDelayedList+0x94>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	3304      	adds	r3, #4
 80072b2:	0018      	movs	r0, r3
 80072b4:	f7fe fdaf 	bl	8005e16 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	3301      	adds	r3, #1
 80072bc:	d10b      	bne.n	80072d6 <prvAddCurrentTaskToDelayedList+0x3a>
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d008      	beq.n	80072d6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072c4:	4b1a      	ldr	r3, [pc, #104]	; (8007330 <prvAddCurrentTaskToDelayedList+0x94>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	1d1a      	adds	r2, r3, #4
 80072ca:	4b1a      	ldr	r3, [pc, #104]	; (8007334 <prvAddCurrentTaskToDelayedList+0x98>)
 80072cc:	0011      	movs	r1, r2
 80072ce:	0018      	movs	r0, r3
 80072d0:	f7fe fd49 	bl	8005d66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80072d4:	e026      	b.n	8007324 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	18d3      	adds	r3, r2, r3
 80072dc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80072de:	4b14      	ldr	r3, [pc, #80]	; (8007330 <prvAddCurrentTaskToDelayedList+0x94>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d209      	bcs.n	8007302 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072ee:	4b12      	ldr	r3, [pc, #72]	; (8007338 <prvAddCurrentTaskToDelayedList+0x9c>)
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	4b0f      	ldr	r3, [pc, #60]	; (8007330 <prvAddCurrentTaskToDelayedList+0x94>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3304      	adds	r3, #4
 80072f8:	0019      	movs	r1, r3
 80072fa:	0010      	movs	r0, r2
 80072fc:	f7fe fd55 	bl	8005daa <vListInsert>
}
 8007300:	e010      	b.n	8007324 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007302:	4b0e      	ldr	r3, [pc, #56]	; (800733c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	4b0a      	ldr	r3, [pc, #40]	; (8007330 <prvAddCurrentTaskToDelayedList+0x94>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3304      	adds	r3, #4
 800730c:	0019      	movs	r1, r3
 800730e:	0010      	movs	r0, r2
 8007310:	f7fe fd4b 	bl	8005daa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007314:	4b0a      	ldr	r3, [pc, #40]	; (8007340 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	429a      	cmp	r2, r3
 800731c:	d202      	bcs.n	8007324 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800731e:	4b08      	ldr	r3, [pc, #32]	; (8007340 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	601a      	str	r2, [r3, #0]
}
 8007324:	46c0      	nop			; (mov r8, r8)
 8007326:	46bd      	mov	sp, r7
 8007328:	b004      	add	sp, #16
 800732a:	bd80      	pop	{r7, pc}
 800732c:	20000c24 	.word	0x20000c24
 8007330:	2000074c 	.word	0x2000074c
 8007334:	20000c0c 	.word	0x20000c0c
 8007338:	20000bdc 	.word	0x20000bdc
 800733c:	20000bd8 	.word	0x20000bd8
 8007340:	20000c40 	.word	0x20000c40

08007344 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007344:	b590      	push	{r4, r7, lr}
 8007346:	b089      	sub	sp, #36	; 0x24
 8007348:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800734e:	f000 fa87 	bl	8007860 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007352:	4b17      	ldr	r3, [pc, #92]	; (80073b0 <xTimerCreateTimerTask+0x6c>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d020      	beq.n	800739c <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800735a:	2300      	movs	r3, #0
 800735c:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800735e:	2300      	movs	r3, #0
 8007360:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007362:	003a      	movs	r2, r7
 8007364:	1d39      	adds	r1, r7, #4
 8007366:	2308      	movs	r3, #8
 8007368:	18fb      	adds	r3, r7, r3
 800736a:	0018      	movs	r0, r3
 800736c:	f7fe fcba 	bl	8005ce4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007370:	683c      	ldr	r4, [r7, #0]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	490f      	ldr	r1, [pc, #60]	; (80073b4 <xTimerCreateTimerTask+0x70>)
 8007378:	480f      	ldr	r0, [pc, #60]	; (80073b8 <xTimerCreateTimerTask+0x74>)
 800737a:	9202      	str	r2, [sp, #8]
 800737c:	9301      	str	r3, [sp, #4]
 800737e:	2302      	movs	r3, #2
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	2300      	movs	r3, #0
 8007384:	0022      	movs	r2, r4
 8007386:	f7ff f996 	bl	80066b6 <xTaskCreateStatic>
 800738a:	0002      	movs	r2, r0
 800738c:	4b0b      	ldr	r3, [pc, #44]	; (80073bc <xTimerCreateTimerTask+0x78>)
 800738e:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007390:	4b0a      	ldr	r3, [pc, #40]	; (80073bc <xTimerCreateTimerTask+0x78>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8007398:	2301      	movs	r3, #1
 800739a:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d101      	bne.n	80073a6 <xTimerCreateTimerTask+0x62>
 80073a2:	b672      	cpsid	i
 80073a4:	e7fe      	b.n	80073a4 <xTimerCreateTimerTask+0x60>
	return xReturn;
 80073a6:	68fb      	ldr	r3, [r7, #12]
}
 80073a8:	0018      	movs	r0, r3
 80073aa:	46bd      	mov	sp, r7
 80073ac:	b005      	add	sp, #20
 80073ae:	bd90      	pop	{r4, r7, pc}
 80073b0:	20000c7c 	.word	0x20000c7c
 80073b4:	08008a24 	.word	0x08008a24
 80073b8:	080074c5 	.word	0x080074c5
 80073bc:	20000c80 	.word	0x20000c80

080073c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80073c0:	b590      	push	{r4, r7, lr}
 80073c2:	b08b      	sub	sp, #44	; 0x2c
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
 80073cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80073ce:	2300      	movs	r3, #0
 80073d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d101      	bne.n	80073dc <xTimerGenericCommand+0x1c>
 80073d8:	b672      	cpsid	i
 80073da:	e7fe      	b.n	80073da <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80073dc:	4b1c      	ldr	r3, [pc, #112]	; (8007450 <xTimerGenericCommand+0x90>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d030      	beq.n	8007446 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80073e4:	2414      	movs	r4, #20
 80073e6:	193b      	adds	r3, r7, r4
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80073ec:	193b      	adds	r3, r7, r4
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80073f2:	193b      	adds	r3, r7, r4
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	2b05      	cmp	r3, #5
 80073fc:	dc19      	bgt.n	8007432 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80073fe:	f7ff fed5 	bl	80071ac <xTaskGetSchedulerState>
 8007402:	0003      	movs	r3, r0
 8007404:	2b02      	cmp	r3, #2
 8007406:	d109      	bne.n	800741c <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007408:	4b11      	ldr	r3, [pc, #68]	; (8007450 <xTimerGenericCommand+0x90>)
 800740a:	6818      	ldr	r0, [r3, #0]
 800740c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800740e:	1939      	adds	r1, r7, r4
 8007410:	2300      	movs	r3, #0
 8007412:	f7fe fdee 	bl	8005ff2 <xQueueGenericSend>
 8007416:	0003      	movs	r3, r0
 8007418:	627b      	str	r3, [r7, #36]	; 0x24
 800741a:	e014      	b.n	8007446 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800741c:	4b0c      	ldr	r3, [pc, #48]	; (8007450 <xTimerGenericCommand+0x90>)
 800741e:	6818      	ldr	r0, [r3, #0]
 8007420:	2314      	movs	r3, #20
 8007422:	18f9      	adds	r1, r7, r3
 8007424:	2300      	movs	r3, #0
 8007426:	2200      	movs	r2, #0
 8007428:	f7fe fde3 	bl	8005ff2 <xQueueGenericSend>
 800742c:	0003      	movs	r3, r0
 800742e:	627b      	str	r3, [r7, #36]	; 0x24
 8007430:	e009      	b.n	8007446 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007432:	4b07      	ldr	r3, [pc, #28]	; (8007450 <xTimerGenericCommand+0x90>)
 8007434:	6818      	ldr	r0, [r3, #0]
 8007436:	683a      	ldr	r2, [r7, #0]
 8007438:	2314      	movs	r3, #20
 800743a:	18f9      	adds	r1, r7, r3
 800743c:	2300      	movs	r3, #0
 800743e:	f7fe fe9c 	bl	800617a <xQueueGenericSendFromISR>
 8007442:	0003      	movs	r3, r0
 8007444:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007448:	0018      	movs	r0, r3
 800744a:	46bd      	mov	sp, r7
 800744c:	b00b      	add	sp, #44	; 0x2c
 800744e:	bd90      	pop	{r4, r7, pc}
 8007450:	20000c7c 	.word	0x20000c7c

08007454 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af02      	add	r7, sp, #8
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800745e:	4b18      	ldr	r3, [pc, #96]	; (80074c0 <prvProcessExpiredTimer+0x6c>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	3304      	adds	r3, #4
 800746c:	0018      	movs	r0, r3
 800746e:	f7fe fcd2 	bl	8005e16 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	69db      	ldr	r3, [r3, #28]
 8007476:	2b01      	cmp	r3, #1
 8007478:	d119      	bne.n	80074ae <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	699a      	ldr	r2, [r3, #24]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	18d1      	adds	r1, r2, r3
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 f8b6 	bl	80075f8 <prvInsertTimerInActiveList>
 800748c:	1e03      	subs	r3, r0, #0
 800748e:	d00e      	beq.n	80074ae <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	2300      	movs	r3, #0
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	2300      	movs	r3, #0
 800749a:	2100      	movs	r1, #0
 800749c:	f7ff ff90 	bl	80073c0 <xTimerGenericCommand>
 80074a0:	0003      	movs	r3, r0
 80074a2:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <prvProcessExpiredTimer+0x5a>
 80074aa:	b672      	cpsid	i
 80074ac:	e7fe      	b.n	80074ac <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	0010      	movs	r0, r2
 80074b6:	4798      	blx	r3
}
 80074b8:	46c0      	nop			; (mov r8, r8)
 80074ba:	46bd      	mov	sp, r7
 80074bc:	b004      	add	sp, #16
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	20000c74 	.word	0x20000c74

080074c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80074cc:	2308      	movs	r3, #8
 80074ce:	18fb      	adds	r3, r7, r3
 80074d0:	0018      	movs	r0, r3
 80074d2:	f000 f851 	bl	8007578 <prvGetNextExpireTime>
 80074d6:	0003      	movs	r3, r0
 80074d8:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	0011      	movs	r1, r2
 80074e0:	0018      	movs	r0, r3
 80074e2:	f000 f803 	bl	80074ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80074e6:	f000 f8c9 	bl	800767c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80074ea:	e7ef      	b.n	80074cc <prvTimerTask+0x8>

080074ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80074f6:	f7ff fad1 	bl	8006a9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80074fa:	2308      	movs	r3, #8
 80074fc:	18fb      	adds	r3, r7, r3
 80074fe:	0018      	movs	r0, r3
 8007500:	f000 f85a 	bl	80075b8 <prvSampleTimeNow>
 8007504:	0003      	movs	r3, r0
 8007506:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d129      	bne.n	8007562 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10c      	bne.n	800752e <prvProcessTimerOrBlockTask+0x42>
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	429a      	cmp	r2, r3
 800751a:	d808      	bhi.n	800752e <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800751c:	f7ff faca 	bl	8006ab4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	0011      	movs	r1, r2
 8007526:	0018      	movs	r0, r3
 8007528:	f7ff ff94 	bl	8007454 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800752c:	e01b      	b.n	8007566 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d006      	beq.n	8007542 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007534:	4b0e      	ldr	r3, [pc, #56]	; (8007570 <prvProcessTimerOrBlockTask+0x84>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	425a      	negs	r2, r3
 800753c:	4153      	adcs	r3, r2
 800753e:	b2db      	uxtb	r3, r3
 8007540:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007542:	4b0c      	ldr	r3, [pc, #48]	; (8007574 <prvProcessTimerOrBlockTask+0x88>)
 8007544:	6818      	ldr	r0, [r3, #0]
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	0019      	movs	r1, r3
 8007550:	f7ff f87e 	bl	8006650 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007554:	f7ff faae 	bl	8006ab4 <xTaskResumeAll>
 8007558:	1e03      	subs	r3, r0, #0
 800755a:	d104      	bne.n	8007566 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 800755c:	f000 fa50 	bl	8007a00 <vPortYield>
}
 8007560:	e001      	b.n	8007566 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8007562:	f7ff faa7 	bl	8006ab4 <xTaskResumeAll>
}
 8007566:	46c0      	nop			; (mov r8, r8)
 8007568:	46bd      	mov	sp, r7
 800756a:	b004      	add	sp, #16
 800756c:	bd80      	pop	{r7, pc}
 800756e:	46c0      	nop			; (mov r8, r8)
 8007570:	20000c78 	.word	0x20000c78
 8007574:	20000c7c 	.word	0x20000c7c

08007578 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007580:	4b0c      	ldr	r3, [pc, #48]	; (80075b4 <prvGetNextExpireTime+0x3c>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	425a      	negs	r2, r3
 8007588:	4153      	adcs	r3, r2
 800758a:	b2db      	uxtb	r3, r3
 800758c:	001a      	movs	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d105      	bne.n	80075a6 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800759a:	4b06      	ldr	r3, [pc, #24]	; (80075b4 <prvGetNextExpireTime+0x3c>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	e001      	b.n	80075aa <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80075a6:	2300      	movs	r3, #0
 80075a8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80075aa:	68fb      	ldr	r3, [r7, #12]
}
 80075ac:	0018      	movs	r0, r3
 80075ae:	46bd      	mov	sp, r7
 80075b0:	b004      	add	sp, #16
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	20000c74 	.word	0x20000c74

080075b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b084      	sub	sp, #16
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80075c0:	f7ff fb04 	bl	8006bcc <xTaskGetTickCount>
 80075c4:	0003      	movs	r3, r0
 80075c6:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 80075c8:	4b0a      	ldr	r3, [pc, #40]	; (80075f4 <prvSampleTimeNow+0x3c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d205      	bcs.n	80075de <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 80075d2:	f000 f8eb 	bl	80077ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	e002      	b.n	80075e4 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80075e4:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <prvSampleTimeNow+0x3c>)
 80075e6:	68fa      	ldr	r2, [r7, #12]
 80075e8:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 80075ea:	68fb      	ldr	r3, [r7, #12]
}
 80075ec:	0018      	movs	r0, r3
 80075ee:	46bd      	mov	sp, r7
 80075f0:	b004      	add	sp, #16
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	20000c84 	.word	0x20000c84

080075f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b086      	sub	sp, #24
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
 8007604:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007606:	2300      	movs	r3, #0
 8007608:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	68ba      	ldr	r2, [r7, #8]
 800760e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	429a      	cmp	r2, r3
 800761c:	d812      	bhi.n	8007644 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	1ad2      	subs	r2, r2, r3
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	429a      	cmp	r2, r3
 800762a:	d302      	bcc.n	8007632 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800762c:	2301      	movs	r3, #1
 800762e:	617b      	str	r3, [r7, #20]
 8007630:	e01b      	b.n	800766a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007632:	4b10      	ldr	r3, [pc, #64]	; (8007674 <prvInsertTimerInActiveList+0x7c>)
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	3304      	adds	r3, #4
 800763a:	0019      	movs	r1, r3
 800763c:	0010      	movs	r0, r2
 800763e:	f7fe fbb4 	bl	8005daa <vListInsert>
 8007642:	e012      	b.n	800766a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	429a      	cmp	r2, r3
 800764a:	d206      	bcs.n	800765a <prvInsertTimerInActiveList+0x62>
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	429a      	cmp	r2, r3
 8007652:	d302      	bcc.n	800765a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007654:	2301      	movs	r3, #1
 8007656:	617b      	str	r3, [r7, #20]
 8007658:	e007      	b.n	800766a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800765a:	4b07      	ldr	r3, [pc, #28]	; (8007678 <prvInsertTimerInActiveList+0x80>)
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	3304      	adds	r3, #4
 8007662:	0019      	movs	r1, r3
 8007664:	0010      	movs	r0, r2
 8007666:	f7fe fba0 	bl	8005daa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800766a:	697b      	ldr	r3, [r7, #20]
}
 800766c:	0018      	movs	r0, r3
 800766e:	46bd      	mov	sp, r7
 8007670:	b006      	add	sp, #24
 8007672:	bd80      	pop	{r7, pc}
 8007674:	20000c78 	.word	0x20000c78
 8007678:	20000c74 	.word	0x20000c74

0800767c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800767c:	b590      	push	{r4, r7, lr}
 800767e:	b08d      	sub	sp, #52	; 0x34
 8007680:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007682:	e07f      	b.n	8007784 <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007684:	2208      	movs	r2, #8
 8007686:	18bb      	adds	r3, r7, r2
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	da0f      	bge.n	80076ae <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800768e:	18bb      	adds	r3, r7, r2
 8007690:	3304      	adds	r3, #4
 8007692:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <prvProcessReceivedCommands+0x22>
 800769a:	b672      	cpsid	i
 800769c:	e7fe      	b.n	800769c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800769e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a4:	6858      	ldr	r0, [r3, #4]
 80076a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	0019      	movs	r1, r3
 80076ac:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80076ae:	2208      	movs	r2, #8
 80076b0:	18bb      	adds	r3, r7, r2
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	db64      	blt.n	8007782 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80076b8:	18bb      	adds	r3, r7, r2
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	695b      	ldr	r3, [r3, #20]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d004      	beq.n	80076d0 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	3304      	adds	r3, #4
 80076ca:	0018      	movs	r0, r3
 80076cc:	f7fe fba3 	bl	8005e16 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80076d0:	1d3b      	adds	r3, r7, #4
 80076d2:	0018      	movs	r0, r3
 80076d4:	f7ff ff70 	bl	80075b8 <prvSampleTimeNow>
 80076d8:	0003      	movs	r3, r0
 80076da:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 80076dc:	2308      	movs	r3, #8
 80076de:	18fb      	adds	r3, r7, r3
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b09      	cmp	r3, #9
 80076e4:	d84e      	bhi.n	8007784 <prvProcessReceivedCommands+0x108>
 80076e6:	009a      	lsls	r2, r3, #2
 80076e8:	4b2e      	ldr	r3, [pc, #184]	; (80077a4 <prvProcessReceivedCommands+0x128>)
 80076ea:	18d3      	adds	r3, r2, r3
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80076f0:	2408      	movs	r4, #8
 80076f2:	193b      	adds	r3, r7, r4
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	6a3b      	ldr	r3, [r7, #32]
 80076f8:	699b      	ldr	r3, [r3, #24]
 80076fa:	18d1      	adds	r1, r2, r3
 80076fc:	193b      	adds	r3, r7, r4
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	69fa      	ldr	r2, [r7, #28]
 8007702:	6a38      	ldr	r0, [r7, #32]
 8007704:	f7ff ff78 	bl	80075f8 <prvInsertTimerInActiveList>
 8007708:	1e03      	subs	r3, r0, #0
 800770a:	d03b      	beq.n	8007784 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800770c:	6a3b      	ldr	r3, [r7, #32]
 800770e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007710:	6a3a      	ldr	r2, [r7, #32]
 8007712:	0010      	movs	r0, r2
 8007714:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	69db      	ldr	r3, [r3, #28]
 800771a:	2b01      	cmp	r3, #1
 800771c:	d132      	bne.n	8007784 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800771e:	193b      	adds	r3, r7, r4
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	18d2      	adds	r2, r2, r3
 8007728:	6a38      	ldr	r0, [r7, #32]
 800772a:	2300      	movs	r3, #0
 800772c:	9300      	str	r3, [sp, #0]
 800772e:	2300      	movs	r3, #0
 8007730:	2100      	movs	r1, #0
 8007732:	f7ff fe45 	bl	80073c0 <xTimerGenericCommand>
 8007736:	0003      	movs	r3, r0
 8007738:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d121      	bne.n	8007784 <prvProcessReceivedCommands+0x108>
 8007740:	b672      	cpsid	i
 8007742:	e7fe      	b.n	8007742 <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007744:	2308      	movs	r3, #8
 8007746:	18fb      	adds	r3, r7, r3
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <prvProcessReceivedCommands+0xde>
 8007756:	b672      	cpsid	i
 8007758:	e7fe      	b.n	8007758 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800775a:	6a3b      	ldr	r3, [r7, #32]
 800775c:	699a      	ldr	r2, [r3, #24]
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	18d1      	adds	r1, r2, r3
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	69fa      	ldr	r2, [r7, #28]
 8007766:	6a38      	ldr	r0, [r7, #32]
 8007768:	f7ff ff46 	bl	80075f8 <prvInsertTimerInActiveList>
					break;
 800776c:	e00a      	b.n	8007784 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	222c      	movs	r2, #44	; 0x2c
 8007772:	5c9b      	ldrb	r3, [r3, r2]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d105      	bne.n	8007784 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8007778:	6a3b      	ldr	r3, [r7, #32]
 800777a:	0018      	movs	r0, r3
 800777c:	f000 fa8e 	bl	8007c9c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007780:	e000      	b.n	8007784 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007782:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007784:	4b08      	ldr	r3, [pc, #32]	; (80077a8 <prvProcessReceivedCommands+0x12c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2208      	movs	r2, #8
 800778a:	18b9      	adds	r1, r7, r2
 800778c:	2200      	movs	r2, #0
 800778e:	0018      	movs	r0, r3
 8007790:	f7fe fd64 	bl	800625c <xQueueReceive>
 8007794:	1e03      	subs	r3, r0, #0
 8007796:	d000      	beq.n	800779a <prvProcessReceivedCommands+0x11e>
 8007798:	e774      	b.n	8007684 <prvProcessReceivedCommands+0x8>
	}
}
 800779a:	46c0      	nop			; (mov r8, r8)
 800779c:	46c0      	nop			; (mov r8, r8)
 800779e:	46bd      	mov	sp, r7
 80077a0:	b00b      	add	sp, #44	; 0x2c
 80077a2:	bd90      	pop	{r4, r7, pc}
 80077a4:	08008ad4 	.word	0x08008ad4
 80077a8:	20000c7c 	.word	0x20000c7c

080077ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80077b2:	e03e      	b.n	8007832 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077b4:	4b28      	ldr	r3, [pc, #160]	; (8007858 <prvSwitchTimerLists+0xac>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077be:	4b26      	ldr	r3, [pc, #152]	; (8007858 <prvSwitchTimerLists+0xac>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3304      	adds	r3, #4
 80077cc:	0018      	movs	r0, r3
 80077ce:	f7fe fb22 	bl	8005e16 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	0010      	movs	r0, r2
 80077da:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	69db      	ldr	r3, [r3, #28]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d126      	bne.n	8007832 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	699b      	ldr	r3, [r3, #24]
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	18d3      	adds	r3, r2, r3
 80077ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d90e      	bls.n	8007814 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	68ba      	ldr	r2, [r7, #8]
 80077fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007802:	4b15      	ldr	r3, [pc, #84]	; (8007858 <prvSwitchTimerLists+0xac>)
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	3304      	adds	r3, #4
 800780a:	0019      	movs	r1, r3
 800780c:	0010      	movs	r0, r2
 800780e:	f7fe facc 	bl	8005daa <vListInsert>
 8007812:	e00e      	b.n	8007832 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	2300      	movs	r3, #0
 800781a:	9300      	str	r3, [sp, #0]
 800781c:	2300      	movs	r3, #0
 800781e:	2100      	movs	r1, #0
 8007820:	f7ff fdce 	bl	80073c0 <xTimerGenericCommand>
 8007824:	0003      	movs	r3, r0
 8007826:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <prvSwitchTimerLists+0x86>
 800782e:	b672      	cpsid	i
 8007830:	e7fe      	b.n	8007830 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007832:	4b09      	ldr	r3, [pc, #36]	; (8007858 <prvSwitchTimerLists+0xac>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1bb      	bne.n	80077b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800783c:	4b06      	ldr	r3, [pc, #24]	; (8007858 <prvSwitchTimerLists+0xac>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007842:	4b06      	ldr	r3, [pc, #24]	; (800785c <prvSwitchTimerLists+0xb0>)
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	4b04      	ldr	r3, [pc, #16]	; (8007858 <prvSwitchTimerLists+0xac>)
 8007848:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800784a:	4b04      	ldr	r3, [pc, #16]	; (800785c <prvSwitchTimerLists+0xb0>)
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	601a      	str	r2, [r3, #0]
}
 8007850:	46c0      	nop			; (mov r8, r8)
 8007852:	46bd      	mov	sp, r7
 8007854:	b006      	add	sp, #24
 8007856:	bd80      	pop	{r7, pc}
 8007858:	20000c74 	.word	0x20000c74
 800785c:	20000c78 	.word	0x20000c78

08007860 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007866:	f000 f8db 	bl	8007a20 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800786a:	4b16      	ldr	r3, [pc, #88]	; (80078c4 <prvCheckForValidListAndQueue+0x64>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d123      	bne.n	80078ba <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8007872:	4b15      	ldr	r3, [pc, #84]	; (80078c8 <prvCheckForValidListAndQueue+0x68>)
 8007874:	0018      	movs	r0, r3
 8007876:	f7fe fa4d 	bl	8005d14 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800787a:	4b14      	ldr	r3, [pc, #80]	; (80078cc <prvCheckForValidListAndQueue+0x6c>)
 800787c:	0018      	movs	r0, r3
 800787e:	f7fe fa49 	bl	8005d14 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007882:	4b13      	ldr	r3, [pc, #76]	; (80078d0 <prvCheckForValidListAndQueue+0x70>)
 8007884:	4a10      	ldr	r2, [pc, #64]	; (80078c8 <prvCheckForValidListAndQueue+0x68>)
 8007886:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007888:	4b12      	ldr	r3, [pc, #72]	; (80078d4 <prvCheckForValidListAndQueue+0x74>)
 800788a:	4a10      	ldr	r2, [pc, #64]	; (80078cc <prvCheckForValidListAndQueue+0x6c>)
 800788c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800788e:	4b12      	ldr	r3, [pc, #72]	; (80078d8 <prvCheckForValidListAndQueue+0x78>)
 8007890:	4a12      	ldr	r2, [pc, #72]	; (80078dc <prvCheckForValidListAndQueue+0x7c>)
 8007892:	2100      	movs	r1, #0
 8007894:	9100      	str	r1, [sp, #0]
 8007896:	2110      	movs	r1, #16
 8007898:	200a      	movs	r0, #10
 800789a:	f7fe fb38 	bl	8005f0e <xQueueGenericCreateStatic>
 800789e:	0002      	movs	r2, r0
 80078a0:	4b08      	ldr	r3, [pc, #32]	; (80078c4 <prvCheckForValidListAndQueue+0x64>)
 80078a2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80078a4:	4b07      	ldr	r3, [pc, #28]	; (80078c4 <prvCheckForValidListAndQueue+0x64>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d006      	beq.n	80078ba <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80078ac:	4b05      	ldr	r3, [pc, #20]	; (80078c4 <prvCheckForValidListAndQueue+0x64>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a0b      	ldr	r2, [pc, #44]	; (80078e0 <prvCheckForValidListAndQueue+0x80>)
 80078b2:	0011      	movs	r1, r2
 80078b4:	0018      	movs	r0, r3
 80078b6:	f7fe fea3 	bl	8006600 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078ba:	f000 f8c3 	bl	8007a44 <vPortExitCritical>
}
 80078be:	46c0      	nop			; (mov r8, r8)
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	20000c7c 	.word	0x20000c7c
 80078c8:	20000c4c 	.word	0x20000c4c
 80078cc:	20000c60 	.word	0x20000c60
 80078d0:	20000c74 	.word	0x20000c74
 80078d4:	20000c78 	.word	0x20000c78
 80078d8:	20000d28 	.word	0x20000d28
 80078dc:	20000c88 	.word	0x20000c88
 80078e0:	08008a2c 	.word	0x08008a2c

080078e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	3b04      	subs	r3, #4
 80078f4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2280      	movs	r2, #128	; 0x80
 80078fa:	0452      	lsls	r2, r2, #17
 80078fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	3b04      	subs	r3, #4
 8007902:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007904:	68ba      	ldr	r2, [r7, #8]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	3b04      	subs	r3, #4
 800790e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007910:	4a08      	ldr	r2, [pc, #32]	; (8007934 <pxPortInitialiseStack+0x50>)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	3b14      	subs	r3, #20
 800791a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	3b20      	subs	r3, #32
 8007926:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007928:	68fb      	ldr	r3, [r7, #12]
}
 800792a:	0018      	movs	r0, r3
 800792c:	46bd      	mov	sp, r7
 800792e:	b004      	add	sp, #16
 8007930:	bd80      	pop	{r7, pc}
 8007932:	46c0      	nop			; (mov r8, r8)
 8007934:	08007939 	.word	0x08007939

08007938 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800793e:	2300      	movs	r3, #0
 8007940:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007942:	4b08      	ldr	r3, [pc, #32]	; (8007964 <prvTaskExitError+0x2c>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	3301      	adds	r3, #1
 8007948:	d001      	beq.n	800794e <prvTaskExitError+0x16>
 800794a:	b672      	cpsid	i
 800794c:	e7fe      	b.n	800794c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800794e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8007950:	46c0      	nop			; (mov r8, r8)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0fc      	beq.n	8007952 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007958:	46c0      	nop			; (mov r8, r8)
 800795a:	46c0      	nop			; (mov r8, r8)
 800795c:	46bd      	mov	sp, r7
 800795e:	b002      	add	sp, #8
 8007960:	bd80      	pop	{r7, pc}
 8007962:	46c0      	nop			; (mov r8, r8)
 8007964:	20000008 	.word	0x20000008

08007968 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8007968:	b580      	push	{r7, lr}
 800796a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800796c:	46c0      	nop			; (mov r8, r8)
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
	...

08007980 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8007980:	4a0b      	ldr	r2, [pc, #44]	; (80079b0 <pxCurrentTCBConst2>)
 8007982:	6813      	ldr	r3, [r2, #0]
 8007984:	6818      	ldr	r0, [r3, #0]
 8007986:	3020      	adds	r0, #32
 8007988:	f380 8809 	msr	PSP, r0
 800798c:	2002      	movs	r0, #2
 800798e:	f380 8814 	msr	CONTROL, r0
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8007998:	46ae      	mov	lr, r5
 800799a:	bc08      	pop	{r3}
 800799c:	bc04      	pop	{r2}
 800799e:	b662      	cpsie	i
 80079a0:	4718      	bx	r3
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	46c0      	nop			; (mov r8, r8)
 80079a6:	46c0      	nop			; (mov r8, r8)
 80079a8:	46c0      	nop			; (mov r8, r8)
 80079aa:	46c0      	nop			; (mov r8, r8)
 80079ac:	46c0      	nop			; (mov r8, r8)
 80079ae:	46c0      	nop			; (mov r8, r8)

080079b0 <pxCurrentTCBConst2>:
 80079b0:	2000074c 	.word	0x2000074c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80079b4:	46c0      	nop			; (mov r8, r8)
 80079b6:	46c0      	nop			; (mov r8, r8)

080079b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80079bc:	4b0e      	ldr	r3, [pc, #56]	; (80079f8 <xPortStartScheduler+0x40>)
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	4b0d      	ldr	r3, [pc, #52]	; (80079f8 <xPortStartScheduler+0x40>)
 80079c2:	21ff      	movs	r1, #255	; 0xff
 80079c4:	0409      	lsls	r1, r1, #16
 80079c6:	430a      	orrs	r2, r1
 80079c8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80079ca:	4b0b      	ldr	r3, [pc, #44]	; (80079f8 <xPortStartScheduler+0x40>)
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	4b0a      	ldr	r3, [pc, #40]	; (80079f8 <xPortStartScheduler+0x40>)
 80079d0:	21ff      	movs	r1, #255	; 0xff
 80079d2:	0609      	lsls	r1, r1, #24
 80079d4:	430a      	orrs	r2, r1
 80079d6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80079d8:	f000 f898 	bl	8007b0c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80079dc:	4b07      	ldr	r3, [pc, #28]	; (80079fc <xPortStartScheduler+0x44>)
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80079e2:	f7ff ffcd 	bl	8007980 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80079e6:	f7ff f9b3 	bl	8006d50 <vTaskSwitchContext>
	prvTaskExitError();
 80079ea:	f7ff ffa5 	bl	8007938 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	0018      	movs	r0, r3
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	46c0      	nop			; (mov r8, r8)
 80079f8:	e000ed20 	.word	0xe000ed20
 80079fc:	20000008 	.word	0x20000008

08007a00 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8007a04:	4b05      	ldr	r3, [pc, #20]	; (8007a1c <vPortYield+0x1c>)
 8007a06:	2280      	movs	r2, #128	; 0x80
 8007a08:	0552      	lsls	r2, r2, #21
 8007a0a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8007a0c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007a10:	f3bf 8f6f 	isb	sy
}
 8007a14:	46c0      	nop			; (mov r8, r8)
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	46c0      	nop			; (mov r8, r8)
 8007a1c:	e000ed04 	.word	0xe000ed04

08007a20 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8007a24:	b672      	cpsid	i
    uxCriticalNesting++;
 8007a26:	4b06      	ldr	r3, [pc, #24]	; (8007a40 <vPortEnterCritical+0x20>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	1c5a      	adds	r2, r3, #1
 8007a2c:	4b04      	ldr	r3, [pc, #16]	; (8007a40 <vPortEnterCritical+0x20>)
 8007a2e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007a30:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007a34:	f3bf 8f6f 	isb	sy
}
 8007a38:	46c0      	nop			; (mov r8, r8)
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	46c0      	nop			; (mov r8, r8)
 8007a40:	20000008 	.word	0x20000008

08007a44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007a48:	4b09      	ldr	r3, [pc, #36]	; (8007a70 <vPortExitCritical+0x2c>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <vPortExitCritical+0x10>
 8007a50:	b672      	cpsid	i
 8007a52:	e7fe      	b.n	8007a52 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8007a54:	4b06      	ldr	r3, [pc, #24]	; (8007a70 <vPortExitCritical+0x2c>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	1e5a      	subs	r2, r3, #1
 8007a5a:	4b05      	ldr	r3, [pc, #20]	; (8007a70 <vPortExitCritical+0x2c>)
 8007a5c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8007a5e:	4b04      	ldr	r3, [pc, #16]	; (8007a70 <vPortExitCritical+0x2c>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d100      	bne.n	8007a68 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8007a66:	b662      	cpsie	i
    }
}
 8007a68:	46c0      	nop			; (mov r8, r8)
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	20000008 	.word	0x20000008

08007a74 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8007a74:	f3ef 8010 	mrs	r0, PRIMASK
 8007a78:	b672      	cpsid	i
 8007a7a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8007a7c:	46c0      	nop			; (mov r8, r8)
 8007a7e:	0018      	movs	r0, r3

08007a80 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8007a80:	f380 8810 	msr	PRIMASK, r0
 8007a84:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8007a86:	46c0      	nop			; (mov r8, r8)
	...

08007a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007a90:	f3ef 8009 	mrs	r0, PSP
 8007a94:	4b0e      	ldr	r3, [pc, #56]	; (8007ad0 <pxCurrentTCBConst>)
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	3820      	subs	r0, #32
 8007a9a:	6010      	str	r0, [r2, #0]
 8007a9c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007a9e:	4644      	mov	r4, r8
 8007aa0:	464d      	mov	r5, r9
 8007aa2:	4656      	mov	r6, sl
 8007aa4:	465f      	mov	r7, fp
 8007aa6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007aa8:	b508      	push	{r3, lr}
 8007aaa:	b672      	cpsid	i
 8007aac:	f7ff f950 	bl	8006d50 <vTaskSwitchContext>
 8007ab0:	b662      	cpsie	i
 8007ab2:	bc0c      	pop	{r2, r3}
 8007ab4:	6811      	ldr	r1, [r2, #0]
 8007ab6:	6808      	ldr	r0, [r1, #0]
 8007ab8:	3010      	adds	r0, #16
 8007aba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8007abc:	46a0      	mov	r8, r4
 8007abe:	46a9      	mov	r9, r5
 8007ac0:	46b2      	mov	sl, r6
 8007ac2:	46bb      	mov	fp, r7
 8007ac4:	f380 8809 	msr	PSP, r0
 8007ac8:	3820      	subs	r0, #32
 8007aca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8007acc:	4718      	bx	r3
 8007ace:	46c0      	nop			; (mov r8, r8)

08007ad0 <pxCurrentTCBConst>:
 8007ad0:	2000074c 	.word	0x2000074c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8007ad4:	46c0      	nop			; (mov r8, r8)
 8007ad6:	46c0      	nop			; (mov r8, r8)

08007ad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ade:	f7ff ffc9 	bl	8007a74 <ulSetInterruptMaskFromISR>
 8007ae2:	0003      	movs	r3, r0
 8007ae4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ae6:	f7ff f87f 	bl	8006be8 <xTaskIncrementTick>
 8007aea:	1e03      	subs	r3, r0, #0
 8007aec:	d003      	beq.n	8007af6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8007aee:	4b06      	ldr	r3, [pc, #24]	; (8007b08 <SysTick_Handler+0x30>)
 8007af0:	2280      	movs	r2, #128	; 0x80
 8007af2:	0552      	lsls	r2, r2, #21
 8007af4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	0018      	movs	r0, r3
 8007afa:	f7ff ffc1 	bl	8007a80 <vClearInterruptMaskFromISR>
}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	46bd      	mov	sp, r7
 8007b02:	b002      	add	sp, #8
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	46c0      	nop			; (mov r8, r8)
 8007b08:	e000ed04 	.word	0xe000ed04

08007b0c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8007b10:	4b0b      	ldr	r3, [pc, #44]	; (8007b40 <prvSetupTimerInterrupt+0x34>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8007b16:	4b0b      	ldr	r3, [pc, #44]	; (8007b44 <prvSetupTimerInterrupt+0x38>)
 8007b18:	2200      	movs	r2, #0
 8007b1a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007b1c:	4b0a      	ldr	r3, [pc, #40]	; (8007b48 <prvSetupTimerInterrupt+0x3c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	22fa      	movs	r2, #250	; 0xfa
 8007b22:	0091      	lsls	r1, r2, #2
 8007b24:	0018      	movs	r0, r3
 8007b26:	f7f8 fb01 	bl	800012c <__udivsi3>
 8007b2a:	0003      	movs	r3, r0
 8007b2c:	001a      	movs	r2, r3
 8007b2e:	4b07      	ldr	r3, [pc, #28]	; (8007b4c <prvSetupTimerInterrupt+0x40>)
 8007b30:	3a01      	subs	r2, #1
 8007b32:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8007b34:	4b02      	ldr	r3, [pc, #8]	; (8007b40 <prvSetupTimerInterrupt+0x34>)
 8007b36:	2207      	movs	r2, #7
 8007b38:	601a      	str	r2, [r3, #0]
}
 8007b3a:	46c0      	nop			; (mov r8, r8)
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	e000e010 	.word	0xe000e010
 8007b44:	e000e018 	.word	0xe000e018
 8007b48:	20000000 	.word	0x20000000
 8007b4c:	e000e014 	.word	0xe000e014

08007b50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8007b5c:	f7fe ff9e 	bl	8006a9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b60:	4b49      	ldr	r3, [pc, #292]	; (8007c88 <pvPortMalloc+0x138>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d101      	bne.n	8007b6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b68:	f000 f8e0 	bl	8007d2c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b6c:	4b47      	ldr	r3, [pc, #284]	; (8007c8c <pvPortMalloc+0x13c>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	4013      	ands	r3, r2
 8007b74:	d000      	beq.n	8007b78 <pvPortMalloc+0x28>
 8007b76:	e079      	b.n	8007c6c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d012      	beq.n	8007ba4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8007b7e:	2208      	movs	r2, #8
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	189b      	adds	r3, r3, r2
 8007b84:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2207      	movs	r2, #7
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	d00a      	beq.n	8007ba4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2207      	movs	r2, #7
 8007b92:	4393      	bics	r3, r2
 8007b94:	3308      	adds	r3, #8
 8007b96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2207      	movs	r2, #7
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	d001      	beq.n	8007ba4 <pvPortMalloc+0x54>
 8007ba0:	b672      	cpsid	i
 8007ba2:	e7fe      	b.n	8007ba2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d060      	beq.n	8007c6c <pvPortMalloc+0x11c>
 8007baa:	4b39      	ldr	r3, [pc, #228]	; (8007c90 <pvPortMalloc+0x140>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d85b      	bhi.n	8007c6c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007bb4:	4b37      	ldr	r3, [pc, #220]	; (8007c94 <pvPortMalloc+0x144>)
 8007bb6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8007bb8:	4b36      	ldr	r3, [pc, #216]	; (8007c94 <pvPortMalloc+0x144>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bbe:	e004      	b.n	8007bca <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d903      	bls.n	8007bdc <pvPortMalloc+0x8c>
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1f1      	bne.n	8007bc0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007bdc:	4b2a      	ldr	r3, [pc, #168]	; (8007c88 <pvPortMalloc+0x138>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	697a      	ldr	r2, [r7, #20]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d042      	beq.n	8007c6c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2208      	movs	r2, #8
 8007bec:	189b      	adds	r3, r3, r2
 8007bee:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	1ad2      	subs	r2, r2, r3
 8007c00:	2308      	movs	r3, #8
 8007c02:	005b      	lsls	r3, r3, #1
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d916      	bls.n	8007c36 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007c08:	697a      	ldr	r2, [r7, #20]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	18d3      	adds	r3, r2, r3
 8007c0e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	2207      	movs	r2, #7
 8007c14:	4013      	ands	r3, r2
 8007c16:	d001      	beq.n	8007c1c <pvPortMalloc+0xcc>
 8007c18:	b672      	cpsid	i
 8007c1a:	e7fe      	b.n	8007c1a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	1ad2      	subs	r2, r2, r3
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	0018      	movs	r0, r3
 8007c32:	f000 f8db 	bl	8007dec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c36:	4b16      	ldr	r3, [pc, #88]	; (8007c90 <pvPortMalloc+0x140>)
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	1ad2      	subs	r2, r2, r3
 8007c40:	4b13      	ldr	r3, [pc, #76]	; (8007c90 <pvPortMalloc+0x140>)
 8007c42:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c44:	4b12      	ldr	r3, [pc, #72]	; (8007c90 <pvPortMalloc+0x140>)
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	4b13      	ldr	r3, [pc, #76]	; (8007c98 <pvPortMalloc+0x148>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d203      	bcs.n	8007c58 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c50:	4b0f      	ldr	r3, [pc, #60]	; (8007c90 <pvPortMalloc+0x140>)
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	4b10      	ldr	r3, [pc, #64]	; (8007c98 <pvPortMalloc+0x148>)
 8007c56:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	685a      	ldr	r2, [r3, #4]
 8007c5c:	4b0b      	ldr	r3, [pc, #44]	; (8007c8c <pvPortMalloc+0x13c>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	431a      	orrs	r2, r3
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c6c:	f7fe ff22 	bl	8006ab4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2207      	movs	r2, #7
 8007c74:	4013      	ands	r3, r2
 8007c76:	d001      	beq.n	8007c7c <pvPortMalloc+0x12c>
 8007c78:	b672      	cpsid	i
 8007c7a:	e7fe      	b.n	8007c7a <pvPortMalloc+0x12a>
	return pvReturn;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
}
 8007c7e:	0018      	movs	r0, r3
 8007c80:	46bd      	mov	sp, r7
 8007c82:	b006      	add	sp, #24
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	46c0      	nop			; (mov r8, r8)
 8007c88:	200015b0 	.word	0x200015b0
 8007c8c:	200015bc 	.word	0x200015bc
 8007c90:	200015b4 	.word	0x200015b4
 8007c94:	200015a8 	.word	0x200015a8
 8007c98:	200015b8 	.word	0x200015b8

08007c9c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d035      	beq.n	8007d1a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007cae:	2308      	movs	r3, #8
 8007cb0:	425b      	negs	r3, r3
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	18d3      	adds	r3, r2, r3
 8007cb6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	685a      	ldr	r2, [r3, #4]
 8007cc0:	4b18      	ldr	r3, [pc, #96]	; (8007d24 <vPortFree+0x88>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	d101      	bne.n	8007ccc <vPortFree+0x30>
 8007cc8:	b672      	cpsid	i
 8007cca:	e7fe      	b.n	8007cca <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d001      	beq.n	8007cd8 <vPortFree+0x3c>
 8007cd4:	b672      	cpsid	i
 8007cd6:	e7fe      	b.n	8007cd6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	4b11      	ldr	r3, [pc, #68]	; (8007d24 <vPortFree+0x88>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	d01a      	beq.n	8007d1a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d116      	bne.n	8007d1a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	4b0c      	ldr	r3, [pc, #48]	; (8007d24 <vPortFree+0x88>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	43db      	mvns	r3, r3
 8007cf6:	401a      	ands	r2, r3
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007cfc:	f7fe fece 	bl	8006a9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	4b08      	ldr	r3, [pc, #32]	; (8007d28 <vPortFree+0x8c>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	18d2      	adds	r2, r2, r3
 8007d0a:	4b07      	ldr	r3, [pc, #28]	; (8007d28 <vPortFree+0x8c>)
 8007d0c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	0018      	movs	r0, r3
 8007d12:	f000 f86b 	bl	8007dec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007d16:	f7fe fecd 	bl	8006ab4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d1a:	46c0      	nop			; (mov r8, r8)
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	b004      	add	sp, #16
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	46c0      	nop			; (mov r8, r8)
 8007d24:	200015bc 	.word	0x200015bc
 8007d28:	200015b4 	.word	0x200015b4

08007d2c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d32:	4b27      	ldr	r3, [pc, #156]	; (8007dd0 <prvHeapInit+0xa4>)
 8007d34:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d36:	4b27      	ldr	r3, [pc, #156]	; (8007dd4 <prvHeapInit+0xa8>)
 8007d38:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2207      	movs	r2, #7
 8007d3e:	4013      	ands	r3, r2
 8007d40:	d00c      	beq.n	8007d5c <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	3307      	adds	r3, #7
 8007d46:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2207      	movs	r2, #7
 8007d4c:	4393      	bics	r3, r2
 8007d4e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	1ad2      	subs	r2, r2, r3
 8007d56:	4b1f      	ldr	r3, [pc, #124]	; (8007dd4 <prvHeapInit+0xa8>)
 8007d58:	18d3      	adds	r3, r2, r3
 8007d5a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d60:	4b1d      	ldr	r3, [pc, #116]	; (8007dd8 <prvHeapInit+0xac>)
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d66:	4b1c      	ldr	r3, [pc, #112]	; (8007dd8 <prvHeapInit+0xac>)
 8007d68:	2200      	movs	r2, #0
 8007d6a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	18d3      	adds	r3, r2, r3
 8007d72:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d74:	2208      	movs	r2, #8
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	1a9b      	subs	r3, r3, r2
 8007d7a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2207      	movs	r2, #7
 8007d80:	4393      	bics	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	4b15      	ldr	r3, [pc, #84]	; (8007ddc <prvHeapInit+0xb0>)
 8007d88:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8007d8a:	4b14      	ldr	r3, [pc, #80]	; (8007ddc <prvHeapInit+0xb0>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d92:	4b12      	ldr	r3, [pc, #72]	; (8007ddc <prvHeapInit+0xb0>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2200      	movs	r2, #0
 8007d98:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	1ad2      	subs	r2, r2, r3
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007da8:	4b0c      	ldr	r3, [pc, #48]	; (8007ddc <prvHeapInit+0xb0>)
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	685a      	ldr	r2, [r3, #4]
 8007db4:	4b0a      	ldr	r3, [pc, #40]	; (8007de0 <prvHeapInit+0xb4>)
 8007db6:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	685a      	ldr	r2, [r3, #4]
 8007dbc:	4b09      	ldr	r3, [pc, #36]	; (8007de4 <prvHeapInit+0xb8>)
 8007dbe:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007dc0:	4b09      	ldr	r3, [pc, #36]	; (8007de8 <prvHeapInit+0xbc>)
 8007dc2:	2280      	movs	r2, #128	; 0x80
 8007dc4:	0612      	lsls	r2, r2, #24
 8007dc6:	601a      	str	r2, [r3, #0]
}
 8007dc8:	46c0      	nop			; (mov r8, r8)
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	b004      	add	sp, #16
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	0000082e 	.word	0x0000082e
 8007dd4:	20000d78 	.word	0x20000d78
 8007dd8:	200015a8 	.word	0x200015a8
 8007ddc:	200015b0 	.word	0x200015b0
 8007de0:	200015b8 	.word	0x200015b8
 8007de4:	200015b4 	.word	0x200015b4
 8007de8:	200015bc 	.word	0x200015bc

08007dec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007df4:	4b27      	ldr	r3, [pc, #156]	; (8007e94 <prvInsertBlockIntoFreeList+0xa8>)
 8007df6:	60fb      	str	r3, [r7, #12]
 8007df8:	e002      	b.n	8007e00 <prvInsertBlockIntoFreeList+0x14>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	60fb      	str	r3, [r7, #12]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d8f7      	bhi.n	8007dfa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	18d3      	adds	r3, r2, r3
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d108      	bne.n	8007e2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	18d2      	adds	r2, r2, r3
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	68ba      	ldr	r2, [r7, #8]
 8007e38:	18d2      	adds	r2, r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d118      	bne.n	8007e74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	4b14      	ldr	r3, [pc, #80]	; (8007e98 <prvInsertBlockIntoFreeList+0xac>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d00d      	beq.n	8007e6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	18d2      	adds	r2, r2, r3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	601a      	str	r2, [r3, #0]
 8007e68:	e008      	b.n	8007e7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e6a:	4b0b      	ldr	r3, [pc, #44]	; (8007e98 <prvInsertBlockIntoFreeList+0xac>)
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	601a      	str	r2, [r3, #0]
 8007e72:	e003      	b.n	8007e7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e7c:	68fa      	ldr	r2, [r7, #12]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d002      	beq.n	8007e8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e8a:	46c0      	nop			; (mov r8, r8)
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	b004      	add	sp, #16
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	46c0      	nop			; (mov r8, r8)
 8007e94:	200015a8 	.word	0x200015a8
 8007e98:	200015b0 	.word	0x200015b0

08007e9c <calloc>:
 8007e9c:	b510      	push	{r4, lr}
 8007e9e:	4b03      	ldr	r3, [pc, #12]	; (8007eac <calloc+0x10>)
 8007ea0:	000a      	movs	r2, r1
 8007ea2:	0001      	movs	r1, r0
 8007ea4:	6818      	ldr	r0, [r3, #0]
 8007ea6:	f000 f86e 	bl	8007f86 <_calloc_r>
 8007eaa:	bd10      	pop	{r4, pc}
 8007eac:	2000000c 	.word	0x2000000c

08007eb0 <__errno>:
 8007eb0:	4b01      	ldr	r3, [pc, #4]	; (8007eb8 <__errno+0x8>)
 8007eb2:	6818      	ldr	r0, [r3, #0]
 8007eb4:	4770      	bx	lr
 8007eb6:	46c0      	nop			; (mov r8, r8)
 8007eb8:	2000000c 	.word	0x2000000c

08007ebc <__libc_init_array>:
 8007ebc:	b570      	push	{r4, r5, r6, lr}
 8007ebe:	2600      	movs	r6, #0
 8007ec0:	4d0c      	ldr	r5, [pc, #48]	; (8007ef4 <__libc_init_array+0x38>)
 8007ec2:	4c0d      	ldr	r4, [pc, #52]	; (8007ef8 <__libc_init_array+0x3c>)
 8007ec4:	1b64      	subs	r4, r4, r5
 8007ec6:	10a4      	asrs	r4, r4, #2
 8007ec8:	42a6      	cmp	r6, r4
 8007eca:	d109      	bne.n	8007ee0 <__libc_init_array+0x24>
 8007ecc:	2600      	movs	r6, #0
 8007ece:	f000 fcd1 	bl	8008874 <_init>
 8007ed2:	4d0a      	ldr	r5, [pc, #40]	; (8007efc <__libc_init_array+0x40>)
 8007ed4:	4c0a      	ldr	r4, [pc, #40]	; (8007f00 <__libc_init_array+0x44>)
 8007ed6:	1b64      	subs	r4, r4, r5
 8007ed8:	10a4      	asrs	r4, r4, #2
 8007eda:	42a6      	cmp	r6, r4
 8007edc:	d105      	bne.n	8007eea <__libc_init_array+0x2e>
 8007ede:	bd70      	pop	{r4, r5, r6, pc}
 8007ee0:	00b3      	lsls	r3, r6, #2
 8007ee2:	58eb      	ldr	r3, [r5, r3]
 8007ee4:	4798      	blx	r3
 8007ee6:	3601      	adds	r6, #1
 8007ee8:	e7ee      	b.n	8007ec8 <__libc_init_array+0xc>
 8007eea:	00b3      	lsls	r3, r6, #2
 8007eec:	58eb      	ldr	r3, [r5, r3]
 8007eee:	4798      	blx	r3
 8007ef0:	3601      	adds	r6, #1
 8007ef2:	e7f2      	b.n	8007eda <__libc_init_array+0x1e>
 8007ef4:	08008b5c 	.word	0x08008b5c
 8007ef8:	08008b5c 	.word	0x08008b5c
 8007efc:	08008b5c 	.word	0x08008b5c
 8007f00:	08008b60 	.word	0x08008b60

08007f04 <__itoa>:
 8007f04:	1e93      	subs	r3, r2, #2
 8007f06:	b510      	push	{r4, lr}
 8007f08:	000c      	movs	r4, r1
 8007f0a:	2b22      	cmp	r3, #34	; 0x22
 8007f0c:	d904      	bls.n	8007f18 <__itoa+0x14>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	001c      	movs	r4, r3
 8007f12:	700b      	strb	r3, [r1, #0]
 8007f14:	0020      	movs	r0, r4
 8007f16:	bd10      	pop	{r4, pc}
 8007f18:	2a0a      	cmp	r2, #10
 8007f1a:	d109      	bne.n	8007f30 <__itoa+0x2c>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	da07      	bge.n	8007f30 <__itoa+0x2c>
 8007f20:	232d      	movs	r3, #45	; 0x2d
 8007f22:	700b      	strb	r3, [r1, #0]
 8007f24:	2101      	movs	r1, #1
 8007f26:	4240      	negs	r0, r0
 8007f28:	1861      	adds	r1, r4, r1
 8007f2a:	f000 f92b 	bl	8008184 <__utoa>
 8007f2e:	e7f1      	b.n	8007f14 <__itoa+0x10>
 8007f30:	2100      	movs	r1, #0
 8007f32:	e7f9      	b.n	8007f28 <__itoa+0x24>

08007f34 <itoa>:
 8007f34:	b510      	push	{r4, lr}
 8007f36:	f7ff ffe5 	bl	8007f04 <__itoa>
 8007f3a:	bd10      	pop	{r4, pc}

08007f3c <malloc>:
 8007f3c:	b510      	push	{r4, lr}
 8007f3e:	4b03      	ldr	r3, [pc, #12]	; (8007f4c <malloc+0x10>)
 8007f40:	0001      	movs	r1, r0
 8007f42:	6818      	ldr	r0, [r3, #0]
 8007f44:	f000 f878 	bl	8008038 <_malloc_r>
 8007f48:	bd10      	pop	{r4, pc}
 8007f4a:	46c0      	nop			; (mov r8, r8)
 8007f4c:	2000000c 	.word	0x2000000c

08007f50 <free>:
 8007f50:	b510      	push	{r4, lr}
 8007f52:	4b03      	ldr	r3, [pc, #12]	; (8007f60 <free+0x10>)
 8007f54:	0001      	movs	r1, r0
 8007f56:	6818      	ldr	r0, [r3, #0]
 8007f58:	f000 f824 	bl	8007fa4 <_free_r>
 8007f5c:	bd10      	pop	{r4, pc}
 8007f5e:	46c0      	nop			; (mov r8, r8)
 8007f60:	2000000c 	.word	0x2000000c

08007f64 <memcpy>:
 8007f64:	2300      	movs	r3, #0
 8007f66:	b510      	push	{r4, lr}
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d100      	bne.n	8007f6e <memcpy+0xa>
 8007f6c:	bd10      	pop	{r4, pc}
 8007f6e:	5ccc      	ldrb	r4, [r1, r3]
 8007f70:	54c4      	strb	r4, [r0, r3]
 8007f72:	3301      	adds	r3, #1
 8007f74:	e7f8      	b.n	8007f68 <memcpy+0x4>

08007f76 <memset>:
 8007f76:	0003      	movs	r3, r0
 8007f78:	1882      	adds	r2, r0, r2
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d100      	bne.n	8007f80 <memset+0xa>
 8007f7e:	4770      	bx	lr
 8007f80:	7019      	strb	r1, [r3, #0]
 8007f82:	3301      	adds	r3, #1
 8007f84:	e7f9      	b.n	8007f7a <memset+0x4>

08007f86 <_calloc_r>:
 8007f86:	434a      	muls	r2, r1
 8007f88:	b570      	push	{r4, r5, r6, lr}
 8007f8a:	0011      	movs	r1, r2
 8007f8c:	0015      	movs	r5, r2
 8007f8e:	f000 f853 	bl	8008038 <_malloc_r>
 8007f92:	1e04      	subs	r4, r0, #0
 8007f94:	d003      	beq.n	8007f9e <_calloc_r+0x18>
 8007f96:	002a      	movs	r2, r5
 8007f98:	2100      	movs	r1, #0
 8007f9a:	f7ff ffec 	bl	8007f76 <memset>
 8007f9e:	0020      	movs	r0, r4
 8007fa0:	bd70      	pop	{r4, r5, r6, pc}
	...

08007fa4 <_free_r>:
 8007fa4:	b570      	push	{r4, r5, r6, lr}
 8007fa6:	0005      	movs	r5, r0
 8007fa8:	2900      	cmp	r1, #0
 8007faa:	d010      	beq.n	8007fce <_free_r+0x2a>
 8007fac:	1f0c      	subs	r4, r1, #4
 8007fae:	6823      	ldr	r3, [r4, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	da00      	bge.n	8007fb6 <_free_r+0x12>
 8007fb4:	18e4      	adds	r4, r4, r3
 8007fb6:	0028      	movs	r0, r5
 8007fb8:	f000 f91a 	bl	80081f0 <__malloc_lock>
 8007fbc:	4a1d      	ldr	r2, [pc, #116]	; (8008034 <_free_r+0x90>)
 8007fbe:	6813      	ldr	r3, [r2, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d105      	bne.n	8007fd0 <_free_r+0x2c>
 8007fc4:	6063      	str	r3, [r4, #4]
 8007fc6:	6014      	str	r4, [r2, #0]
 8007fc8:	0028      	movs	r0, r5
 8007fca:	f000 f919 	bl	8008200 <__malloc_unlock>
 8007fce:	bd70      	pop	{r4, r5, r6, pc}
 8007fd0:	42a3      	cmp	r3, r4
 8007fd2:	d908      	bls.n	8007fe6 <_free_r+0x42>
 8007fd4:	6821      	ldr	r1, [r4, #0]
 8007fd6:	1860      	adds	r0, r4, r1
 8007fd8:	4283      	cmp	r3, r0
 8007fda:	d1f3      	bne.n	8007fc4 <_free_r+0x20>
 8007fdc:	6818      	ldr	r0, [r3, #0]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	1841      	adds	r1, r0, r1
 8007fe2:	6021      	str	r1, [r4, #0]
 8007fe4:	e7ee      	b.n	8007fc4 <_free_r+0x20>
 8007fe6:	001a      	movs	r2, r3
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <_free_r+0x4e>
 8007fee:	42a3      	cmp	r3, r4
 8007ff0:	d9f9      	bls.n	8007fe6 <_free_r+0x42>
 8007ff2:	6811      	ldr	r1, [r2, #0]
 8007ff4:	1850      	adds	r0, r2, r1
 8007ff6:	42a0      	cmp	r0, r4
 8007ff8:	d10b      	bne.n	8008012 <_free_r+0x6e>
 8007ffa:	6820      	ldr	r0, [r4, #0]
 8007ffc:	1809      	adds	r1, r1, r0
 8007ffe:	1850      	adds	r0, r2, r1
 8008000:	6011      	str	r1, [r2, #0]
 8008002:	4283      	cmp	r3, r0
 8008004:	d1e0      	bne.n	8007fc8 <_free_r+0x24>
 8008006:	6818      	ldr	r0, [r3, #0]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	1841      	adds	r1, r0, r1
 800800c:	6011      	str	r1, [r2, #0]
 800800e:	6053      	str	r3, [r2, #4]
 8008010:	e7da      	b.n	8007fc8 <_free_r+0x24>
 8008012:	42a0      	cmp	r0, r4
 8008014:	d902      	bls.n	800801c <_free_r+0x78>
 8008016:	230c      	movs	r3, #12
 8008018:	602b      	str	r3, [r5, #0]
 800801a:	e7d5      	b.n	8007fc8 <_free_r+0x24>
 800801c:	6821      	ldr	r1, [r4, #0]
 800801e:	1860      	adds	r0, r4, r1
 8008020:	4283      	cmp	r3, r0
 8008022:	d103      	bne.n	800802c <_free_r+0x88>
 8008024:	6818      	ldr	r0, [r3, #0]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	1841      	adds	r1, r0, r1
 800802a:	6021      	str	r1, [r4, #0]
 800802c:	6063      	str	r3, [r4, #4]
 800802e:	6054      	str	r4, [r2, #4]
 8008030:	e7ca      	b.n	8007fc8 <_free_r+0x24>
 8008032:	46c0      	nop			; (mov r8, r8)
 8008034:	200015c0 	.word	0x200015c0

08008038 <_malloc_r>:
 8008038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800803a:	2303      	movs	r3, #3
 800803c:	1ccd      	adds	r5, r1, #3
 800803e:	439d      	bics	r5, r3
 8008040:	3508      	adds	r5, #8
 8008042:	0006      	movs	r6, r0
 8008044:	2d0c      	cmp	r5, #12
 8008046:	d21f      	bcs.n	8008088 <_malloc_r+0x50>
 8008048:	250c      	movs	r5, #12
 800804a:	42a9      	cmp	r1, r5
 800804c:	d81e      	bhi.n	800808c <_malloc_r+0x54>
 800804e:	0030      	movs	r0, r6
 8008050:	f000 f8ce 	bl	80081f0 <__malloc_lock>
 8008054:	4925      	ldr	r1, [pc, #148]	; (80080ec <_malloc_r+0xb4>)
 8008056:	680a      	ldr	r2, [r1, #0]
 8008058:	0014      	movs	r4, r2
 800805a:	2c00      	cmp	r4, #0
 800805c:	d11a      	bne.n	8008094 <_malloc_r+0x5c>
 800805e:	4f24      	ldr	r7, [pc, #144]	; (80080f0 <_malloc_r+0xb8>)
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d104      	bne.n	8008070 <_malloc_r+0x38>
 8008066:	0021      	movs	r1, r4
 8008068:	0030      	movs	r0, r6
 800806a:	f000 f843 	bl	80080f4 <_sbrk_r>
 800806e:	6038      	str	r0, [r7, #0]
 8008070:	0029      	movs	r1, r5
 8008072:	0030      	movs	r0, r6
 8008074:	f000 f83e 	bl	80080f4 <_sbrk_r>
 8008078:	1c43      	adds	r3, r0, #1
 800807a:	d12b      	bne.n	80080d4 <_malloc_r+0x9c>
 800807c:	230c      	movs	r3, #12
 800807e:	0030      	movs	r0, r6
 8008080:	6033      	str	r3, [r6, #0]
 8008082:	f000 f8bd 	bl	8008200 <__malloc_unlock>
 8008086:	e003      	b.n	8008090 <_malloc_r+0x58>
 8008088:	2d00      	cmp	r5, #0
 800808a:	dade      	bge.n	800804a <_malloc_r+0x12>
 800808c:	230c      	movs	r3, #12
 800808e:	6033      	str	r3, [r6, #0]
 8008090:	2000      	movs	r0, #0
 8008092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008094:	6823      	ldr	r3, [r4, #0]
 8008096:	1b5b      	subs	r3, r3, r5
 8008098:	d419      	bmi.n	80080ce <_malloc_r+0x96>
 800809a:	2b0b      	cmp	r3, #11
 800809c:	d903      	bls.n	80080a6 <_malloc_r+0x6e>
 800809e:	6023      	str	r3, [r4, #0]
 80080a0:	18e4      	adds	r4, r4, r3
 80080a2:	6025      	str	r5, [r4, #0]
 80080a4:	e003      	b.n	80080ae <_malloc_r+0x76>
 80080a6:	6863      	ldr	r3, [r4, #4]
 80080a8:	42a2      	cmp	r2, r4
 80080aa:	d10e      	bne.n	80080ca <_malloc_r+0x92>
 80080ac:	600b      	str	r3, [r1, #0]
 80080ae:	0030      	movs	r0, r6
 80080b0:	f000 f8a6 	bl	8008200 <__malloc_unlock>
 80080b4:	0020      	movs	r0, r4
 80080b6:	2207      	movs	r2, #7
 80080b8:	300b      	adds	r0, #11
 80080ba:	1d23      	adds	r3, r4, #4
 80080bc:	4390      	bics	r0, r2
 80080be:	1ac2      	subs	r2, r0, r3
 80080c0:	4298      	cmp	r0, r3
 80080c2:	d0e6      	beq.n	8008092 <_malloc_r+0x5a>
 80080c4:	1a1b      	subs	r3, r3, r0
 80080c6:	50a3      	str	r3, [r4, r2]
 80080c8:	e7e3      	b.n	8008092 <_malloc_r+0x5a>
 80080ca:	6053      	str	r3, [r2, #4]
 80080cc:	e7ef      	b.n	80080ae <_malloc_r+0x76>
 80080ce:	0022      	movs	r2, r4
 80080d0:	6864      	ldr	r4, [r4, #4]
 80080d2:	e7c2      	b.n	800805a <_malloc_r+0x22>
 80080d4:	2303      	movs	r3, #3
 80080d6:	1cc4      	adds	r4, r0, #3
 80080d8:	439c      	bics	r4, r3
 80080da:	42a0      	cmp	r0, r4
 80080dc:	d0e1      	beq.n	80080a2 <_malloc_r+0x6a>
 80080de:	1a21      	subs	r1, r4, r0
 80080e0:	0030      	movs	r0, r6
 80080e2:	f000 f807 	bl	80080f4 <_sbrk_r>
 80080e6:	1c43      	adds	r3, r0, #1
 80080e8:	d1db      	bne.n	80080a2 <_malloc_r+0x6a>
 80080ea:	e7c7      	b.n	800807c <_malloc_r+0x44>
 80080ec:	200015c0 	.word	0x200015c0
 80080f0:	200015c4 	.word	0x200015c4

080080f4 <_sbrk_r>:
 80080f4:	2300      	movs	r3, #0
 80080f6:	b570      	push	{r4, r5, r6, lr}
 80080f8:	4d06      	ldr	r5, [pc, #24]	; (8008114 <_sbrk_r+0x20>)
 80080fa:	0004      	movs	r4, r0
 80080fc:	0008      	movs	r0, r1
 80080fe:	602b      	str	r3, [r5, #0]
 8008100:	f7fa ffe4 	bl	80030cc <_sbrk>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d103      	bne.n	8008110 <_sbrk_r+0x1c>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d000      	beq.n	8008110 <_sbrk_r+0x1c>
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	bd70      	pop	{r4, r5, r6, pc}
 8008112:	46c0      	nop			; (mov r8, r8)
 8008114:	20001890 	.word	0x20001890

08008118 <siprintf>:
 8008118:	b40e      	push	{r1, r2, r3}
 800811a:	b500      	push	{lr}
 800811c:	490b      	ldr	r1, [pc, #44]	; (800814c <siprintf+0x34>)
 800811e:	b09c      	sub	sp, #112	; 0x70
 8008120:	ab1d      	add	r3, sp, #116	; 0x74
 8008122:	9002      	str	r0, [sp, #8]
 8008124:	9006      	str	r0, [sp, #24]
 8008126:	9107      	str	r1, [sp, #28]
 8008128:	9104      	str	r1, [sp, #16]
 800812a:	4809      	ldr	r0, [pc, #36]	; (8008150 <siprintf+0x38>)
 800812c:	4909      	ldr	r1, [pc, #36]	; (8008154 <siprintf+0x3c>)
 800812e:	cb04      	ldmia	r3!, {r2}
 8008130:	9105      	str	r1, [sp, #20]
 8008132:	6800      	ldr	r0, [r0, #0]
 8008134:	a902      	add	r1, sp, #8
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	f000 f8cc 	bl	80082d4 <_svfiprintf_r>
 800813c:	2300      	movs	r3, #0
 800813e:	9a02      	ldr	r2, [sp, #8]
 8008140:	7013      	strb	r3, [r2, #0]
 8008142:	b01c      	add	sp, #112	; 0x70
 8008144:	bc08      	pop	{r3}
 8008146:	b003      	add	sp, #12
 8008148:	4718      	bx	r3
 800814a:	46c0      	nop			; (mov r8, r8)
 800814c:	7fffffff 	.word	0x7fffffff
 8008150:	2000000c 	.word	0x2000000c
 8008154:	ffff0208 	.word	0xffff0208

08008158 <strstr>:
 8008158:	780a      	ldrb	r2, [r1, #0]
 800815a:	b530      	push	{r4, r5, lr}
 800815c:	2a00      	cmp	r2, #0
 800815e:	d10c      	bne.n	800817a <strstr+0x22>
 8008160:	bd30      	pop	{r4, r5, pc}
 8008162:	429a      	cmp	r2, r3
 8008164:	d108      	bne.n	8008178 <strstr+0x20>
 8008166:	2301      	movs	r3, #1
 8008168:	5ccc      	ldrb	r4, [r1, r3]
 800816a:	2c00      	cmp	r4, #0
 800816c:	d0f8      	beq.n	8008160 <strstr+0x8>
 800816e:	5cc5      	ldrb	r5, [r0, r3]
 8008170:	42a5      	cmp	r5, r4
 8008172:	d101      	bne.n	8008178 <strstr+0x20>
 8008174:	3301      	adds	r3, #1
 8008176:	e7f7      	b.n	8008168 <strstr+0x10>
 8008178:	3001      	adds	r0, #1
 800817a:	7803      	ldrb	r3, [r0, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d1f0      	bne.n	8008162 <strstr+0xa>
 8008180:	0018      	movs	r0, r3
 8008182:	e7ed      	b.n	8008160 <strstr+0x8>

08008184 <__utoa>:
 8008184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008186:	0016      	movs	r6, r2
 8008188:	b08d      	sub	sp, #52	; 0x34
 800818a:	0007      	movs	r7, r0
 800818c:	000c      	movs	r4, r1
 800818e:	2225      	movs	r2, #37	; 0x25
 8008190:	4916      	ldr	r1, [pc, #88]	; (80081ec <__utoa+0x68>)
 8008192:	a802      	add	r0, sp, #8
 8008194:	f7ff fee6 	bl	8007f64 <memcpy>
 8008198:	1eb3      	subs	r3, r6, #2
 800819a:	2500      	movs	r5, #0
 800819c:	2b22      	cmp	r3, #34	; 0x22
 800819e:	d820      	bhi.n	80081e2 <__utoa+0x5e>
 80081a0:	1e63      	subs	r3, r4, #1
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	ab02      	add	r3, sp, #8
 80081a6:	9301      	str	r3, [sp, #4]
 80081a8:	0038      	movs	r0, r7
 80081aa:	0031      	movs	r1, r6
 80081ac:	f7f8 f844 	bl	8000238 <__aeabi_uidivmod>
 80081b0:	000b      	movs	r3, r1
 80081b2:	9a01      	ldr	r2, [sp, #4]
 80081b4:	0029      	movs	r1, r5
 80081b6:	5cd3      	ldrb	r3, [r2, r3]
 80081b8:	9a00      	ldr	r2, [sp, #0]
 80081ba:	3501      	adds	r5, #1
 80081bc:	5553      	strb	r3, [r2, r5]
 80081be:	003b      	movs	r3, r7
 80081c0:	0007      	movs	r7, r0
 80081c2:	429e      	cmp	r6, r3
 80081c4:	d9f0      	bls.n	80081a8 <__utoa+0x24>
 80081c6:	2300      	movs	r3, #0
 80081c8:	0022      	movs	r2, r4
 80081ca:	5563      	strb	r3, [r4, r5]
 80081cc:	000b      	movs	r3, r1
 80081ce:	1ac8      	subs	r0, r1, r3
 80081d0:	4283      	cmp	r3, r0
 80081d2:	dd08      	ble.n	80081e6 <__utoa+0x62>
 80081d4:	7810      	ldrb	r0, [r2, #0]
 80081d6:	5ce5      	ldrb	r5, [r4, r3]
 80081d8:	7015      	strb	r5, [r2, #0]
 80081da:	54e0      	strb	r0, [r4, r3]
 80081dc:	3201      	adds	r2, #1
 80081de:	3b01      	subs	r3, #1
 80081e0:	e7f5      	b.n	80081ce <__utoa+0x4a>
 80081e2:	7025      	strb	r5, [r4, #0]
 80081e4:	002c      	movs	r4, r5
 80081e6:	0020      	movs	r0, r4
 80081e8:	b00d      	add	sp, #52	; 0x34
 80081ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081ec:	08008afc 	.word	0x08008afc

080081f0 <__malloc_lock>:
 80081f0:	b510      	push	{r4, lr}
 80081f2:	4802      	ldr	r0, [pc, #8]	; (80081fc <__malloc_lock+0xc>)
 80081f4:	f000 faf0 	bl	80087d8 <__retarget_lock_acquire_recursive>
 80081f8:	bd10      	pop	{r4, pc}
 80081fa:	46c0      	nop			; (mov r8, r8)
 80081fc:	20001898 	.word	0x20001898

08008200 <__malloc_unlock>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4802      	ldr	r0, [pc, #8]	; (800820c <__malloc_unlock+0xc>)
 8008204:	f000 fae9 	bl	80087da <__retarget_lock_release_recursive>
 8008208:	bd10      	pop	{r4, pc}
 800820a:	46c0      	nop			; (mov r8, r8)
 800820c:	20001898 	.word	0x20001898

08008210 <__ssputs_r>:
 8008210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008212:	688e      	ldr	r6, [r1, #8]
 8008214:	b085      	sub	sp, #20
 8008216:	0007      	movs	r7, r0
 8008218:	000c      	movs	r4, r1
 800821a:	9203      	str	r2, [sp, #12]
 800821c:	9301      	str	r3, [sp, #4]
 800821e:	429e      	cmp	r6, r3
 8008220:	d83c      	bhi.n	800829c <__ssputs_r+0x8c>
 8008222:	2390      	movs	r3, #144	; 0x90
 8008224:	898a      	ldrh	r2, [r1, #12]
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	421a      	tst	r2, r3
 800822a:	d034      	beq.n	8008296 <__ssputs_r+0x86>
 800822c:	2503      	movs	r5, #3
 800822e:	6909      	ldr	r1, [r1, #16]
 8008230:	6823      	ldr	r3, [r4, #0]
 8008232:	1a5b      	subs	r3, r3, r1
 8008234:	9302      	str	r3, [sp, #8]
 8008236:	6963      	ldr	r3, [r4, #20]
 8008238:	9802      	ldr	r0, [sp, #8]
 800823a:	435d      	muls	r5, r3
 800823c:	0feb      	lsrs	r3, r5, #31
 800823e:	195d      	adds	r5, r3, r5
 8008240:	9b01      	ldr	r3, [sp, #4]
 8008242:	106d      	asrs	r5, r5, #1
 8008244:	3301      	adds	r3, #1
 8008246:	181b      	adds	r3, r3, r0
 8008248:	42ab      	cmp	r3, r5
 800824a:	d900      	bls.n	800824e <__ssputs_r+0x3e>
 800824c:	001d      	movs	r5, r3
 800824e:	0553      	lsls	r3, r2, #21
 8008250:	d532      	bpl.n	80082b8 <__ssputs_r+0xa8>
 8008252:	0029      	movs	r1, r5
 8008254:	0038      	movs	r0, r7
 8008256:	f7ff feef 	bl	8008038 <_malloc_r>
 800825a:	1e06      	subs	r6, r0, #0
 800825c:	d109      	bne.n	8008272 <__ssputs_r+0x62>
 800825e:	230c      	movs	r3, #12
 8008260:	603b      	str	r3, [r7, #0]
 8008262:	2340      	movs	r3, #64	; 0x40
 8008264:	2001      	movs	r0, #1
 8008266:	89a2      	ldrh	r2, [r4, #12]
 8008268:	4240      	negs	r0, r0
 800826a:	4313      	orrs	r3, r2
 800826c:	81a3      	strh	r3, [r4, #12]
 800826e:	b005      	add	sp, #20
 8008270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008272:	9a02      	ldr	r2, [sp, #8]
 8008274:	6921      	ldr	r1, [r4, #16]
 8008276:	f7ff fe75 	bl	8007f64 <memcpy>
 800827a:	89a3      	ldrh	r3, [r4, #12]
 800827c:	4a14      	ldr	r2, [pc, #80]	; (80082d0 <__ssputs_r+0xc0>)
 800827e:	401a      	ands	r2, r3
 8008280:	2380      	movs	r3, #128	; 0x80
 8008282:	4313      	orrs	r3, r2
 8008284:	81a3      	strh	r3, [r4, #12]
 8008286:	9b02      	ldr	r3, [sp, #8]
 8008288:	6126      	str	r6, [r4, #16]
 800828a:	18f6      	adds	r6, r6, r3
 800828c:	6026      	str	r6, [r4, #0]
 800828e:	6165      	str	r5, [r4, #20]
 8008290:	9e01      	ldr	r6, [sp, #4]
 8008292:	1aed      	subs	r5, r5, r3
 8008294:	60a5      	str	r5, [r4, #8]
 8008296:	9b01      	ldr	r3, [sp, #4]
 8008298:	429e      	cmp	r6, r3
 800829a:	d900      	bls.n	800829e <__ssputs_r+0x8e>
 800829c:	9e01      	ldr	r6, [sp, #4]
 800829e:	0032      	movs	r2, r6
 80082a0:	9903      	ldr	r1, [sp, #12]
 80082a2:	6820      	ldr	r0, [r4, #0]
 80082a4:	f000 faa5 	bl	80087f2 <memmove>
 80082a8:	68a3      	ldr	r3, [r4, #8]
 80082aa:	2000      	movs	r0, #0
 80082ac:	1b9b      	subs	r3, r3, r6
 80082ae:	60a3      	str	r3, [r4, #8]
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	199e      	adds	r6, r3, r6
 80082b4:	6026      	str	r6, [r4, #0]
 80082b6:	e7da      	b.n	800826e <__ssputs_r+0x5e>
 80082b8:	002a      	movs	r2, r5
 80082ba:	0038      	movs	r0, r7
 80082bc:	f000 faac 	bl	8008818 <_realloc_r>
 80082c0:	1e06      	subs	r6, r0, #0
 80082c2:	d1e0      	bne.n	8008286 <__ssputs_r+0x76>
 80082c4:	0038      	movs	r0, r7
 80082c6:	6921      	ldr	r1, [r4, #16]
 80082c8:	f7ff fe6c 	bl	8007fa4 <_free_r>
 80082cc:	e7c7      	b.n	800825e <__ssputs_r+0x4e>
 80082ce:	46c0      	nop			; (mov r8, r8)
 80082d0:	fffffb7f 	.word	0xfffffb7f

080082d4 <_svfiprintf_r>:
 80082d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082d6:	b0a1      	sub	sp, #132	; 0x84
 80082d8:	9003      	str	r0, [sp, #12]
 80082da:	001d      	movs	r5, r3
 80082dc:	898b      	ldrh	r3, [r1, #12]
 80082de:	000f      	movs	r7, r1
 80082e0:	0016      	movs	r6, r2
 80082e2:	061b      	lsls	r3, r3, #24
 80082e4:	d511      	bpl.n	800830a <_svfiprintf_r+0x36>
 80082e6:	690b      	ldr	r3, [r1, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10e      	bne.n	800830a <_svfiprintf_r+0x36>
 80082ec:	2140      	movs	r1, #64	; 0x40
 80082ee:	f7ff fea3 	bl	8008038 <_malloc_r>
 80082f2:	6038      	str	r0, [r7, #0]
 80082f4:	6138      	str	r0, [r7, #16]
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d105      	bne.n	8008306 <_svfiprintf_r+0x32>
 80082fa:	230c      	movs	r3, #12
 80082fc:	9a03      	ldr	r2, [sp, #12]
 80082fe:	3801      	subs	r0, #1
 8008300:	6013      	str	r3, [r2, #0]
 8008302:	b021      	add	sp, #132	; 0x84
 8008304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008306:	2340      	movs	r3, #64	; 0x40
 8008308:	617b      	str	r3, [r7, #20]
 800830a:	2300      	movs	r3, #0
 800830c:	ac08      	add	r4, sp, #32
 800830e:	6163      	str	r3, [r4, #20]
 8008310:	3320      	adds	r3, #32
 8008312:	7663      	strb	r3, [r4, #25]
 8008314:	3310      	adds	r3, #16
 8008316:	76a3      	strb	r3, [r4, #26]
 8008318:	9507      	str	r5, [sp, #28]
 800831a:	0035      	movs	r5, r6
 800831c:	782b      	ldrb	r3, [r5, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d001      	beq.n	8008326 <_svfiprintf_r+0x52>
 8008322:	2b25      	cmp	r3, #37	; 0x25
 8008324:	d147      	bne.n	80083b6 <_svfiprintf_r+0xe2>
 8008326:	1bab      	subs	r3, r5, r6
 8008328:	9305      	str	r3, [sp, #20]
 800832a:	42b5      	cmp	r5, r6
 800832c:	d00c      	beq.n	8008348 <_svfiprintf_r+0x74>
 800832e:	0032      	movs	r2, r6
 8008330:	0039      	movs	r1, r7
 8008332:	9803      	ldr	r0, [sp, #12]
 8008334:	f7ff ff6c 	bl	8008210 <__ssputs_r>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d100      	bne.n	800833e <_svfiprintf_r+0x6a>
 800833c:	e0ae      	b.n	800849c <_svfiprintf_r+0x1c8>
 800833e:	6962      	ldr	r2, [r4, #20]
 8008340:	9b05      	ldr	r3, [sp, #20]
 8008342:	4694      	mov	ip, r2
 8008344:	4463      	add	r3, ip
 8008346:	6163      	str	r3, [r4, #20]
 8008348:	782b      	ldrb	r3, [r5, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d100      	bne.n	8008350 <_svfiprintf_r+0x7c>
 800834e:	e0a5      	b.n	800849c <_svfiprintf_r+0x1c8>
 8008350:	2201      	movs	r2, #1
 8008352:	2300      	movs	r3, #0
 8008354:	4252      	negs	r2, r2
 8008356:	6062      	str	r2, [r4, #4]
 8008358:	a904      	add	r1, sp, #16
 800835a:	3254      	adds	r2, #84	; 0x54
 800835c:	1852      	adds	r2, r2, r1
 800835e:	1c6e      	adds	r6, r5, #1
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	60e3      	str	r3, [r4, #12]
 8008364:	60a3      	str	r3, [r4, #8]
 8008366:	7013      	strb	r3, [r2, #0]
 8008368:	65a3      	str	r3, [r4, #88]	; 0x58
 800836a:	2205      	movs	r2, #5
 800836c:	7831      	ldrb	r1, [r6, #0]
 800836e:	4854      	ldr	r0, [pc, #336]	; (80084c0 <_svfiprintf_r+0x1ec>)
 8008370:	f000 fa34 	bl	80087dc <memchr>
 8008374:	1c75      	adds	r5, r6, #1
 8008376:	2800      	cmp	r0, #0
 8008378:	d11f      	bne.n	80083ba <_svfiprintf_r+0xe6>
 800837a:	6822      	ldr	r2, [r4, #0]
 800837c:	06d3      	lsls	r3, r2, #27
 800837e:	d504      	bpl.n	800838a <_svfiprintf_r+0xb6>
 8008380:	2353      	movs	r3, #83	; 0x53
 8008382:	a904      	add	r1, sp, #16
 8008384:	185b      	adds	r3, r3, r1
 8008386:	2120      	movs	r1, #32
 8008388:	7019      	strb	r1, [r3, #0]
 800838a:	0713      	lsls	r3, r2, #28
 800838c:	d504      	bpl.n	8008398 <_svfiprintf_r+0xc4>
 800838e:	2353      	movs	r3, #83	; 0x53
 8008390:	a904      	add	r1, sp, #16
 8008392:	185b      	adds	r3, r3, r1
 8008394:	212b      	movs	r1, #43	; 0x2b
 8008396:	7019      	strb	r1, [r3, #0]
 8008398:	7833      	ldrb	r3, [r6, #0]
 800839a:	2b2a      	cmp	r3, #42	; 0x2a
 800839c:	d016      	beq.n	80083cc <_svfiprintf_r+0xf8>
 800839e:	0035      	movs	r5, r6
 80083a0:	2100      	movs	r1, #0
 80083a2:	200a      	movs	r0, #10
 80083a4:	68e3      	ldr	r3, [r4, #12]
 80083a6:	782a      	ldrb	r2, [r5, #0]
 80083a8:	1c6e      	adds	r6, r5, #1
 80083aa:	3a30      	subs	r2, #48	; 0x30
 80083ac:	2a09      	cmp	r2, #9
 80083ae:	d94e      	bls.n	800844e <_svfiprintf_r+0x17a>
 80083b0:	2900      	cmp	r1, #0
 80083b2:	d111      	bne.n	80083d8 <_svfiprintf_r+0x104>
 80083b4:	e017      	b.n	80083e6 <_svfiprintf_r+0x112>
 80083b6:	3501      	adds	r5, #1
 80083b8:	e7b0      	b.n	800831c <_svfiprintf_r+0x48>
 80083ba:	4b41      	ldr	r3, [pc, #260]	; (80084c0 <_svfiprintf_r+0x1ec>)
 80083bc:	6822      	ldr	r2, [r4, #0]
 80083be:	1ac0      	subs	r0, r0, r3
 80083c0:	2301      	movs	r3, #1
 80083c2:	4083      	lsls	r3, r0
 80083c4:	4313      	orrs	r3, r2
 80083c6:	002e      	movs	r6, r5
 80083c8:	6023      	str	r3, [r4, #0]
 80083ca:	e7ce      	b.n	800836a <_svfiprintf_r+0x96>
 80083cc:	9b07      	ldr	r3, [sp, #28]
 80083ce:	1d19      	adds	r1, r3, #4
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	9107      	str	r1, [sp, #28]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	db01      	blt.n	80083dc <_svfiprintf_r+0x108>
 80083d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80083da:	e004      	b.n	80083e6 <_svfiprintf_r+0x112>
 80083dc:	425b      	negs	r3, r3
 80083de:	60e3      	str	r3, [r4, #12]
 80083e0:	2302      	movs	r3, #2
 80083e2:	4313      	orrs	r3, r2
 80083e4:	6023      	str	r3, [r4, #0]
 80083e6:	782b      	ldrb	r3, [r5, #0]
 80083e8:	2b2e      	cmp	r3, #46	; 0x2e
 80083ea:	d10a      	bne.n	8008402 <_svfiprintf_r+0x12e>
 80083ec:	786b      	ldrb	r3, [r5, #1]
 80083ee:	2b2a      	cmp	r3, #42	; 0x2a
 80083f0:	d135      	bne.n	800845e <_svfiprintf_r+0x18a>
 80083f2:	9b07      	ldr	r3, [sp, #28]
 80083f4:	3502      	adds	r5, #2
 80083f6:	1d1a      	adds	r2, r3, #4
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	9207      	str	r2, [sp, #28]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	db2b      	blt.n	8008458 <_svfiprintf_r+0x184>
 8008400:	9309      	str	r3, [sp, #36]	; 0x24
 8008402:	4e30      	ldr	r6, [pc, #192]	; (80084c4 <_svfiprintf_r+0x1f0>)
 8008404:	2203      	movs	r2, #3
 8008406:	0030      	movs	r0, r6
 8008408:	7829      	ldrb	r1, [r5, #0]
 800840a:	f000 f9e7 	bl	80087dc <memchr>
 800840e:	2800      	cmp	r0, #0
 8008410:	d006      	beq.n	8008420 <_svfiprintf_r+0x14c>
 8008412:	2340      	movs	r3, #64	; 0x40
 8008414:	1b80      	subs	r0, r0, r6
 8008416:	4083      	lsls	r3, r0
 8008418:	6822      	ldr	r2, [r4, #0]
 800841a:	3501      	adds	r5, #1
 800841c:	4313      	orrs	r3, r2
 800841e:	6023      	str	r3, [r4, #0]
 8008420:	7829      	ldrb	r1, [r5, #0]
 8008422:	2206      	movs	r2, #6
 8008424:	4828      	ldr	r0, [pc, #160]	; (80084c8 <_svfiprintf_r+0x1f4>)
 8008426:	1c6e      	adds	r6, r5, #1
 8008428:	7621      	strb	r1, [r4, #24]
 800842a:	f000 f9d7 	bl	80087dc <memchr>
 800842e:	2800      	cmp	r0, #0
 8008430:	d03c      	beq.n	80084ac <_svfiprintf_r+0x1d8>
 8008432:	4b26      	ldr	r3, [pc, #152]	; (80084cc <_svfiprintf_r+0x1f8>)
 8008434:	2b00      	cmp	r3, #0
 8008436:	d125      	bne.n	8008484 <_svfiprintf_r+0x1b0>
 8008438:	2207      	movs	r2, #7
 800843a:	9b07      	ldr	r3, [sp, #28]
 800843c:	3307      	adds	r3, #7
 800843e:	4393      	bics	r3, r2
 8008440:	3308      	adds	r3, #8
 8008442:	9307      	str	r3, [sp, #28]
 8008444:	6963      	ldr	r3, [r4, #20]
 8008446:	9a04      	ldr	r2, [sp, #16]
 8008448:	189b      	adds	r3, r3, r2
 800844a:	6163      	str	r3, [r4, #20]
 800844c:	e765      	b.n	800831a <_svfiprintf_r+0x46>
 800844e:	4343      	muls	r3, r0
 8008450:	0035      	movs	r5, r6
 8008452:	2101      	movs	r1, #1
 8008454:	189b      	adds	r3, r3, r2
 8008456:	e7a6      	b.n	80083a6 <_svfiprintf_r+0xd2>
 8008458:	2301      	movs	r3, #1
 800845a:	425b      	negs	r3, r3
 800845c:	e7d0      	b.n	8008400 <_svfiprintf_r+0x12c>
 800845e:	2300      	movs	r3, #0
 8008460:	200a      	movs	r0, #10
 8008462:	001a      	movs	r2, r3
 8008464:	3501      	adds	r5, #1
 8008466:	6063      	str	r3, [r4, #4]
 8008468:	7829      	ldrb	r1, [r5, #0]
 800846a:	1c6e      	adds	r6, r5, #1
 800846c:	3930      	subs	r1, #48	; 0x30
 800846e:	2909      	cmp	r1, #9
 8008470:	d903      	bls.n	800847a <_svfiprintf_r+0x1a6>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d0c5      	beq.n	8008402 <_svfiprintf_r+0x12e>
 8008476:	9209      	str	r2, [sp, #36]	; 0x24
 8008478:	e7c3      	b.n	8008402 <_svfiprintf_r+0x12e>
 800847a:	4342      	muls	r2, r0
 800847c:	0035      	movs	r5, r6
 800847e:	2301      	movs	r3, #1
 8008480:	1852      	adds	r2, r2, r1
 8008482:	e7f1      	b.n	8008468 <_svfiprintf_r+0x194>
 8008484:	ab07      	add	r3, sp, #28
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	003a      	movs	r2, r7
 800848a:	0021      	movs	r1, r4
 800848c:	4b10      	ldr	r3, [pc, #64]	; (80084d0 <_svfiprintf_r+0x1fc>)
 800848e:	9803      	ldr	r0, [sp, #12]
 8008490:	e000      	b.n	8008494 <_svfiprintf_r+0x1c0>
 8008492:	bf00      	nop
 8008494:	9004      	str	r0, [sp, #16]
 8008496:	9b04      	ldr	r3, [sp, #16]
 8008498:	3301      	adds	r3, #1
 800849a:	d1d3      	bne.n	8008444 <_svfiprintf_r+0x170>
 800849c:	89bb      	ldrh	r3, [r7, #12]
 800849e:	980d      	ldr	r0, [sp, #52]	; 0x34
 80084a0:	065b      	lsls	r3, r3, #25
 80084a2:	d400      	bmi.n	80084a6 <_svfiprintf_r+0x1d2>
 80084a4:	e72d      	b.n	8008302 <_svfiprintf_r+0x2e>
 80084a6:	2001      	movs	r0, #1
 80084a8:	4240      	negs	r0, r0
 80084aa:	e72a      	b.n	8008302 <_svfiprintf_r+0x2e>
 80084ac:	ab07      	add	r3, sp, #28
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	003a      	movs	r2, r7
 80084b2:	0021      	movs	r1, r4
 80084b4:	4b06      	ldr	r3, [pc, #24]	; (80084d0 <_svfiprintf_r+0x1fc>)
 80084b6:	9803      	ldr	r0, [sp, #12]
 80084b8:	f000 f87c 	bl	80085b4 <_printf_i>
 80084bc:	e7ea      	b.n	8008494 <_svfiprintf_r+0x1c0>
 80084be:	46c0      	nop			; (mov r8, r8)
 80084c0:	08008b21 	.word	0x08008b21
 80084c4:	08008b27 	.word	0x08008b27
 80084c8:	08008b2b 	.word	0x08008b2b
 80084cc:	00000000 	.word	0x00000000
 80084d0:	08008211 	.word	0x08008211

080084d4 <_printf_common>:
 80084d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084d6:	0015      	movs	r5, r2
 80084d8:	9301      	str	r3, [sp, #4]
 80084da:	688a      	ldr	r2, [r1, #8]
 80084dc:	690b      	ldr	r3, [r1, #16]
 80084de:	000c      	movs	r4, r1
 80084e0:	9000      	str	r0, [sp, #0]
 80084e2:	4293      	cmp	r3, r2
 80084e4:	da00      	bge.n	80084e8 <_printf_common+0x14>
 80084e6:	0013      	movs	r3, r2
 80084e8:	0022      	movs	r2, r4
 80084ea:	602b      	str	r3, [r5, #0]
 80084ec:	3243      	adds	r2, #67	; 0x43
 80084ee:	7812      	ldrb	r2, [r2, #0]
 80084f0:	2a00      	cmp	r2, #0
 80084f2:	d001      	beq.n	80084f8 <_printf_common+0x24>
 80084f4:	3301      	adds	r3, #1
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	6823      	ldr	r3, [r4, #0]
 80084fa:	069b      	lsls	r3, r3, #26
 80084fc:	d502      	bpl.n	8008504 <_printf_common+0x30>
 80084fe:	682b      	ldr	r3, [r5, #0]
 8008500:	3302      	adds	r3, #2
 8008502:	602b      	str	r3, [r5, #0]
 8008504:	6822      	ldr	r2, [r4, #0]
 8008506:	2306      	movs	r3, #6
 8008508:	0017      	movs	r7, r2
 800850a:	401f      	ands	r7, r3
 800850c:	421a      	tst	r2, r3
 800850e:	d027      	beq.n	8008560 <_printf_common+0x8c>
 8008510:	0023      	movs	r3, r4
 8008512:	3343      	adds	r3, #67	; 0x43
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	1e5a      	subs	r2, r3, #1
 8008518:	4193      	sbcs	r3, r2
 800851a:	6822      	ldr	r2, [r4, #0]
 800851c:	0692      	lsls	r2, r2, #26
 800851e:	d430      	bmi.n	8008582 <_printf_common+0xae>
 8008520:	0022      	movs	r2, r4
 8008522:	9901      	ldr	r1, [sp, #4]
 8008524:	9800      	ldr	r0, [sp, #0]
 8008526:	9e08      	ldr	r6, [sp, #32]
 8008528:	3243      	adds	r2, #67	; 0x43
 800852a:	47b0      	blx	r6
 800852c:	1c43      	adds	r3, r0, #1
 800852e:	d025      	beq.n	800857c <_printf_common+0xa8>
 8008530:	2306      	movs	r3, #6
 8008532:	6820      	ldr	r0, [r4, #0]
 8008534:	682a      	ldr	r2, [r5, #0]
 8008536:	68e1      	ldr	r1, [r4, #12]
 8008538:	2500      	movs	r5, #0
 800853a:	4003      	ands	r3, r0
 800853c:	2b04      	cmp	r3, #4
 800853e:	d103      	bne.n	8008548 <_printf_common+0x74>
 8008540:	1a8d      	subs	r5, r1, r2
 8008542:	43eb      	mvns	r3, r5
 8008544:	17db      	asrs	r3, r3, #31
 8008546:	401d      	ands	r5, r3
 8008548:	68a3      	ldr	r3, [r4, #8]
 800854a:	6922      	ldr	r2, [r4, #16]
 800854c:	4293      	cmp	r3, r2
 800854e:	dd01      	ble.n	8008554 <_printf_common+0x80>
 8008550:	1a9b      	subs	r3, r3, r2
 8008552:	18ed      	adds	r5, r5, r3
 8008554:	2700      	movs	r7, #0
 8008556:	42bd      	cmp	r5, r7
 8008558:	d120      	bne.n	800859c <_printf_common+0xc8>
 800855a:	2000      	movs	r0, #0
 800855c:	e010      	b.n	8008580 <_printf_common+0xac>
 800855e:	3701      	adds	r7, #1
 8008560:	68e3      	ldr	r3, [r4, #12]
 8008562:	682a      	ldr	r2, [r5, #0]
 8008564:	1a9b      	subs	r3, r3, r2
 8008566:	42bb      	cmp	r3, r7
 8008568:	ddd2      	ble.n	8008510 <_printf_common+0x3c>
 800856a:	0022      	movs	r2, r4
 800856c:	2301      	movs	r3, #1
 800856e:	9901      	ldr	r1, [sp, #4]
 8008570:	9800      	ldr	r0, [sp, #0]
 8008572:	9e08      	ldr	r6, [sp, #32]
 8008574:	3219      	adds	r2, #25
 8008576:	47b0      	blx	r6
 8008578:	1c43      	adds	r3, r0, #1
 800857a:	d1f0      	bne.n	800855e <_printf_common+0x8a>
 800857c:	2001      	movs	r0, #1
 800857e:	4240      	negs	r0, r0
 8008580:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008582:	2030      	movs	r0, #48	; 0x30
 8008584:	18e1      	adds	r1, r4, r3
 8008586:	3143      	adds	r1, #67	; 0x43
 8008588:	7008      	strb	r0, [r1, #0]
 800858a:	0021      	movs	r1, r4
 800858c:	1c5a      	adds	r2, r3, #1
 800858e:	3145      	adds	r1, #69	; 0x45
 8008590:	7809      	ldrb	r1, [r1, #0]
 8008592:	18a2      	adds	r2, r4, r2
 8008594:	3243      	adds	r2, #67	; 0x43
 8008596:	3302      	adds	r3, #2
 8008598:	7011      	strb	r1, [r2, #0]
 800859a:	e7c1      	b.n	8008520 <_printf_common+0x4c>
 800859c:	0022      	movs	r2, r4
 800859e:	2301      	movs	r3, #1
 80085a0:	9901      	ldr	r1, [sp, #4]
 80085a2:	9800      	ldr	r0, [sp, #0]
 80085a4:	9e08      	ldr	r6, [sp, #32]
 80085a6:	321a      	adds	r2, #26
 80085a8:	47b0      	blx	r6
 80085aa:	1c43      	adds	r3, r0, #1
 80085ac:	d0e6      	beq.n	800857c <_printf_common+0xa8>
 80085ae:	3701      	adds	r7, #1
 80085b0:	e7d1      	b.n	8008556 <_printf_common+0x82>
	...

080085b4 <_printf_i>:
 80085b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085b6:	b08b      	sub	sp, #44	; 0x2c
 80085b8:	9206      	str	r2, [sp, #24]
 80085ba:	000a      	movs	r2, r1
 80085bc:	3243      	adds	r2, #67	; 0x43
 80085be:	9307      	str	r3, [sp, #28]
 80085c0:	9005      	str	r0, [sp, #20]
 80085c2:	9204      	str	r2, [sp, #16]
 80085c4:	7e0a      	ldrb	r2, [r1, #24]
 80085c6:	000c      	movs	r4, r1
 80085c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085ca:	2a78      	cmp	r2, #120	; 0x78
 80085cc:	d806      	bhi.n	80085dc <_printf_i+0x28>
 80085ce:	2a62      	cmp	r2, #98	; 0x62
 80085d0:	d808      	bhi.n	80085e4 <_printf_i+0x30>
 80085d2:	2a00      	cmp	r2, #0
 80085d4:	d100      	bne.n	80085d8 <_printf_i+0x24>
 80085d6:	e0c0      	b.n	800875a <_printf_i+0x1a6>
 80085d8:	2a58      	cmp	r2, #88	; 0x58
 80085da:	d052      	beq.n	8008682 <_printf_i+0xce>
 80085dc:	0026      	movs	r6, r4
 80085de:	3642      	adds	r6, #66	; 0x42
 80085e0:	7032      	strb	r2, [r6, #0]
 80085e2:	e022      	b.n	800862a <_printf_i+0x76>
 80085e4:	0010      	movs	r0, r2
 80085e6:	3863      	subs	r0, #99	; 0x63
 80085e8:	2815      	cmp	r0, #21
 80085ea:	d8f7      	bhi.n	80085dc <_printf_i+0x28>
 80085ec:	f7f7 fd94 	bl	8000118 <__gnu_thumb1_case_shi>
 80085f0:	001f0016 	.word	0x001f0016
 80085f4:	fff6fff6 	.word	0xfff6fff6
 80085f8:	fff6fff6 	.word	0xfff6fff6
 80085fc:	fff6001f 	.word	0xfff6001f
 8008600:	fff6fff6 	.word	0xfff6fff6
 8008604:	00a8fff6 	.word	0x00a8fff6
 8008608:	009a0036 	.word	0x009a0036
 800860c:	fff6fff6 	.word	0xfff6fff6
 8008610:	fff600b9 	.word	0xfff600b9
 8008614:	fff60036 	.word	0xfff60036
 8008618:	009efff6 	.word	0x009efff6
 800861c:	0026      	movs	r6, r4
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	3642      	adds	r6, #66	; 0x42
 8008622:	1d11      	adds	r1, r2, #4
 8008624:	6019      	str	r1, [r3, #0]
 8008626:	6813      	ldr	r3, [r2, #0]
 8008628:	7033      	strb	r3, [r6, #0]
 800862a:	2301      	movs	r3, #1
 800862c:	e0a7      	b.n	800877e <_printf_i+0x1ca>
 800862e:	6808      	ldr	r0, [r1, #0]
 8008630:	6819      	ldr	r1, [r3, #0]
 8008632:	1d0a      	adds	r2, r1, #4
 8008634:	0605      	lsls	r5, r0, #24
 8008636:	d50b      	bpl.n	8008650 <_printf_i+0x9c>
 8008638:	680d      	ldr	r5, [r1, #0]
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	2d00      	cmp	r5, #0
 800863e:	da03      	bge.n	8008648 <_printf_i+0x94>
 8008640:	232d      	movs	r3, #45	; 0x2d
 8008642:	9a04      	ldr	r2, [sp, #16]
 8008644:	426d      	negs	r5, r5
 8008646:	7013      	strb	r3, [r2, #0]
 8008648:	4b61      	ldr	r3, [pc, #388]	; (80087d0 <_printf_i+0x21c>)
 800864a:	270a      	movs	r7, #10
 800864c:	9303      	str	r3, [sp, #12]
 800864e:	e032      	b.n	80086b6 <_printf_i+0x102>
 8008650:	680d      	ldr	r5, [r1, #0]
 8008652:	601a      	str	r2, [r3, #0]
 8008654:	0641      	lsls	r1, r0, #25
 8008656:	d5f1      	bpl.n	800863c <_printf_i+0x88>
 8008658:	b22d      	sxth	r5, r5
 800865a:	e7ef      	b.n	800863c <_printf_i+0x88>
 800865c:	680d      	ldr	r5, [r1, #0]
 800865e:	6819      	ldr	r1, [r3, #0]
 8008660:	1d08      	adds	r0, r1, #4
 8008662:	6018      	str	r0, [r3, #0]
 8008664:	062e      	lsls	r6, r5, #24
 8008666:	d501      	bpl.n	800866c <_printf_i+0xb8>
 8008668:	680d      	ldr	r5, [r1, #0]
 800866a:	e003      	b.n	8008674 <_printf_i+0xc0>
 800866c:	066d      	lsls	r5, r5, #25
 800866e:	d5fb      	bpl.n	8008668 <_printf_i+0xb4>
 8008670:	680d      	ldr	r5, [r1, #0]
 8008672:	b2ad      	uxth	r5, r5
 8008674:	4b56      	ldr	r3, [pc, #344]	; (80087d0 <_printf_i+0x21c>)
 8008676:	270a      	movs	r7, #10
 8008678:	9303      	str	r3, [sp, #12]
 800867a:	2a6f      	cmp	r2, #111	; 0x6f
 800867c:	d117      	bne.n	80086ae <_printf_i+0xfa>
 800867e:	2708      	movs	r7, #8
 8008680:	e015      	b.n	80086ae <_printf_i+0xfa>
 8008682:	3145      	adds	r1, #69	; 0x45
 8008684:	700a      	strb	r2, [r1, #0]
 8008686:	4a52      	ldr	r2, [pc, #328]	; (80087d0 <_printf_i+0x21c>)
 8008688:	9203      	str	r2, [sp, #12]
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	6821      	ldr	r1, [r4, #0]
 800868e:	ca20      	ldmia	r2!, {r5}
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	0608      	lsls	r0, r1, #24
 8008694:	d550      	bpl.n	8008738 <_printf_i+0x184>
 8008696:	07cb      	lsls	r3, r1, #31
 8008698:	d502      	bpl.n	80086a0 <_printf_i+0xec>
 800869a:	2320      	movs	r3, #32
 800869c:	4319      	orrs	r1, r3
 800869e:	6021      	str	r1, [r4, #0]
 80086a0:	2710      	movs	r7, #16
 80086a2:	2d00      	cmp	r5, #0
 80086a4:	d103      	bne.n	80086ae <_printf_i+0xfa>
 80086a6:	2320      	movs	r3, #32
 80086a8:	6822      	ldr	r2, [r4, #0]
 80086aa:	439a      	bics	r2, r3
 80086ac:	6022      	str	r2, [r4, #0]
 80086ae:	0023      	movs	r3, r4
 80086b0:	2200      	movs	r2, #0
 80086b2:	3343      	adds	r3, #67	; 0x43
 80086b4:	701a      	strb	r2, [r3, #0]
 80086b6:	6863      	ldr	r3, [r4, #4]
 80086b8:	60a3      	str	r3, [r4, #8]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	db03      	blt.n	80086c6 <_printf_i+0x112>
 80086be:	2204      	movs	r2, #4
 80086c0:	6821      	ldr	r1, [r4, #0]
 80086c2:	4391      	bics	r1, r2
 80086c4:	6021      	str	r1, [r4, #0]
 80086c6:	2d00      	cmp	r5, #0
 80086c8:	d102      	bne.n	80086d0 <_printf_i+0x11c>
 80086ca:	9e04      	ldr	r6, [sp, #16]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00c      	beq.n	80086ea <_printf_i+0x136>
 80086d0:	9e04      	ldr	r6, [sp, #16]
 80086d2:	0028      	movs	r0, r5
 80086d4:	0039      	movs	r1, r7
 80086d6:	f7f7 fdaf 	bl	8000238 <__aeabi_uidivmod>
 80086da:	9b03      	ldr	r3, [sp, #12]
 80086dc:	3e01      	subs	r6, #1
 80086de:	5c5b      	ldrb	r3, [r3, r1]
 80086e0:	7033      	strb	r3, [r6, #0]
 80086e2:	002b      	movs	r3, r5
 80086e4:	0005      	movs	r5, r0
 80086e6:	429f      	cmp	r7, r3
 80086e8:	d9f3      	bls.n	80086d2 <_printf_i+0x11e>
 80086ea:	2f08      	cmp	r7, #8
 80086ec:	d109      	bne.n	8008702 <_printf_i+0x14e>
 80086ee:	6823      	ldr	r3, [r4, #0]
 80086f0:	07db      	lsls	r3, r3, #31
 80086f2:	d506      	bpl.n	8008702 <_printf_i+0x14e>
 80086f4:	6863      	ldr	r3, [r4, #4]
 80086f6:	6922      	ldr	r2, [r4, #16]
 80086f8:	4293      	cmp	r3, r2
 80086fa:	dc02      	bgt.n	8008702 <_printf_i+0x14e>
 80086fc:	2330      	movs	r3, #48	; 0x30
 80086fe:	3e01      	subs	r6, #1
 8008700:	7033      	strb	r3, [r6, #0]
 8008702:	9b04      	ldr	r3, [sp, #16]
 8008704:	1b9b      	subs	r3, r3, r6
 8008706:	6123      	str	r3, [r4, #16]
 8008708:	9b07      	ldr	r3, [sp, #28]
 800870a:	0021      	movs	r1, r4
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	9805      	ldr	r0, [sp, #20]
 8008710:	9b06      	ldr	r3, [sp, #24]
 8008712:	aa09      	add	r2, sp, #36	; 0x24
 8008714:	f7ff fede 	bl	80084d4 <_printf_common>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d135      	bne.n	8008788 <_printf_i+0x1d4>
 800871c:	2001      	movs	r0, #1
 800871e:	4240      	negs	r0, r0
 8008720:	b00b      	add	sp, #44	; 0x2c
 8008722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008724:	2220      	movs	r2, #32
 8008726:	6809      	ldr	r1, [r1, #0]
 8008728:	430a      	orrs	r2, r1
 800872a:	6022      	str	r2, [r4, #0]
 800872c:	0022      	movs	r2, r4
 800872e:	2178      	movs	r1, #120	; 0x78
 8008730:	3245      	adds	r2, #69	; 0x45
 8008732:	7011      	strb	r1, [r2, #0]
 8008734:	4a27      	ldr	r2, [pc, #156]	; (80087d4 <_printf_i+0x220>)
 8008736:	e7a7      	b.n	8008688 <_printf_i+0xd4>
 8008738:	0648      	lsls	r0, r1, #25
 800873a:	d5ac      	bpl.n	8008696 <_printf_i+0xe2>
 800873c:	b2ad      	uxth	r5, r5
 800873e:	e7aa      	b.n	8008696 <_printf_i+0xe2>
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	680d      	ldr	r5, [r1, #0]
 8008744:	1d10      	adds	r0, r2, #4
 8008746:	6949      	ldr	r1, [r1, #20]
 8008748:	6018      	str	r0, [r3, #0]
 800874a:	6813      	ldr	r3, [r2, #0]
 800874c:	062e      	lsls	r6, r5, #24
 800874e:	d501      	bpl.n	8008754 <_printf_i+0x1a0>
 8008750:	6019      	str	r1, [r3, #0]
 8008752:	e002      	b.n	800875a <_printf_i+0x1a6>
 8008754:	066d      	lsls	r5, r5, #25
 8008756:	d5fb      	bpl.n	8008750 <_printf_i+0x19c>
 8008758:	8019      	strh	r1, [r3, #0]
 800875a:	2300      	movs	r3, #0
 800875c:	9e04      	ldr	r6, [sp, #16]
 800875e:	6123      	str	r3, [r4, #16]
 8008760:	e7d2      	b.n	8008708 <_printf_i+0x154>
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	1d11      	adds	r1, r2, #4
 8008766:	6019      	str	r1, [r3, #0]
 8008768:	6816      	ldr	r6, [r2, #0]
 800876a:	2100      	movs	r1, #0
 800876c:	0030      	movs	r0, r6
 800876e:	6862      	ldr	r2, [r4, #4]
 8008770:	f000 f834 	bl	80087dc <memchr>
 8008774:	2800      	cmp	r0, #0
 8008776:	d001      	beq.n	800877c <_printf_i+0x1c8>
 8008778:	1b80      	subs	r0, r0, r6
 800877a:	6060      	str	r0, [r4, #4]
 800877c:	6863      	ldr	r3, [r4, #4]
 800877e:	6123      	str	r3, [r4, #16]
 8008780:	2300      	movs	r3, #0
 8008782:	9a04      	ldr	r2, [sp, #16]
 8008784:	7013      	strb	r3, [r2, #0]
 8008786:	e7bf      	b.n	8008708 <_printf_i+0x154>
 8008788:	6923      	ldr	r3, [r4, #16]
 800878a:	0032      	movs	r2, r6
 800878c:	9906      	ldr	r1, [sp, #24]
 800878e:	9805      	ldr	r0, [sp, #20]
 8008790:	9d07      	ldr	r5, [sp, #28]
 8008792:	47a8      	blx	r5
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d0c1      	beq.n	800871c <_printf_i+0x168>
 8008798:	6823      	ldr	r3, [r4, #0]
 800879a:	079b      	lsls	r3, r3, #30
 800879c:	d415      	bmi.n	80087ca <_printf_i+0x216>
 800879e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a0:	68e0      	ldr	r0, [r4, #12]
 80087a2:	4298      	cmp	r0, r3
 80087a4:	dabc      	bge.n	8008720 <_printf_i+0x16c>
 80087a6:	0018      	movs	r0, r3
 80087a8:	e7ba      	b.n	8008720 <_printf_i+0x16c>
 80087aa:	0022      	movs	r2, r4
 80087ac:	2301      	movs	r3, #1
 80087ae:	9906      	ldr	r1, [sp, #24]
 80087b0:	9805      	ldr	r0, [sp, #20]
 80087b2:	9e07      	ldr	r6, [sp, #28]
 80087b4:	3219      	adds	r2, #25
 80087b6:	47b0      	blx	r6
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d0af      	beq.n	800871c <_printf_i+0x168>
 80087bc:	3501      	adds	r5, #1
 80087be:	68e3      	ldr	r3, [r4, #12]
 80087c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087c2:	1a9b      	subs	r3, r3, r2
 80087c4:	42ab      	cmp	r3, r5
 80087c6:	dcf0      	bgt.n	80087aa <_printf_i+0x1f6>
 80087c8:	e7e9      	b.n	800879e <_printf_i+0x1ea>
 80087ca:	2500      	movs	r5, #0
 80087cc:	e7f7      	b.n	80087be <_printf_i+0x20a>
 80087ce:	46c0      	nop			; (mov r8, r8)
 80087d0:	08008b32 	.word	0x08008b32
 80087d4:	08008b43 	.word	0x08008b43

080087d8 <__retarget_lock_acquire_recursive>:
 80087d8:	4770      	bx	lr

080087da <__retarget_lock_release_recursive>:
 80087da:	4770      	bx	lr

080087dc <memchr>:
 80087dc:	b2c9      	uxtb	r1, r1
 80087de:	1882      	adds	r2, r0, r2
 80087e0:	4290      	cmp	r0, r2
 80087e2:	d101      	bne.n	80087e8 <memchr+0xc>
 80087e4:	2000      	movs	r0, #0
 80087e6:	4770      	bx	lr
 80087e8:	7803      	ldrb	r3, [r0, #0]
 80087ea:	428b      	cmp	r3, r1
 80087ec:	d0fb      	beq.n	80087e6 <memchr+0xa>
 80087ee:	3001      	adds	r0, #1
 80087f0:	e7f6      	b.n	80087e0 <memchr+0x4>

080087f2 <memmove>:
 80087f2:	b510      	push	{r4, lr}
 80087f4:	4288      	cmp	r0, r1
 80087f6:	d902      	bls.n	80087fe <memmove+0xc>
 80087f8:	188b      	adds	r3, r1, r2
 80087fa:	4298      	cmp	r0, r3
 80087fc:	d303      	bcc.n	8008806 <memmove+0x14>
 80087fe:	2300      	movs	r3, #0
 8008800:	e007      	b.n	8008812 <memmove+0x20>
 8008802:	5c8b      	ldrb	r3, [r1, r2]
 8008804:	5483      	strb	r3, [r0, r2]
 8008806:	3a01      	subs	r2, #1
 8008808:	d2fb      	bcs.n	8008802 <memmove+0x10>
 800880a:	bd10      	pop	{r4, pc}
 800880c:	5ccc      	ldrb	r4, [r1, r3]
 800880e:	54c4      	strb	r4, [r0, r3]
 8008810:	3301      	adds	r3, #1
 8008812:	429a      	cmp	r2, r3
 8008814:	d1fa      	bne.n	800880c <memmove+0x1a>
 8008816:	e7f8      	b.n	800880a <memmove+0x18>

08008818 <_realloc_r>:
 8008818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881a:	0007      	movs	r7, r0
 800881c:	000d      	movs	r5, r1
 800881e:	0016      	movs	r6, r2
 8008820:	2900      	cmp	r1, #0
 8008822:	d105      	bne.n	8008830 <_realloc_r+0x18>
 8008824:	0011      	movs	r1, r2
 8008826:	f7ff fc07 	bl	8008038 <_malloc_r>
 800882a:	0004      	movs	r4, r0
 800882c:	0020      	movs	r0, r4
 800882e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008830:	2a00      	cmp	r2, #0
 8008832:	d103      	bne.n	800883c <_realloc_r+0x24>
 8008834:	f7ff fbb6 	bl	8007fa4 <_free_r>
 8008838:	0034      	movs	r4, r6
 800883a:	e7f7      	b.n	800882c <_realloc_r+0x14>
 800883c:	f000 f812 	bl	8008864 <_malloc_usable_size_r>
 8008840:	002c      	movs	r4, r5
 8008842:	42b0      	cmp	r0, r6
 8008844:	d2f2      	bcs.n	800882c <_realloc_r+0x14>
 8008846:	0031      	movs	r1, r6
 8008848:	0038      	movs	r0, r7
 800884a:	f7ff fbf5 	bl	8008038 <_malloc_r>
 800884e:	1e04      	subs	r4, r0, #0
 8008850:	d0ec      	beq.n	800882c <_realloc_r+0x14>
 8008852:	0029      	movs	r1, r5
 8008854:	0032      	movs	r2, r6
 8008856:	f7ff fb85 	bl	8007f64 <memcpy>
 800885a:	0029      	movs	r1, r5
 800885c:	0038      	movs	r0, r7
 800885e:	f7ff fba1 	bl	8007fa4 <_free_r>
 8008862:	e7e3      	b.n	800882c <_realloc_r+0x14>

08008864 <_malloc_usable_size_r>:
 8008864:	1f0b      	subs	r3, r1, #4
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	1f18      	subs	r0, r3, #4
 800886a:	2b00      	cmp	r3, #0
 800886c:	da01      	bge.n	8008872 <_malloc_usable_size_r+0xe>
 800886e:	580b      	ldr	r3, [r1, r0]
 8008870:	18c0      	adds	r0, r0, r3
 8008872:	4770      	bx	lr

08008874 <_init>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	46c0      	nop			; (mov r8, r8)
 8008878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887a:	bc08      	pop	{r3}
 800887c:	469e      	mov	lr, r3
 800887e:	4770      	bx	lr

08008880 <_fini>:
 8008880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008882:	46c0      	nop			; (mov r8, r8)
 8008884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008886:	bc08      	pop	{r3}
 8008888:	469e      	mov	lr, r3
 800888a:	4770      	bx	lr
