{
  "design": {
    "design_info": {
      "boundary_crc": "0x449AAE71449AAE71",
      "device": "xc7z020clg400-1",
      "name": "design_motor_encoders",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "motor_encoders_0": "",
      "sim_clk_gen_0": ""
    },
    "ports": {
      "b_0": {
        "direction": "I"
      },
      "a_0": {
        "direction": "I"
      },
      "vel_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "motor_encoders_0": {
        "vlnv": "xilinx.com:module_ref:motor_encoders:1.0",
        "ip_revision": "1",
        "xci_name": "design_motor_encoders_motor_encoders_0_0",
        "xci_path": "ip\\design_motor_encoders_motor_encoders_0_0\\design_motor_encoders_motor_encoders_0_0.xci",
        "inst_hier_path": "motor_encoders_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "motor_encoders",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_motor_encoders_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "vel": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "5",
        "xci_name": "design_motor_encoders_sim_clk_gen_0_0",
        "xci_path": "ip\\design_motor_encoders_sim_clk_gen_0_0\\design_motor_encoders_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a_0",
          "motor_encoders_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b_0",
          "motor_encoders_0/b"
        ]
      },
      "motor_encoders_0_vel": {
        "ports": [
          "motor_encoders_0/vel",
          "vel_0"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "motor_encoders_0/clk"
        ]
      }
    }
  }
}