INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 29 09:35:19 2017
# Process ID: 8336
# Log file: H:/ProjetVHDL/Projet_Piano/vivado.log
# Journal file: H:/ProjetVHDL/Projet_Piano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ProjetVHDL/Projet_Piano/Projet_Piano.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
close [ open H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd w ]
add_files H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd
update_compile_order -fileset sources_1
set_property top generator [current_fileset]
update_compile_order -fileset sources_1
set_property simulator_language VHDL [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Diviseur_f' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Diviseur_f_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity compteurs
ERROR: [VRFC 10-616] entity diviseur_f is not yet compiled [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:52]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:54]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:55]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:56]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:57]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:58]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:59]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:60]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:61]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:62]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:63]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:64]
ERROR: [VRFC 10-91] unsigned is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:65]
ERROR: [VRFC 10-91] std_logic is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:67]
ERROR: [VRFC 10-91] std_logic is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:68]
ERROR: [VRFC 10-91] std_logic is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:69]
ERROR: [VRFC 10-91] std_logic is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:70]
ERROR: [VRFC 10-91] std_logic is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:71]
ERROR: [VRFC 10-91] std_logic is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd:72]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/diviseur_f.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'generator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav'
"xvhdl -m64 --relax -prj generator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generator
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:42]
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:44]
ERROR: [VRFC 10-91] to_signed is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-91] o_valid is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:40]
INFO: [VRFC 10-240] VHDL file H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'generator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav'
"xvhdl -m64 --relax -prj generator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generator
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:42]
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:44]
ERROR: [VRFC 10-925] indexed name is not a integer [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-91] o_valid is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:40]
INFO: [VRFC 10-240] VHDL file H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'generator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav'
"xvhdl -m64 --relax -prj generator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generator
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:42]
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:44]
ERROR: [VRFC 10-91] to_real is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-91] o_valid is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:40]
INFO: [VRFC 10-240] VHDL file H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'generator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav'
"xvhdl -m64 --relax -prj generator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generator
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:42]
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:44]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 7 visible types match here [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-298] ambiguous type: 'memory_type' or 'std_logic_vector' [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-1470] type conversion (to std_logic_vector) cannot have aggregate operand [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-91] o_valid is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:40]
INFO: [VRFC 10-240] VHDL file H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'H:/ProjetVHDL/Projet_Piano/Projet_Piano.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 12:33:07 2017...
