# verilog-logic-circuit-project

Ferdowsi University of Mashhad Logic Circuit Lock

designing a Semi-mechanical Lock with verilog language 
