m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/sim_cordic_z
T_opt
!s110 1752031108
V9g[77WO0PLeVcBX^TnX@82
04 20 4 work cordic_serial_abs_tf fast 0
=1-ac675dfda9e9-686ddf83-2a0-5acc
R0
!s12f OEM25U3 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vcordic_serial_abs
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
Z3 !s110 1752031106
!i10b 1
!s100 CbEdZ`07kazh`SJ?=ao[?1
I^P4e1[_9gJ0N[Rli^cOGT3
R1
w1752031075
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
!i122 1
L0 1 83
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1752031106.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula50_cordic|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/SD3/VERILOG/aula50_cordic -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vcordic_serial_abs_tf
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
R3
!i10b 1
!s100 Y>bGbI]U=Dd7K[jD;m5<[3
IlVV`OdOalA^fXlFVhFG8]2
R1
w1752030598
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
!i122 2
L0 18 69
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula50_cordic|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!i113 0
R7
R8
R2
vrom_16x16
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
R3
!i10b 1
!s100 WfgKmPkS;3]?Z;5^6o<`63
IRaQZdLY^XmS4lz;;@[^4h0
R1
w1752024868
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v
!i122 0
L0 3 64
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula50_cordic|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/ROM_powerof2.v|
!i113 0
R7
R8
R2
