/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [27:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [26:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [26:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_10z[1] | celloutsig_0_14z[0]);
  assign celloutsig_0_37z = ~celloutsig_0_14z[0];
  assign celloutsig_1_0z = ~in_data[109];
  assign celloutsig_1_6z = ~celloutsig_1_5z[1];
  assign celloutsig_1_15z = in_data[149:123] & { in_data[123:117], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z[13:10], celloutsig_1_11z[17], celloutsig_1_4z[8:6], in_data[161:159], celloutsig_1_11z[3], in_data[157], celloutsig_1_11z[1] };
  assign celloutsig_0_10z = { celloutsig_0_7z[7:6], celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_3z[7:5] > celloutsig_1_15z[10:8];
  assign celloutsig_0_5z = ! { celloutsig_0_0z[6], celloutsig_0_4z };
  assign celloutsig_0_38z = { celloutsig_0_9z, celloutsig_0_15z } < { celloutsig_0_37z, celloutsig_0_34z };
  assign celloutsig_0_34z = celloutsig_0_23z[2] ? celloutsig_0_19z[8:6] : celloutsig_0_10z[5:3];
  assign celloutsig_0_9z = celloutsig_0_3z[18] ? celloutsig_0_3z[8:6] : celloutsig_0_3z[21:19];
  assign celloutsig_0_11z = celloutsig_0_7z[0] ? { celloutsig_0_0z[5:2], celloutsig_0_2z } : { celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_13z = celloutsig_0_4z[0] ? celloutsig_0_10z[3:0] : celloutsig_0_3z[22:19];
  assign celloutsig_0_14z = celloutsig_0_12z[1] ? celloutsig_0_7z[14:12] : celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_7z[6] ? { celloutsig_0_3z[21:7], celloutsig_0_13z, celloutsig_0_5z } : { in_data[60:51], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_17z = ~ { in_data[60:55], celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[182:181], celloutsig_1_13z, celloutsig_1_8z } | celloutsig_1_11z[14:11];
  assign celloutsig_1_8z = in_data[106] & celloutsig_1_3z[6];
  assign celloutsig_1_13z = celloutsig_1_5z[2] & in_data[139];
  assign celloutsig_1_1z = { in_data[187], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[165:164], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[18:16] >> in_data[72:70];
  assign celloutsig_0_4z = celloutsig_0_2z ~^ celloutsig_0_1z[3:1];
  assign celloutsig_0_6z = celloutsig_0_1z[3:1] ~^ celloutsig_0_3z[19:17];
  assign celloutsig_0_8z = in_data[66:64] ~^ celloutsig_0_6z;
  assign celloutsig_0_0z = in_data[64:58] ^ in_data[51:45];
  assign celloutsig_0_3z = in_data[51:25] ^ in_data[80:54];
  assign celloutsig_0_12z = celloutsig_0_8z ^ celloutsig_0_9z;
  assign celloutsig_0_19z = { celloutsig_0_16z[10:3], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z } ^ { celloutsig_0_7z[10], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_1z[1:0], celloutsig_0_2z } ^ celloutsig_0_7z[9:5];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[154:152];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_7z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[72:69], celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[80:77];
  assign celloutsig_1_2z = ~((celloutsig_1_1z[1] & in_data[121]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign { celloutsig_1_3z[5], celloutsig_1_3z[7:6] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } ~^ { celloutsig_1_0z, in_data[165], celloutsig_1_2z };
  assign { celloutsig_1_4z[13:10], celloutsig_1_11z[17], celloutsig_1_4z[8:6], celloutsig_1_11z[3], celloutsig_1_11z[1] } = { in_data[169:162], in_data[158], in_data[156] } ~^ { in_data[170:166], celloutsig_1_3z[7:5], celloutsig_1_3z[5], celloutsig_1_0z };
  assign { celloutsig_1_11z[6], celloutsig_1_11z[2], celloutsig_1_11z[8:7], celloutsig_1_11z[0], celloutsig_1_11z[16:9] } = { celloutsig_1_3z[5], celloutsig_1_3z[5], celloutsig_1_3z[7:6], celloutsig_1_8z, celloutsig_1_4z[8:6], in_data[161:159], celloutsig_1_11z[3], in_data[157] } ~^ { in_data[161], in_data[157], celloutsig_1_4z[7:6], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z[13:10], celloutsig_1_11z[17], celloutsig_1_4z[8] };
  assign celloutsig_1_11z[5:4] = in_data[160:159];
  assign celloutsig_1_3z[4:0] = { 3'h7, celloutsig_1_3z[5], 1'h1 };
  assign { celloutsig_1_4z[9], celloutsig_1_4z[5:0] } = { celloutsig_1_11z[17], in_data[161:159], celloutsig_1_11z[3], in_data[157], celloutsig_1_11z[1] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
