\section{FPGA overview Material}
This is a suggested flow for the basic FPGA overview:

\begin{enumerate}
    \item \href{https://www.youtube.com/watch?v=CfmlsDW3Z4c}{What is an FPGA?}  
    \item \href{https://www.youtube.com/watch?v=RVM-ESUMOMU}{What is an SoC?} 
    \item \href{https://www.youtube.com/watch?v=-VE97r5XpEU}{What is Zynq, basic Zynq architecture} 
    \item Xilinx zynq 7 series FPGA: 
    \begin{enumerate}
        \item \href{https://www.youtube.com/watch?v=yCXIodRwWYU}{Xilinx 7 series FPGA overview} 
        \item \href{https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html#documentation}{Zynq 7000 documentation} 
        \item \href{https://www.youtube.com/watch?v=SIQD3_iQcU4}{Zynq 7000 Architecture} 
    \end{enumerate}
    \item Software Introduction Overview:
    \begin{enumerate}
        \item \href{https://www.youtube.com/watch?v=ClsRJ3KKf08&list=PLRr5m7hDN9TKiMF5fhq3EyoOjQVHyZkry&index=16}{Zynq software Ecosystem Overview}         
        \item \href{https://www.youtube.com/watch?v=K_nTqlimVlM&list=PLRr5m7hDN9TKiMF5fhq3EyoOjQVHyZkry&index=22}{Zynq Development Tools Overview}          
        \item \href{https://www.youtube.com/watch?v=Grs0gjeMPOY}{Xilinx Vivado software, Basic tool flow}  
    \end{enumerate}
    \item Xilinx SDK Overview:
    \begin{enumerate}
        \item \href{https://www.youtube.com/watch?v=K9NUiDW42BA&list=PLRr5m7hDN9TKiMF5fhq3EyoOjQVHyZkry&index=3}{Xilinx SDK overview}                                        
        \item \href{https://www.youtube.com/watch?v=hsvwCAH-uSw&list=PLRr5m7hDN9TKiMF5fhq3EyoOjQVHyZkry&index=12}{Bare Metal Application Development using Xilinx SDK}        
        \item \href{https://www.youtube.com/watch?v=lBR3GlVQuTQ&list=PLRr5m7hDN9TKiMF5fhq3EyoOjQVHyZkry&index=8}{Create Linux Applications using Xilinx SDK}                 
        \item \href{https://www.youtube.com/watch?v=u0bW6lQvsVI}{Building a Hardware and Software Project Vivado, SDK flow}
    \end{enumerate}
    \item I highly recommend this video. This is a nice explanation and demonstration of Zynq PS - PL communication with an example in 2 parts: 
    \begin{enumerate}
        \item \href{https://www.youtube.com/watch?v=_odNhKOZjEo}{Part 1} 
        \item \href{https://www.youtube.com/watch?v=AOy5l36DroY}{Part 2} 
    \end{enumerate}
\end{enumerate}

\section{Important References for additional information}
\begin{enumerate}
    \item \href{https://www.youtube.com/watch?v=w2qGO0HwTRY&list=PLRr5m7hDN9TKiMF5fhq3EyoOjQVHyZkry&index=10}{Why zynq}                              
    \item \href{https://youtu.be/-VE97r5XpEU}{Zynq Hardware Architecture Highlights}
    \item \href{https://www.xilinx.com/video.html}{Xilinx official video Portal}         
    \item \href{https://www.youtube.com/user/XilinxInc}{Xilinx YouTube Channel}               
    \item \href{https://www.youtube.com/channel/UC0wEPiFb0J6AZZ3oPXRoRpw}{Intel YouTube Channel}                
    \item Some informal Knowledge sources (YouTube channels, Websites etc.):
    \begin{enumerate}
        \item \href{https://www.youtube.com/channel/UC1ptV25-NEHRIEnM1kXMCrQ}{The development channel} 
        \item \href{https://www.youtube.com/channel/UCsdA-aNqtMA1_2T15aXePWw}{Nandland} 
        \item \href{https://vlsideepdive.com/}{VLSI Deepdive}
        \item \href{http://www.vlsi-expert.com/}{VLSI Expert}    
        \item \href{https://www.chipverify.com/verilog/verilog-tutorial}{Chip Verify}    
    \end{enumerate}
\end{enumerate}


\section{Books}
\begin{itemize}
    \item Digital design by Morris Mano
    \item Digital Systems Design with FPGAs and CPLDs by Ian Grout
    \item Verilog HDL with Samir palnitkar
    \item Gateway to VLSI want to be an FPGA Engineer? by Kshitij Goel \& Bharat Agarwal
    \item A VHDL Primer by J. Bhaskar
    \item Advanced FPGA Design by Steve Kilts
    \item Digital System Design with FPGA Implementation Using Verilog and VHDL by Bora Tar
    \item Digital Systems Design Using VHDL by Charles Roth
    \item Digital VLSI Design with Verilog by John Williams
    \item Digital VLSI Systems Design  A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog by Dr. S. Ramachandran
    \item FPGA Prototyping with Verilog examples by Pong P. Chu
    \item Modern VLSI Design by Wayne Wolf
    \item Digital Integrated Circuits by Rabaey
    \item Static Timing Analysis for Nanometer Designs A Practical Approach by J. Bhasker
    \item SystemVerilog Language Manualby Accellera
\end{itemize}