LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part2 IS
PORT ( A, B, Cin: IN STD_LOGIC;
		 S, Cout: OUT STD_LOGIC);
END part2;

ARCHITECTURE Structure OF part2 IS
BEGIN
	
	S <= A XOR B XOR Cin;
	
	Cout <= (A AND B) OR ((A XOR B) AND Cin);
	
END Structure;