

================================================================
== Vivado HLS Report for 'calculate_value'
================================================================
* Date:           Wed May 28 00:57:49 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        design_exploration_hls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.212 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     84|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|       8|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|       8|    214|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |calculate_value_meOg_U1  |calculate_value_meOg  |        0|      0|  0|  21|    0|
    |calculate_value_meOg_U2  |calculate_value_meOg  |        0|      0|  0|  21|    0|
    |calculate_value_meOg_U3  |calculate_value_meOg  |        0|      0|  0|  21|    0|
    |calculate_value_meOg_U4  |calculate_value_meOg  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  84|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |mul_table_V_1_U  |calculate_value_mbkb  |        1|  0|   0|    0|     4|    2|     1|            8|
    |mul_table_V_2_U  |calculate_value_mcud  |        1|  0|   0|    0|     4|    3|     1|           12|
    |mul_table_V_3_U  |calculate_value_mdEe  |        1|  0|   0|    0|     4|    4|     1|           16|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|    12|    9|     3|           36|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |mul_table_V_1_address0   |  27|          5|    2|         10|
    |mul_table_V_2_address0   |  27|          5|    2|         10|
    |mul_table_V_3_address0   |  27|          5|    2|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         24|    9|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |prev_in_3_V_read_reg_427     |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_start           |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_done            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_idle            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_ready           | out |    1| ap_ctrl_hs | calculate_value | return value |
|weights_0_V        |  in |    2|   ap_none  |   weights_0_V   |    pointer   |
|weights_1_V        |  in |    2|   ap_none  |   weights_1_V   |    pointer   |
|weights_2_V        |  in |    2|   ap_none  |   weights_2_V   |    pointer   |
|weights_3_V        |  in |    2|   ap_none  |   weights_3_V   |    pointer   |
|prev_in_0_V        |  in |    2|   ap_none  |   prev_in_0_V   |    pointer   |
|prev_in_1_V        |  in |    2|   ap_none  |   prev_in_1_V   |    pointer   |
|prev_in_2_V        |  in |    2|   ap_none  |   prev_in_2_V   |    pointer   |
|prev_in_3_V        |  in |    2|   ap_none  |   prev_in_3_V   |    pointer   |
|result_0_V         | out |    4|   ap_vld   |    result_0_V   |    pointer   |
|result_0_V_ap_vld  | out |    1|   ap_vld   |    result_0_V   |    pointer   |
|result_1_V         | out |    4|   ap_vld   |    result_1_V   |    pointer   |
|result_1_V_ap_vld  | out |    1|   ap_vld   |    result_1_V   |    pointer   |
|result_2_V         | out |    4|   ap_vld   |    result_2_V   |    pointer   |
|result_2_V_ap_vld  | out |    1|   ap_vld   |    result_2_V   |    pointer   |
|result_3_V         | out |    4|   ap_vld   |    result_3_V   |    pointer   |
|result_3_V_ap_vld  | out |    1|   ap_vld   |    result_3_V   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

