{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Full Version " "Info: Version 11.1 Build 173 11/01/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 00:45:21 2015 " "Info: Processing started: Mon Mar 09 00:45:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vm1 -c vm1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vm1 -c vm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vm1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file source/vm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1 " "Info (12023): Found entity 1: vm1" {  } { { "source/vm1.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vm1_qbus.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file source/vm1_qbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_qbus " "Info (12023): Found entity 1: vm1_qbus" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 vm1_vgen " "Info (12023): Found entity 2: vm1_vgen" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vm1_tve.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file source/vm1_tve.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_timer " "Info (12023): Found entity 1: vm1_timer" {  } { { "source/vm1_tve.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_tve.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vm1_plm.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file source/vm1_plm.v" { { "Info" "ISGN_ENTITY_NAME" "1 vm1_plm_model " "Info (12023): Found entity 1: vm1_plm_model" {  } { { "source/vm1_plm.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_plm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 vm1_plm " "Info (12023): Found entity 2: vm1_plm" {  } { { "source/vm1_plm.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_plm.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 vm1_pli_model " "Info (12023): Found entity 3: vm1_pli_model" {  } { { "source/vm1_plm.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_plm.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 vm1_pli " "Info (12023): Found entity 4: vm1_pli" {  } { { "source/vm1_plm.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_plm.v" 1492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 vm1_plm_check " "Info (12023): Found entity 5: vm1_plm_check" {  } { { "source/vm1_plm.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_plm.v" 1593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/de0top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file source/de0top.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0 " "Info (12023): Found entity 1: de0" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tbench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file source/tbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Info (12023): Found entity 1: tb1" {  } { { "source/tbench.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/tbench.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/config.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file source/config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0 " "Info (12127): Elaborating entity \"de0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1 vm1:cpu " "Info (12128): Elaborating entity \"vm1\" for hierarchy \"vm1:cpu\"" {  } { { "source/de0top.v" "cpu" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_qbus vm1:cpu\|vm1_qbus:core " "Info (12128): Elaborating entity \"vm1_qbus\" for hierarchy \"vm1:cpu\|vm1_qbus:core\"" {  } { { "source/vm1.v" "core" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_seq vm1_qbus.v(303) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(303): inferring latch(es) for variable \"ir_seq\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 303 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plm_ena vm1_qbus.v(321) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(321): inferring latch(es) for variable \"plm_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sop_out vm1_qbus.v(321) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(321): inferring latch(es) for variable \"sop_out\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plm_stb vm1_qbus.v(321) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(321): inferring latch(es) for variable \"plm_stb\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ustb vm1_qbus.v(346) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(346): inferring latch(es) for variable \"ustb\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ustb_h vm1_qbus.v(346) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(346): inferring latch(es) for variable \"ustb_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ustb1 vm1_qbus.v(346) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(346): inferring latch(es) for variable \"ustb1\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ustb1_h vm1_qbus.v(346) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(346): inferring latch(es) for variable \"ustb1_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ustb1_hl vm1_qbus.v(346) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(346): inferring latch(es) for variable \"ustb1_hl\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_nrdy_h vm1_qbus.v(346) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(346): inferring latch(es) for variable \"alu_nrdy_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_nrdy vm1_qbus.v(369) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(369): inferring latch(es) for variable \"alu_nrdy\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 369 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_stb2 vm1_qbus.v(383) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(383): inferring latch(es) for variable \"ir_stb2\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 383 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_set vm1_qbus.v(383) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(383): inferring latch(es) for variable \"ir_set\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 383 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_stop vm1_qbus.v(395) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(395): inferring latch(es) for variable \"ir_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 395 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tplmz vm1_qbus.v(404) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(404): inferring latch(es) for variable \"tplmz\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tplm vm1_qbus.v(404) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(404): inferring latch(es) for variable \"tplm\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plrtz vm1_qbus.v(427) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(427): inferring latch(es) for variable \"plrtz\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plrt vm1_qbus.v(427) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(427): inferring latch(es) for variable \"plrt\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rply_ack vm1_qbus.v(459) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(459): inferring latch(es) for variable \"rply_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_rmw vm1_qbus.v(470) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(470): inferring latch(es) for variable \"qbus_rmw\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 470 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dmr_req vm1_qbus.v(479) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(479): inferring latch(es) for variable \"dmr_req\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 479 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dmr_req_l vm1_qbus.v(479) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(479): inferring latch(es) for variable \"dmr_req_l\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 479 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_req vm1_qbus.v(490) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(490): inferring latch(es) for variable \"dout_req\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 490 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_out vm1_qbus.v(502) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(502): inferring latch(es) for variable \"dout_out\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 502 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_out_l vm1_qbus.v(502) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(502): inferring latch(es) for variable \"dout_out_l\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 502 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din_out vm1_qbus.v(516) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(516): inferring latch(es) for variable \"din_out\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 516 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din_out_l vm1_qbus.v(516) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(516): inferring latch(es) for variable \"din_out_l\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 516 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_oe vm1_qbus.v(531) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(531): inferring latch(es) for variable \"ctrl_oe\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 531 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_set_h vm1_qbus.v(531) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(531): inferring latch(es) for variable \"oe_set_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 531 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_clr_h vm1_qbus.v(531) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(531): inferring latch(es) for variable \"oe_clr_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 531 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_win vm1_qbus.v(547) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(547): inferring latch(es) for variable \"qbus_win\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_win_h vm1_qbus.v(547) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(547): inferring latch(es) for variable \"qbus_win_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sync_out vm1_qbus.v(547) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(547): inferring latch(es) for variable \"sync_out\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sync_out_h vm1_qbus.v(547) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(547): inferring latch(es) for variable \"sync_out_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sync_ena vm1_qbus.v(547) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(547): inferring latch(es) for variable \"sync_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_free_h vm1_qbus.v(569) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(569): inferring latch(es) for variable \"qbus_free_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_nosr_h vm1_qbus.v(569) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(569): inferring latch(es) for variable \"qbus_nosr_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_gnt_l vm1_qbus.v(569) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(569): inferring latch(es) for variable \"qbus_gnt_l\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_own vm1_qbus.v(579) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(579): inferring latch(es) for variable \"qbus_own\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 579 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_flag vm1_qbus.v(588) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(588): inferring latch(es) for variable \"qbus_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 588 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sack_out vm1_qbus.v(597) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(597): inferring latch(es) for variable \"sack_out\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 597 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_req vm1_qbus.v(607) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(607): inferring latch(es) for variable \"qbus_req\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 607 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dmgi_in_l vm1_qbus.v(607) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(607): inferring latch(es) for variable \"dmgi_in_l\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 607 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbus_seq vm1_qbus.v(621) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(621): inferring latch(es) for variable \"qbus_seq\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_csr vm1_qbus.v(688) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(688): inferring latch(es) for variable \"reg_csr\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_csr0_h vm1_qbus.v(688) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(688): inferring latch(es) for variable \"reg_csr0_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_err vm1_qbus.v(728) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(728): inferring latch(es) for variable \"reg_err\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_dbl vm1_qbus.v(728) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(728): inferring latch(es) for variable \"exc_dbl\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_xx vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_xx\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_00 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_00\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_02 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_02\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_04 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_04\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_06 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_06\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_10 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_10\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_12 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_12\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_14 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_14\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_16 vm1_qbus.v(801) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(801): inferring latch(es) for variable \"sel_16\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_irq vm1_qbus.v(822) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(822): inferring latch(es) for variable \"start_irq\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 822 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rply_s1 vm1_qbus.v(822) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(822): inferring latch(es) for variable \"rply_s1\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 822 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rply_s2 vm1_qbus.v(822) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(822): inferring latch(es) for variable \"rply_s2\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 822 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rq vm1_qbus.v(841) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(841): inferring latch(es) for variable \"rq\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_uop vm1_qbus.v(878) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(878): inferring latch(es) for variable \"exc_uop\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 878 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plir vm1_qbus.v(886) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(886): inferring latch(es) for variable \"plir\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aclo vm1_qbus.v(911) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(911): inferring latch(es) for variable \"aclo\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 911 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acok vm1_qbus.v(911) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(911): inferring latch(es) for variable \"acok\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 911 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irq2 vm1_qbus.v(930) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(930): inferring latch(es) for variable \"irq2\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 930 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irq3 vm1_qbus.v(930) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(930): inferring latch(es) for variable \"irq3\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 930 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uop vm1_qbus.v(955) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(955): inferring latch(es) for variable \"uop\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 955 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oat vm1_qbus.v(955) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(955): inferring latch(es) for variable \"oat\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 955 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ivto vm1_qbus.v(955) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(955): inferring latch(es) for variable \"ivto\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 955 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vsel vm1_qbus.v(971) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(971): inferring latch(es) for variable \"vsel\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pli_ena vm1_qbus.v(981) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(981): inferring latch(es) for variable \"pli_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 981 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pli_ena_h vm1_qbus.v(984) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(984): inferring latch(es) for variable \"pli_ena_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 984 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pli_stb_h vm1_qbus.v(984) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(984): inferring latch(es) for variable \"pli_stb_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 984 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pli_req vm1_qbus.v(984) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(984): inferring latch(es) for variable \"pli_req\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 984 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pli_lat vm1_qbus.v(994) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(994): inferring latch(es) for variable \"pli_lat\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 994 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iak_flag vm1_qbus.v(1003) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1003): inferring latch(es) for variable \"iak_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1003 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abtos vm1_qbus.v(1024) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1024): inferring latch(es) for variable \"abtos\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1024 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mj_res_h vm1_qbus.v(1024) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1024): inferring latch(es) for variable \"mj_res_h\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1024 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init_out vm1_qbus.v(1051) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1051): inferring latch(es) for variable \"init_out\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1051 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ma vm1_qbus.v(1088) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1088): inferring latch(es) for variable \"ma\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mj_stb1 vm1_qbus.v(1093) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1093): inferring latch(es) for variable \"mj_stb1\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mj_stb2 vm1_qbus.v(1093) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1093): inferring latch(es) for variable \"mj_stb2\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psw_mj vm1_qbus.v(1093) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1093): inferring latch(es) for variable \"psw_mj\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psw_stb vm1_qbus.v(1093) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1093): inferring latch(es) for variable \"psw_stb\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psw_stbc vm1_qbus.v(1093) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1093): inferring latch(es) for variable \"psw_stbc\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t5843 vm1_qbus.v(1093) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1093): inferring latch(es) for variable \"t5843\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ira vm1_qbus.v(1112) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1112): inferring latch(es) for variable \"ira\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir vm1_qbus.v(1112) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1112): inferring latch(es) for variable \"ir\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plm vm1_qbus.v(1122) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1122): inferring latch(es) for variable \"plm\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plr vm1_qbus.v(1170) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1170): inferring latch(es) for variable \"plr\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plr18r vm1_qbus.v(1175) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1175): inferring latch(es) for variable \"plr18r\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plr33r vm1_qbus.v(1175) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1175): inferring latch(es) for variable \"plr33r\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mj vm1_qbus.v(1190) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1190): inferring latch(es) for variable \"mj\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fsel vm1_qbus.v(1228) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1228): inferring latch(es) for variable \"fsel\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psw vm1_qbus.v(1237) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1237): inferring latch(es) for variable \"psw\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vm1_qbus.v(1355) " "Info (10264): Verilog HDL Case Statement information at vm1_qbus.v(1355): all case item expressions in this case statement are onehot" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1355 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vm1_qbus.v(1366) " "Info (10264): Verilog HDL Case Statement information at vm1_qbus.v(1366): all case item expressions in this case statement are onehot" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1366 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vm1_qbus.v(1390) " "Info (10264): Verilog HDL Case Statement information at vm1_qbus.v(1390): all case item expressions in this case statement are onehot" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1390 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vm1_qbus.v(1401) " "Info (10264): Verilog HDL Case Statement information at vm1_qbus.v(1401): all case item expressions in this case statement are onehot" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1401 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qreg vm1_qbus.v(1475) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1475): inferring latch(es) for variable \"qreg\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "areg vm1_qbus.v(1490) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1490): inferring latch(es) for variable \"areg\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "au_ta0 vm1_qbus.v(1498) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1498): inferring latch(es) for variable \"au_ta0\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1498 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xreg vm1_qbus.v(1514) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1514): inferring latch(es) for variable \"xreg\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yreg vm1_qbus.v(1514) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1514): inferring latch(es) for variable \"yreg\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oxy vm1_qbus.v(1583) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1583): inferring latch(es) for variable \"oxy\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "axy vm1_qbus.v(1583) " "Warning (10240): Verilog HDL Always Construct warning at vm1_qbus.v(1583): inferring latch(es) for variable \"axy\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[0\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[0\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[1\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[1\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[2\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[2\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[3\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[3\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[4\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[4\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[5\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[5\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[6\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[6\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[7\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[7\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[8\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[8\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[9\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[9\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[10\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[10\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[11\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[11\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[12\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[12\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[13\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[13\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[14\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[14\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "axy\[15\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"axy\[15\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[0\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[0\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[1\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[1\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[2\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[2\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[3\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[3\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[4\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[4\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[5\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[5\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[6\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[6\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[7\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[7\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[8\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[8\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[9\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[9\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[10\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[10\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[11\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[11\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[12\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[12\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[13\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[13\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[14\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[14\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oxy\[15\] vm1_qbus.v(1583) " "Info (10041): Inferred latch for \"oxy\[15\]\" at vm1_qbus.v(1583)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[0\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[0\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[1\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[1\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[2\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[2\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[3\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[3\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[4\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[4\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[5\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[5\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[6\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[6\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[7\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[7\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[8\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[8\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[9\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[9\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[10\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[10\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[11\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[11\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[12\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[12\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[13\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[13\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[14\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[14\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yreg\[15\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"yreg\[15\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[0\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[0\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[1\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[1\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[2\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[2\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[3\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[3\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[4\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[4\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[5\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[5\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[6\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[6\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[7\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[7\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[8\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[8\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[9\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[9\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[10\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[10\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[11\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[11\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[12\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[12\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[13\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[13\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[14\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[14\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xreg\[15\] vm1_qbus.v(1514) " "Info (10041): Inferred latch for \"xreg\[15\]\" at vm1_qbus.v(1514)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "au_ta0 vm1_qbus.v(1498) " "Info (10041): Inferred latch for \"au_ta0\" at vm1_qbus.v(1498)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1498 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[0\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[0\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[1\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[1\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[2\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[2\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[3\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[3\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[4\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[4\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[5\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[5\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[6\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[6\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[7\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[7\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[8\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[8\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[9\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[9\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[10\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[10\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[11\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[11\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[12\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[12\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[13\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[13\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[14\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[14\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "areg\[15\] vm1_qbus.v(1490) " "Info (10041): Inferred latch for \"areg\[15\]\" at vm1_qbus.v(1490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[0\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[0\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[1\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[1\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[2\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[2\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[3\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[3\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[4\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[4\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[5\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[5\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[6\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[6\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[7\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[7\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[8\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[8\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[9\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[9\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[10\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[10\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[11\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[11\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[12\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[12\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[13\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[13\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[14\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[14\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qreg\[15\] vm1_qbus.v(1475) " "Info (10041): Inferred latch for \"qreg\[15\]\" at vm1_qbus.v(1475)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[13\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[12\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[11\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[10\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[9\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[8\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[7\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[6\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[5\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[4\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[3\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[2\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[1\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[1\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[0\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[0\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[1\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[1\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[2\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[2\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[3\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[3\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[4\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[4\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[5\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[5\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[6\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[6\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[7\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[7\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[8\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[8\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[9\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[9\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[10\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[10\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[11\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[11\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[12\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[12\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[13\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[13\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[14\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[14\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[0\]\[15\] vm1_qbus.v(1421) " "Info (10041): Inferred latch for \"gpr\[0\]\[15\]\" at vm1_qbus.v(1421)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[0\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[0\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[1\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[1\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[2\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[2\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[3\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[3\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[4\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[4\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[5\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[5\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[6\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[6\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[7\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[7\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[10\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[10\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[11\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[11\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[12\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[12\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[13\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[13\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[14\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[14\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw\[15\] vm1_qbus.v(1237) " "Info (10041): Inferred latch for \"psw\[15\]\" at vm1_qbus.v(1237)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsel\[0\] vm1_qbus.v(1228) " "Info (10041): Inferred latch for \"fsel\[0\]\" at vm1_qbus.v(1228)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsel\[1\] vm1_qbus.v(1228) " "Info (10041): Inferred latch for \"fsel\[1\]\" at vm1_qbus.v(1228)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsel\[2\] vm1_qbus.v(1228) " "Info (10041): Inferred latch for \"fsel\[2\]\" at vm1_qbus.v(1228)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsel\[3\] vm1_qbus.v(1228) " "Info (10041): Inferred latch for \"fsel\[3\]\" at vm1_qbus.v(1228)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[0\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[0\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[1\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[1\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[2\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[2\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[3\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[3\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[4\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[4\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[5\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[5\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[6\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[6\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[7\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[7\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[8\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[8\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[9\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[9\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[10\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[10\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[11\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[11\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[12\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[12\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[13\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[13\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj\[14\] vm1_qbus.v(1190) " "Info (10041): Inferred latch for \"mj\[14\]\" at vm1_qbus.v(1190)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr33r vm1_qbus.v(1175) " "Info (10041): Inferred latch for \"plr33r\" at vm1_qbus.v(1175)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr18r vm1_qbus.v(1175) " "Info (10041): Inferred latch for \"plr18r\" at vm1_qbus.v(1175)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[4\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[4\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[6\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[6\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[7\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[7\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[8\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[8\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[10\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[10\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[11\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[11\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[13\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[13\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[14\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[14\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[16\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[16\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[17\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[17\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[18\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[18\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[20\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[20\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[21\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[21\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[22\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[22\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[23\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[23\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[25\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[25\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[26\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[26\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[27\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[27\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[28\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[28\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[30\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[30\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[31\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[31\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[32\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[32\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plr\[33\] vm1_qbus.v(1170) " "Info (10041): Inferred latch for \"plr\[33\]\" at vm1_qbus.v(1170)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[0\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[0\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[1\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[1\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[2\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[2\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[3\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[3\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[4\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[4\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[5\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[5\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[6\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[6\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[7\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[7\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[8\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[8\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[9\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[9\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[10\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[10\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[11\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[11\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[12\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[12\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[13\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[13\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[14\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[14\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[15\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[15\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[16\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[16\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[17\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[17\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[18\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[18\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[19\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[19\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[20\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[20\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[21\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[21\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[22\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[22\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[23\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[23\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[24\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[24\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[25\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[25\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[26\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[26\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[27\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[27\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[28\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[28\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[29\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[29\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[30\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[30\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[31\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[31\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[32\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[32\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm\[33\] vm1_qbus.v(1122) " "Info (10041): Inferred latch for \"plm\[33\]\" at vm1_qbus.v(1122)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[0\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[0\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[1\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[1\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[2\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[2\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[3\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[3\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[4\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[4\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[5\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[5\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[6\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[6\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[7\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[7\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[8\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[8\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[9\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[9\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[10\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[10\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[11\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[11\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[12\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[12\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[13\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[13\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[14\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[14\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[15\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ir\[15\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[0\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[0\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[1\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[1\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[2\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[2\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[3\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[3\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[4\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[4\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[5\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[5\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[6\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[6\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[7\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[7\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[8\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[8\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[9\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[9\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[10\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[10\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[11\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[11\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[12\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[12\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[13\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[13\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[14\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[14\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ira\[15\] vm1_qbus.v(1112) " "Info (10041): Inferred latch for \"ira\[15\]\" at vm1_qbus.v(1112)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t5843 vm1_qbus.v(1093) " "Info (10041): Inferred latch for \"t5843\" at vm1_qbus.v(1093)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw_stbc vm1_qbus.v(1093) " "Info (10041): Inferred latch for \"psw_stbc\" at vm1_qbus.v(1093)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw_stb vm1_qbus.v(1093) " "Info (10041): Inferred latch for \"psw_stb\" at vm1_qbus.v(1093)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psw_mj vm1_qbus.v(1093) " "Info (10041): Inferred latch for \"psw_mj\" at vm1_qbus.v(1093)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj_stb2 vm1_qbus.v(1093) " "Info (10041): Inferred latch for \"mj_stb2\" at vm1_qbus.v(1093)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj_stb1 vm1_qbus.v(1093) " "Info (10041): Inferred latch for \"mj_stb1\" at vm1_qbus.v(1093)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[0\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[0\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[1\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[1\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[2\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[2\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[3\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[3\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[4\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[4\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[5\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[5\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[6\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[6\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[7\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[7\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[8\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[8\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[9\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[9\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[10\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[10\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[11\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[11\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[12\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[12\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[13\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[13\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ma\[14\] vm1_qbus.v(1088) " "Info (10041): Inferred latch for \"ma\[14\]\" at vm1_qbus.v(1088)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init_out\[0\] vm1_qbus.v(1051) " "Info (10041): Inferred latch for \"init_out\[0\]\" at vm1_qbus.v(1051)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1051 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mj_res_h vm1_qbus.v(1024) " "Info (10041): Inferred latch for \"mj_res_h\" at vm1_qbus.v(1024)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1024 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abtos\[2\] vm1_qbus.v(1024) " "Info (10041): Inferred latch for \"abtos\[2\]\" at vm1_qbus.v(1024)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1024 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iak_flag vm1_qbus.v(1003) " "Info (10041): Inferred latch for \"iak_flag\" at vm1_qbus.v(1003)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pli_lat vm1_qbus.v(994) " "Info (10041): Inferred latch for \"pli_lat\" at vm1_qbus.v(994)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 994 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pli_req vm1_qbus.v(984) " "Info (10041): Inferred latch for \"pli_req\" at vm1_qbus.v(984)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 984 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pli_stb_h vm1_qbus.v(984) " "Info (10041): Inferred latch for \"pli_stb_h\" at vm1_qbus.v(984)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 984 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pli_ena_h vm1_qbus.v(984) " "Info (10041): Inferred latch for \"pli_ena_h\" at vm1_qbus.v(984)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 984 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pli_ena vm1_qbus.v(981) " "Info (10041): Inferred latch for \"pli_ena\" at vm1_qbus.v(981)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[0\] vm1_qbus.v(971) " "Info (10041): Inferred latch for \"vsel\[0\]\" at vm1_qbus.v(971)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[1\] vm1_qbus.v(971) " "Info (10041): Inferred latch for \"vsel\[1\]\" at vm1_qbus.v(971)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[2\] vm1_qbus.v(971) " "Info (10041): Inferred latch for \"vsel\[2\]\" at vm1_qbus.v(971)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[3\] vm1_qbus.v(971) " "Info (10041): Inferred latch for \"vsel\[3\]\" at vm1_qbus.v(971)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ivto vm1_qbus.v(955) " "Info (10041): Inferred latch for \"ivto\" at vm1_qbus.v(955)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 955 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oat vm1_qbus.v(955) " "Info (10041): Inferred latch for \"oat\" at vm1_qbus.v(955)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 955 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uop vm1_qbus.v(955) " "Info (10041): Inferred latch for \"uop\" at vm1_qbus.v(955)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 955 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq3 vm1_qbus.v(930) " "Info (10041): Inferred latch for \"irq3\" at vm1_qbus.v(930)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 930 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq2 vm1_qbus.v(930) " "Info (10041): Inferred latch for \"irq2\" at vm1_qbus.v(930)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 930 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acok vm1_qbus.v(911) " "Info (10041): Inferred latch for \"acok\" at vm1_qbus.v(911)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 911 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aclo vm1_qbus.v(911) " "Info (10041): Inferred latch for \"aclo\" at vm1_qbus.v(911)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 911 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plir\[0\] vm1_qbus.v(886) " "Info (10041): Inferred latch for \"plir\[0\]\" at vm1_qbus.v(886)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plir\[1\] vm1_qbus.v(886) " "Info (10041): Inferred latch for \"plir\[1\]\" at vm1_qbus.v(886)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plir\[2\] vm1_qbus.v(886) " "Info (10041): Inferred latch for \"plir\[2\]\" at vm1_qbus.v(886)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plir\[3\] vm1_qbus.v(886) " "Info (10041): Inferred latch for \"plir\[3\]\" at vm1_qbus.v(886)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_uop vm1_qbus.v(878) " "Info (10041): Inferred latch for \"exc_uop\" at vm1_qbus.v(878)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 878 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[0\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[0\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[1\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[1\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[2\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[2\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[3\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[3\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[4\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[4\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[5\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[5\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[6\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[6\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[7\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[7\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[8\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[8\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[9\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[9\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[10\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[10\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[11\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[11\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[12\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[12\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[13\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[13\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[14\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[14\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[15\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[15\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[16\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[16\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[17\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[17\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[18\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[18\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rq\[19\] vm1_qbus.v(841) " "Info (10041): Inferred latch for \"rq\[19\]\" at vm1_qbus.v(841)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rply_s2 vm1_qbus.v(822) " "Info (10041): Inferred latch for \"rply_s2\" at vm1_qbus.v(822)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 822 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rply_s1 vm1_qbus.v(822) " "Info (10041): Inferred latch for \"rply_s1\" at vm1_qbus.v(822)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 822 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_irq vm1_qbus.v(822) " "Info (10041): Inferred latch for \"start_irq\" at vm1_qbus.v(822)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 822 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_16 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_16\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_14 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_14\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_12 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_12\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_10 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_10\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_06 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_06\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_04 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_04\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_02 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_02\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_00 vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_00\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_xx vm1_qbus.v(801) " "Info (10041): Inferred latch for \"sel_xx\" at vm1_qbus.v(801)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_dbl\[0\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"exc_dbl\[0\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_dbl\[1\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"exc_dbl\[1\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_dbl\[2\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"exc_dbl\[2\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_dbl\[3\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"exc_dbl\[3\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[0\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[0\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[1\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[1\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[2\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[2\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[3\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[3\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[4\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[4\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[5\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[5\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[6\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[6\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_err\[7\] vm1_qbus.v(728) " "Info (10041): Inferred latch for \"reg_err\[7\]\" at vm1_qbus.v(728)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_csr0_h vm1_qbus.v(688) " "Info (10041): Inferred latch for \"reg_csr0_h\" at vm1_qbus.v(688)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_csr\[0\] vm1_qbus.v(688) " "Info (10041): Inferred latch for \"reg_csr\[0\]\" at vm1_qbus.v(688)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_csr\[1\] vm1_qbus.v(688) " "Info (10041): Inferred latch for \"reg_csr\[1\]\" at vm1_qbus.v(688)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_csr\[2\] vm1_qbus.v(688) " "Info (10041): Inferred latch for \"reg_csr\[2\]\" at vm1_qbus.v(688)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_seq\[0\] vm1_qbus.v(621) " "Info (10041): Inferred latch for \"qbus_seq\[0\]\" at vm1_qbus.v(621)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_seq\[1\] vm1_qbus.v(621) " "Info (10041): Inferred latch for \"qbus_seq\[1\]\" at vm1_qbus.v(621)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_seq\[2\] vm1_qbus.v(621) " "Info (10041): Inferred latch for \"qbus_seq\[2\]\" at vm1_qbus.v(621)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dmgi_in_l vm1_qbus.v(607) " "Info (10041): Inferred latch for \"dmgi_in_l\" at vm1_qbus.v(607)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 607 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_req vm1_qbus.v(607) " "Info (10041): Inferred latch for \"qbus_req\" at vm1_qbus.v(607)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 607 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sack_out vm1_qbus.v(597) " "Info (10041): Inferred latch for \"sack_out\" at vm1_qbus.v(597)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_flag vm1_qbus.v(588) " "Info (10041): Inferred latch for \"qbus_flag\" at vm1_qbus.v(588)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 588 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_own vm1_qbus.v(579) " "Info (10041): Inferred latch for \"qbus_own\" at vm1_qbus.v(579)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 579 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_gnt_l vm1_qbus.v(569) " "Info (10041): Inferred latch for \"qbus_gnt_l\" at vm1_qbus.v(569)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_nosr_h vm1_qbus.v(569) " "Info (10041): Inferred latch for \"qbus_nosr_h\" at vm1_qbus.v(569)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_free_h vm1_qbus.v(569) " "Info (10041): Inferred latch for \"qbus_free_h\" at vm1_qbus.v(569)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync_ena vm1_qbus.v(547) " "Info (10041): Inferred latch for \"sync_ena\" at vm1_qbus.v(547)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync_out_h vm1_qbus.v(547) " "Info (10041): Inferred latch for \"sync_out_h\" at vm1_qbus.v(547)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sync_out vm1_qbus.v(547) " "Info (10041): Inferred latch for \"sync_out\" at vm1_qbus.v(547)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_win_h vm1_qbus.v(547) " "Info (10041): Inferred latch for \"qbus_win_h\" at vm1_qbus.v(547)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_win vm1_qbus.v(547) " "Info (10041): Inferred latch for \"qbus_win\" at vm1_qbus.v(547)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe_clr_h vm1_qbus.v(531) " "Info (10041): Inferred latch for \"oe_clr_h\" at vm1_qbus.v(531)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe_set_h vm1_qbus.v(531) " "Info (10041): Inferred latch for \"oe_set_h\" at vm1_qbus.v(531)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_oe vm1_qbus.v(531) " "Info (10041): Inferred latch for \"ctrl_oe\" at vm1_qbus.v(531)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_out_l vm1_qbus.v(516) " "Info (10041): Inferred latch for \"din_out_l\" at vm1_qbus.v(516)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 516 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_out vm1_qbus.v(516) " "Info (10041): Inferred latch for \"din_out\" at vm1_qbus.v(516)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 516 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_out_l vm1_qbus.v(502) " "Info (10041): Inferred latch for \"dout_out_l\" at vm1_qbus.v(502)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_out vm1_qbus.v(502) " "Info (10041): Inferred latch for \"dout_out\" at vm1_qbus.v(502)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 502 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_req vm1_qbus.v(490) " "Info (10041): Inferred latch for \"dout_req\" at vm1_qbus.v(490)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 490 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dmr_req_l vm1_qbus.v(479) " "Info (10041): Inferred latch for \"dmr_req_l\" at vm1_qbus.v(479)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dmr_req vm1_qbus.v(479) " "Info (10041): Inferred latch for \"dmr_req\" at vm1_qbus.v(479)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbus_rmw vm1_qbus.v(470) " "Info (10041): Inferred latch for \"qbus_rmw\" at vm1_qbus.v(470)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 470 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rply_ack\[0\] vm1_qbus.v(459) " "Info (10041): Inferred latch for \"rply_ack\[0\]\" at vm1_qbus.v(459)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rply_ack\[1\] vm1_qbus.v(459) " "Info (10041): Inferred latch for \"rply_ack\[1\]\" at vm1_qbus.v(459)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rply_ack\[2\] vm1_qbus.v(459) " "Info (10041): Inferred latch for \"rply_ack\[2\]\" at vm1_qbus.v(459)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rply_ack\[3\] vm1_qbus.v(459) " "Info (10041): Inferred latch for \"rply_ack\[3\]\" at vm1_qbus.v(459)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plrt\[6\] vm1_qbus.v(427) " "Info (10041): Inferred latch for \"plrt\[6\]\" at vm1_qbus.v(427)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plrt\[7\] vm1_qbus.v(427) " "Info (10041): Inferred latch for \"plrt\[7\]\" at vm1_qbus.v(427)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plrt\[8\] vm1_qbus.v(427) " "Info (10041): Inferred latch for \"plrt\[8\]\" at vm1_qbus.v(427)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plrtz\[6\] vm1_qbus.v(427) " "Info (10041): Inferred latch for \"plrtz\[6\]\" at vm1_qbus.v(427)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plrtz\[7\] vm1_qbus.v(427) " "Info (10041): Inferred latch for \"plrtz\[7\]\" at vm1_qbus.v(427)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plrtz\[8\] vm1_qbus.v(427) " "Info (10041): Inferred latch for \"plrtz\[8\]\" at vm1_qbus.v(427)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tplm\[1\] vm1_qbus.v(404) " "Info (10041): Inferred latch for \"tplm\[1\]\" at vm1_qbus.v(404)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tplm\[2\] vm1_qbus.v(404) " "Info (10041): Inferred latch for \"tplm\[2\]\" at vm1_qbus.v(404)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tplm\[3\] vm1_qbus.v(404) " "Info (10041): Inferred latch for \"tplm\[3\]\" at vm1_qbus.v(404)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tplmz\[1\] vm1_qbus.v(404) " "Info (10041): Inferred latch for \"tplmz\[1\]\" at vm1_qbus.v(404)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tplmz\[2\] vm1_qbus.v(404) " "Info (10041): Inferred latch for \"tplmz\[2\]\" at vm1_qbus.v(404)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tplmz\[3\] vm1_qbus.v(404) " "Info (10041): Inferred latch for \"tplmz\[3\]\" at vm1_qbus.v(404)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_stop vm1_qbus.v(395) " "Info (10041): Inferred latch for \"ir_stop\" at vm1_qbus.v(395)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_set vm1_qbus.v(383) " "Info (10041): Inferred latch for \"ir_set\" at vm1_qbus.v(383)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_stb2 vm1_qbus.v(383) " "Info (10041): Inferred latch for \"ir_stb2\" at vm1_qbus.v(383)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_nrdy vm1_qbus.v(369) " "Info (10041): Inferred latch for \"alu_nrdy\" at vm1_qbus.v(369)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_nrdy_h vm1_qbus.v(346) " "Info (10041): Inferred latch for \"alu_nrdy_h\" at vm1_qbus.v(346)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ustb1_hl vm1_qbus.v(346) " "Info (10041): Inferred latch for \"ustb1_hl\" at vm1_qbus.v(346)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ustb1_h vm1_qbus.v(346) " "Info (10041): Inferred latch for \"ustb1_h\" at vm1_qbus.v(346)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ustb1 vm1_qbus.v(346) " "Info (10041): Inferred latch for \"ustb1\" at vm1_qbus.v(346)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ustb_h vm1_qbus.v(346) " "Info (10041): Inferred latch for \"ustb_h\" at vm1_qbus.v(346)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ustb vm1_qbus.v(346) " "Info (10041): Inferred latch for \"ustb\" at vm1_qbus.v(346)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm_stb vm1_qbus.v(321) " "Info (10041): Inferred latch for \"plm_stb\" at vm1_qbus.v(321)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sop_out\[0\] vm1_qbus.v(321) " "Info (10041): Inferred latch for \"sop_out\[0\]\" at vm1_qbus.v(321)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sop_out\[1\] vm1_qbus.v(321) " "Info (10041): Inferred latch for \"sop_out\[1\]\" at vm1_qbus.v(321)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sop_out\[2\] vm1_qbus.v(321) " "Info (10041): Inferred latch for \"sop_out\[2\]\" at vm1_qbus.v(321)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sop_out\[3\] vm1_qbus.v(321) " "Info (10041): Inferred latch for \"sop_out\[3\]\" at vm1_qbus.v(321)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plm_ena vm1_qbus.v(321) " "Info (10041): Inferred latch for \"plm_ena\" at vm1_qbus.v(321)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_seq\[0\] vm1_qbus.v(303) " "Info (10041): Inferred latch for \"ir_seq\[0\]\" at vm1_qbus.v(303)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_seq\[1\] vm1_qbus.v(303) " "Info (10041): Inferred latch for \"ir_seq\[1\]\" at vm1_qbus.v(303)" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_timer vm1:cpu\|vm1_qbus:core\|vm1_timer:timer " "Info (12128): Elaborating entity \"vm1_timer\" for hierarchy \"vm1:cpu\|vm1_qbus:core\|vm1_timer:timer\"" {  } { { "source/vm1_qbus.v" "timer" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_pli vm1:cpu\|vm1_qbus:core\|vm1_pli:pli_matrix " "Info (12128): Elaborating entity \"vm1_pli\" for hierarchy \"vm1:cpu\|vm1_qbus:core\|vm1_pli:pli_matrix\"" {  } { { "source/vm1_qbus.v" "pli_matrix" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_plm vm1:cpu\|vm1_qbus:core\|vm1_plm:plm_matrix " "Info (12128): Elaborating entity \"vm1_plm\" for hierarchy \"vm1:cpu\|vm1_qbus:core\|vm1_plm:plm_matrix\"" {  } { { "source/vm1_qbus.v" "plm_matrix" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vm1_vgen vm1:cpu\|vm1_qbus:core\|vm1_vgen:vgen " "Info (12128): Elaborating entity \"vm1_vgen\" for hierarchy \"vm1:cpu\|vm1_qbus:core\|vm1_vgen:vgen\"" {  } { { "source/vm1_qbus.v" "vgen" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|init_out\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|init_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[23\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[23\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1051 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|alu_nrdy " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|alu_nrdy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA de0_clock_50 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal de0_clock_50" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|vsel\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|vsel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|vsel\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|vsel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|vsel\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|vsel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|vsel\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|vsel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_csr\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_csr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_csr\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_csr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|tplm\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|tplm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR vm1:cpu\|vm1_qbus:core\|mj_res " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|mj_res" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_csr\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_csr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|reg_err\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|reg_err\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|sel_xx " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|sel_xx" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|areg\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|areg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|qreg\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|qreg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|ustb " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|ustb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb1 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb1" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 236 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|axy\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|axy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|oxy\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|oxy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|plr\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|plr\[16\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|psw\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|psw\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|fsel\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|fsel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|psw_mj " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|psw_mj" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[0\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|fsel\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|fsel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|psw_mj " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|psw_mj" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|fsel\[2\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|fsel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|psw_mj " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|psw_mj" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|fsel\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|fsel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|psw_mj " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|psw_mj" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[4\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[5\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[6\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[7\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[8\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[9\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[10\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[11\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|xreg\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|xreg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|yreg\[15\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|yreg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|ustb2 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|ustb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|mj\[13\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|mj\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|mj\[12\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|mj\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|mj\[14\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|mj\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vm1:cpu\|vm1_qbus:core\|pli_stb " "Warning (13013): Ports D and ENA on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|pli_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|tplm\[1\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|tplm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR vm1:cpu\|vm1_qbus:core\|mj_res " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|mj_res" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vm1:cpu\|vm1_qbus:core\|tplm\[3\] " "Warning (13012): Latch vm1:cpu\|vm1_qbus:core\|tplm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR vm1:cpu\|vm1_qbus:core\|mj_res " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal vm1:cpu\|vm1_qbus:core\|mj_res" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[0\] GND " "Warning (13410): Pin \"de0_dram_addr\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[1\] GND " "Warning (13410): Pin \"de0_dram_addr\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[2\] GND " "Warning (13410): Pin \"de0_dram_addr\[2\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[3\] GND " "Warning (13410): Pin \"de0_dram_addr\[3\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[4\] GND " "Warning (13410): Pin \"de0_dram_addr\[4\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[5\] GND " "Warning (13410): Pin \"de0_dram_addr\[5\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[6\] GND " "Warning (13410): Pin \"de0_dram_addr\[6\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[7\] GND " "Warning (13410): Pin \"de0_dram_addr\[7\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[8\] GND " "Warning (13410): Pin \"de0_dram_addr\[8\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[9\] GND " "Warning (13410): Pin \"de0_dram_addr\[9\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[10\] GND " "Warning (13410): Pin \"de0_dram_addr\[10\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[11\] GND " "Warning (13410): Pin \"de0_dram_addr\[11\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_addr\[12\] GND " "Warning (13410): Pin \"de0_dram_addr\[12\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_ldqm GND " "Warning (13410): Pin \"de0_dram_ldqm\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_udqm GND " "Warning (13410): Pin \"de0_dram_udqm\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_we_n VCC " "Warning (13410): Pin \"de0_dram_we_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_cas_n VCC " "Warning (13410): Pin \"de0_dram_cas_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_ras_n VCC " "Warning (13410): Pin \"de0_dram_ras_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_cs_n VCC " "Warning (13410): Pin \"de0_dram_cs_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_ba\[0\] GND " "Warning (13410): Pin \"de0_dram_ba\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_ba\[1\] GND " "Warning (13410): Pin \"de0_dram_ba\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_clk GND " "Warning (13410): Pin \"de0_dram_clk\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_dram_cke GND " "Warning (13410): Pin \"de0_dram_cke\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_fl_we_n VCC " "Warning (13410): Pin \"de0_fl_we_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_fl_rst_n GND " "Warning (13410): Pin \"de0_fl_rst_n\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_fl_oe_n VCC " "Warning (13410): Pin \"de0_fl_oe_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_fl_ce_n VCC " "Warning (13410): Pin \"de0_fl_ce_n\" is stuck at VCC" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_fl_wp_n GND " "Warning (13410): Pin \"de0_fl_wp_n\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_lcd_blig GND " "Warning (13410): Pin \"de0_lcd_blig\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_lcd_rw GND " "Warning (13410): Pin \"de0_lcd_rw\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_lcd_en GND " "Warning (13410): Pin \"de0_lcd_en\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_lcd_rs GND " "Warning (13410): Pin \"de0_lcd_rs\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_sd_clk GND " "Warning (13410): Pin \"de0_sd_clk\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_hs GND " "Warning (13410): Pin \"de0_vga_hs\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_vs GND " "Warning (13410): Pin \"de0_vga_vs\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_r\[0\] GND " "Warning (13410): Pin \"de0_vga_r\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_r\[1\] GND " "Warning (13410): Pin \"de0_vga_r\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_r\[2\] GND " "Warning (13410): Pin \"de0_vga_r\[2\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_r\[3\] GND " "Warning (13410): Pin \"de0_vga_r\[3\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_g\[0\] GND " "Warning (13410): Pin \"de0_vga_g\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_g\[1\] GND " "Warning (13410): Pin \"de0_vga_g\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_g\[2\] GND " "Warning (13410): Pin \"de0_vga_g\[2\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_g\[3\] GND " "Warning (13410): Pin \"de0_vga_g\[3\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_b\[0\] GND " "Warning (13410): Pin \"de0_vga_b\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_b\[1\] GND " "Warning (13410): Pin \"de0_vga_b\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_b\[2\] GND " "Warning (13410): Pin \"de0_vga_b\[2\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_vga_b\[3\] GND " "Warning (13410): Pin \"de0_vga_b\[3\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_gpio0_clkout\[0\] GND " "Warning (13410): Pin \"de0_gpio0_clkout\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_gpio0_clkout\[1\] GND " "Warning (13410): Pin \"de0_gpio0_clkout\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_gpio1_clkout\[0\] GND " "Warning (13410): Pin \"de0_gpio1_clkout\[0\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "de0_gpio1_clkout\[1\] GND " "Warning (13410): Pin \"de0_gpio1_clkout\[1\]\" is stuck at GND" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Warning (21074): Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_clock_50_2 " "Warning (15610): No output dependent on input pin \"de0_clock_50_2\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_button\[0\] " "Warning (15610): No output dependent on input pin \"de0_button\[0\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_button\[1\] " "Warning (15610): No output dependent on input pin \"de0_button\[1\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_button\[2\] " "Warning (15610): No output dependent on input pin \"de0_button\[2\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[0\] " "Warning (15610): No output dependent on input pin \"de0_sw\[0\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[1\] " "Warning (15610): No output dependent on input pin \"de0_sw\[1\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[2\] " "Warning (15610): No output dependent on input pin \"de0_sw\[2\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[3\] " "Warning (15610): No output dependent on input pin \"de0_sw\[3\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[4\] " "Warning (15610): No output dependent on input pin \"de0_sw\[4\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[5\] " "Warning (15610): No output dependent on input pin \"de0_sw\[5\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[6\] " "Warning (15610): No output dependent on input pin \"de0_sw\[6\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[7\] " "Warning (15610): No output dependent on input pin \"de0_sw\[7\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[8\] " "Warning (15610): No output dependent on input pin \"de0_sw\[8\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sw\[9\] " "Warning (15610): No output dependent on input pin \"de0_sw\[9\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_uart_rxd " "Warning (15610): No output dependent on input pin \"de0_uart_rxd\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_uart_rts " "Warning (15610): No output dependent on input pin \"de0_uart_rts\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_fl_rb " "Warning (15610): No output dependent on input pin \"de0_fl_rb\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_sd_wp_n " "Warning (15610): No output dependent on input pin \"de0_sd_wp_n\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_gpio0_clkin\[0\] " "Warning (15610): No output dependent on input pin \"de0_gpio0_clkin\[0\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_gpio0_clkin\[1\] " "Warning (15610): No output dependent on input pin \"de0_gpio0_clkin\[1\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_gpio1_clkin\[0\] " "Warning (15610): No output dependent on input pin \"de0_gpio1_clkin\[0\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "de0_gpio1_clkin\[1\] " "Warning (15610): No output dependent on input pin \"de0_gpio1_clkin\[1\]\"" {  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2716 " "Info (21057): Implemented 2716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info (21059): Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Info (21060): Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2464 " "Info (21061): Implemented 2464 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 900 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 900 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 00:46:15 2015 " "Info: Processing ended: Mon Mar 09 00:46:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Info: Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Info: Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
