/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/srio_gen2_v4_1_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap srio_gen2_v4_1_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/srio_gen2_v4_1_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work srio_gen2_v4_1_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/srio_gen2_v4_1_4/.cxl.vhdl.srio_gen2_v4_1_4.srio_gen2_v4_1_4.lin64.cmf
