STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX (TM)  E-2010.12-SP3-i110418_160557 STIL output";
   Date "Fri Aug 25 17:12:18 2017";
   History {
      Ann {*     Uncollapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT         92 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD          0 *}
      Ann {* ATPG untestable                  AU          0 *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                                92 *}
      Ann {* test coverage                           100.00% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                           6 *}
      Ann {*     #fast_sequential patterns                6 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* B10   warning        4  unconnected module internal net *}
      Ann {*  *}
      Ann {* clock_name        off  period    LE_time  TE_time  meas_time  usage *}
      Ann {* ----------------  ---  --------  -------  -------  ---------  -------------------------- *}
      Ann {* CK                 0       32ns       16       21         29  shift_clock master shift  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* test_se             0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 1 *}
   }
}
Signals {
   "CK" In; "G0" In; "G1" In; "G2" In; "G3" In; "test_se" In; "test_si" In { ScanIn;
   } "G17" Out; "test_so" Out { ScanOut; }
}
SignalGroups {
   "_pi" = '"CK" + "G0" + "G1" + "G2" + "G3" + "test_se" + "test_si"'; // #signals=7
   "_in" = '"CK" + "G0" + "G1" + "G2" + "G3" + "test_se" + "test_si"'; // #signals=7
   "_so" = '"test_so"' { ScanOut; } // #signals=1
   "_po" = '"G17" + "test_so"'; // #signals=2
   "_out" = '"G17" + "test_so"'; // #signals=2
   "_default_In_Timing_" = '"G0" + "G1" + "G2" + "G3" + "test_se" + "test_si"'; // #signals=6
   "_default_Out_Timing_" = '"G17" + "test_so"'; // #signals=2
   "_si" = '"test_si"' { ScanIn; } // #signals=1
}
Timing {
   WaveformTable "_default_WFT_" {
      Period '32ns';
      Waveforms {
         "CK" { 0 { '0ns' D; } }
         "CK" { P { '0ns' D; '16ns' U; '21ns' D; } }
         "CK" { 1 { '0ns' U; } }
         "CK" { Z { '0ns' Z; } }
         "_default_In_Timing_" { 0 { '0ns' D; } }
         "_default_In_Timing_" { 1 { '0ns' U; } }
         "_default_In_Timing_" { Z { '0ns' Z; } }
         "_default_In_Timing_" { N { '0ns' N; } }
         "_default_Out_Timing_" { X { '0ns' X; } }
         "_default_Out_Timing_" { H { '0ns' X; '29ns' H; } }
         "_default_Out_Timing_" { T { '0ns' X; '29ns' T; } }
         "_default_Out_Timing_" { L { '0ns' X; '29ns' L; } }
      }
   }
}
ScanStructures {
   ScanChain "chain1" {
      ScanLength 3;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "s27.U_G5.nextstate" "s27.U_G6.nextstate" "s27.U_G7.nextstate" ;
      ScanMasterClock "CK" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "load_unload" {
      W "_default_WFT_";
      C { "test_si"=0; "CK"=0; "test_se"=1; }
      V { "_so"=#; }
      Shift {          W "_default_WFT_";
         V { "_si"=#; "_so"=#; "CK"=P; }
      }
   }
   "capture_CK" {
      W "_default_WFT_";
      F { "test_se"=0; }
      C { "_po"=XX; }
      "forcePI": V { "_pi"=\r7 # ; }
      "measurePO": V { "_po"=##; }
      C { "_po"=XX; }
      "pulse": V { "CK"=P; }
   }
   "capture" {
      W "_default_WFT_";
      F { "test_se"=0; }
      C { "_po"=XX; }
      "forcePI": V { "_pi"=\r7 # ; }
      "measurePO": V { "_po"=##; }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      V { "test_se"=0; "CK"=0; }
   }
}
Pattern "_pattern_" {
   W "_default_WFT_";
   "precondition all Signals": C { "_pi"=\r7 0 ; "_po"=XX; }
   Macro "test_setup";
   Ann {* fast_sequential *}
   "pattern 0": Call "load_unload" { 
      "test_si"=110; }
   V { "_pi"=0110001; }
   Call "capture_CK" { 
      "_pi"=0110001; "_po"=HH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so"=HLH; "test_si"=010; }
   V { "_pi"=0011001; }
   Call "capture_CK" { 
      "_pi"=0011001; "_po"=LL; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so"=LHL; "test_si"=011; }
   V { "_pi"=0010000; }
   Call "capture_CK" { 
      "_pi"=0010000; "_po"=HL; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so"=HLL; "test_si"=100; }
   V { "_pi"=0000100; }
   Call "capture_CK" { 
      "_pi"=0000100; "_po"=HH; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so"=HLL; "test_si"=000; }
   V { "_pi"=0100100; }
   Call "capture_CK" { 
      "_pi"=0100100; "_po"=LL; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so"=LHL; "test_si"=010; }
   V { "_pi"=0101001; }
   Call "capture" { 
      "_pi"=0101001; "_po"=HL; }
   Ann {* fast_sequential *}
   "end 5 unload": Call "load_unload" { 
      "test_so"=LHL; }
}

// Patterns reference 38 V statements, generating 52 test cycles
