// Seed: 934842592
module module_0 (
    input wand id_0,
    output tri id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    input tri id_15,
    output tri id_16,
    input supply1 id_17
);
  assign id_16 = 1;
  wire id_19;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_5, id_6;
  module_0(
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1
  );
endmodule
