  module correctness:
  output A,B,C ,D, E, F, G;



signal Souter in 
signal Sinner in 
present Souter then nothing else nothing end present;
present Sinner then emit Souter else nothing end present

end signal
end signal


  end module