vendor_name = ModelSim
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/MemContentInstance/IMemPipe.mif
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/Comp32.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/PCDecision.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/BasicControlUnit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/PipelineUniProcessor.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/PC-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/reg/dffe4bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/reg/dffe8bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/reg/dffe32bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/mux/mux2x1bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/mux/mux2x4bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/mux/mux2x8bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/mux/mux2x32bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/add/add1bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/add/add8bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/add/add32bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/add/add32bitci.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/ProcessPC.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMemCore.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMemCore.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/INST-FETCHER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/IF-ID-INSTPC-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/IF-ID-INT-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/InstTranslator.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/InstDecoder.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/ControlUnit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/HazardControlUnit.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/CtrlStall.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/RegFile32x32.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/ForwardControlUnit.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/InstDisassembly.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/SignExt.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/mux/mux2x5bit.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/mux/mux4x32bit.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/Comp32.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/ID-EXE-INSTDATA-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/reg/dffe5bit.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/MotherBoard/MotherBoard.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/ALU.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_and32bit.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_and32bit.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_or32bit.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_or32bit.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/IsZero.tdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/add/lpm_add_sub32BIT.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/add/lpm_add_sub32BIT.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_clLogicalshift32bit.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_clLogicalshift32bit.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/ALSHIFT.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_clArithshift32bit.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/gates/lpm_clArithshift32bit.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/EXE-MEM-SIGNAL-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/EXE-MEM-INSTDATA-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/MotherBoard/Memory/DataRAM.qip
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/MotherBoard/Memory/DataRAM.vhd
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/MEM-WB-SIGNAL-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/MEM-WB-INSTDATA-BUFFER.bdf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/MotherBoard/Test/PipelineUniProcessor.vwf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.vwf
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/db/PipelineUniProcessor.cbx.xml
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/db/altsyncram_aor1.tdf
design_name = InstMem
instance = comp, \CLK~input\, CLK~input, InstMem, 1
instance = comp, \MEMINST[31]~output\, MEMINST[31]~output, InstMem, 1
instance = comp, \MEMINST[30]~output\, MEMINST[30]~output, InstMem, 1
instance = comp, \MEMINST[29]~output\, MEMINST[29]~output, InstMem, 1
instance = comp, \MEMINST[28]~output\, MEMINST[28]~output, InstMem, 1
instance = comp, \MEMINST[27]~output\, MEMINST[27]~output, InstMem, 1
instance = comp, \MEMINST[26]~output\, MEMINST[26]~output, InstMem, 1
instance = comp, \MEMINST[25]~output\, MEMINST[25]~output, InstMem, 1
instance = comp, \MEMINST[24]~output\, MEMINST[24]~output, InstMem, 1
instance = comp, \MEMINST[23]~output\, MEMINST[23]~output, InstMem, 1
instance = comp, \MEMINST[22]~output\, MEMINST[22]~output, InstMem, 1
instance = comp, \MEMINST[21]~output\, MEMINST[21]~output, InstMem, 1
instance = comp, \MEMINST[20]~output\, MEMINST[20]~output, InstMem, 1
instance = comp, \MEMINST[19]~output\, MEMINST[19]~output, InstMem, 1
instance = comp, \MEMINST[18]~output\, MEMINST[18]~output, InstMem, 1
instance = comp, \MEMINST[17]~output\, MEMINST[17]~output, InstMem, 1
instance = comp, \MEMINST[16]~output\, MEMINST[16]~output, InstMem, 1
instance = comp, \MEMINST[15]~output\, MEMINST[15]~output, InstMem, 1
instance = comp, \MEMINST[14]~output\, MEMINST[14]~output, InstMem, 1
instance = comp, \MEMINST[13]~output\, MEMINST[13]~output, InstMem, 1
instance = comp, \MEMINST[12]~output\, MEMINST[12]~output, InstMem, 1
instance = comp, \MEMINST[11]~output\, MEMINST[11]~output, InstMem, 1
instance = comp, \MEMINST[10]~output\, MEMINST[10]~output, InstMem, 1
instance = comp, \MEMINST[9]~output\, MEMINST[9]~output, InstMem, 1
instance = comp, \MEMINST[8]~output\, MEMINST[8]~output, InstMem, 1
instance = comp, \MEMINST[7]~output\, MEMINST[7]~output, InstMem, 1
instance = comp, \MEMINST[6]~output\, MEMINST[6]~output, InstMem, 1
instance = comp, \MEMINST[5]~output\, MEMINST[5]~output, InstMem, 1
instance = comp, \MEMINST[4]~output\, MEMINST[4]~output, InstMem, 1
instance = comp, \MEMINST[3]~output\, MEMINST[3]~output, InstMem, 1
instance = comp, \MEMINST[2]~output\, MEMINST[2]~output, InstMem, 1
instance = comp, \MEMINST[1]~output\, MEMINST[1]~output, InstMem, 1
instance = comp, \MEMINST[0]~output\, MEMINST[0]~output, InstMem, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, InstMem, 1
instance = comp, \~GND\, ~GND, InstMem, 1
instance = comp, \PC[0]~input\, PC[0]~input, InstMem, 1
instance = comp, \PC[1]~input\, PC[1]~input, InstMem, 1
instance = comp, \PC[2]~input\, PC[2]~input, InstMem, 1
instance = comp, \PC[3]~input\, PC[3]~input, InstMem, 1
instance = comp, \PC[4]~input\, PC[4]~input, InstMem, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, InstMem, 1
instance = comp, \PC[31]~input\, PC[31]~input, InstMem, 1
instance = comp, \PC[30]~input\, PC[30]~input, InstMem, 1
instance = comp, \PC[29]~input\, PC[29]~input, InstMem, 1
instance = comp, \PC[28]~input\, PC[28]~input, InstMem, 1
instance = comp, \PC[27]~input\, PC[27]~input, InstMem, 1
instance = comp, \PC[26]~input\, PC[26]~input, InstMem, 1
instance = comp, \PC[25]~input\, PC[25]~input, InstMem, 1
instance = comp, \PC[24]~input\, PC[24]~input, InstMem, 1
instance = comp, \PC[23]~input\, PC[23]~input, InstMem, 1
instance = comp, \PC[22]~input\, PC[22]~input, InstMem, 1
instance = comp, \PC[21]~input\, PC[21]~input, InstMem, 1
instance = comp, \PC[20]~input\, PC[20]~input, InstMem, 1
instance = comp, \PC[19]~input\, PC[19]~input, InstMem, 1
instance = comp, \PC[18]~input\, PC[18]~input, InstMem, 1
instance = comp, \PC[17]~input\, PC[17]~input, InstMem, 1
instance = comp, \PC[16]~input\, PC[16]~input, InstMem, 1
instance = comp, \PC[15]~input\, PC[15]~input, InstMem, 1
instance = comp, \PC[14]~input\, PC[14]~input, InstMem, 1
instance = comp, \PC[13]~input\, PC[13]~input, InstMem, 1
instance = comp, \PC[12]~input\, PC[12]~input, InstMem, 1
instance = comp, \PC[11]~input\, PC[11]~input, InstMem, 1
instance = comp, \PC[10]~input\, PC[10]~input, InstMem, 1
instance = comp, \PC[9]~input\, PC[9]~input, InstMem, 1
instance = comp, \PC[8]~input\, PC[8]~input, InstMem, 1
instance = comp, \PC[7]~input\, PC[7]~input, InstMem, 1
instance = comp, \PC[6]~input\, PC[6]~input, InstMem, 1
instance = comp, \PC[5]~input\, PC[5]~input, InstMem, 1
