Analysis & Synthesis report for project
Wed Jan 04 18:38:20 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|dffpipe_b3c:pre_result
 15. Source assignments for freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component|altsyncram_pvr1:auto_generated
 16. Source assignments for MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated
 17. Source assignments for MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated
 18. Source assignments for MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated
 19. Parameter Settings for User Entity Instance: freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component
 20. Parameter Settings for User Entity Instance: freq_detector:inst|BUSMUX:inst5
 21. Parameter Settings for User Entity Instance: freq_detector:inst|clk_divider:inst3
 22. Parameter Settings for User Entity Instance: freq_detector:inst|zero:inst6|lpm_constant:lpm_constant_component
 23. Parameter Settings for User Entity Instance: freq_detector:inst|BUSMUX:inst7
 24. Parameter Settings for User Entity Instance: freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: clk_divider:10Hz
 26. Parameter Settings for User Entity Instance: MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component
 27. Parameter Settings for User Entity Instance: MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component
 28. Parameter Settings for User Entity Instance: MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component
 29. altmult_accum Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 04 18:38:20 2017         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; project                                       ;
; Top-level Entity Name              ; freq_detector_mss                             ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 336                                           ;
;     Total combinational functions  ; 275                                           ;
;     Dedicated logic registers      ; 208                                           ;
; Total registers                    ; 215                                           ;
; Total pins                         ; 36                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 10,088                                        ;
; Embedded Multiplier 9-bit elements ; 1                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; freq_detector_mss  ; project            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+
; modules/misc/clk_divider.vhd                 ; yes             ; User VHDL File                     ; C:/Users/sab1/Desktop/project_4_1_17/modules/misc/clk_divider.vhd                 ;
; modules/misc/utils.vhd                       ; yes             ; User VHDL File                     ; C:/Users/sab1/Desktop/project_4_1_17/modules/misc/utils.vhd                       ;
; modules/signal_proccesing/ram_counter.vhd    ; yes             ; User VHDL File                     ; C:/Users/sab1/Desktop/project_4_1_17/modules/signal_proccesing/ram_counter.vhd    ;
; modules/signal_proccesing/freq_detector.bdf  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/sab1/Desktop/project_4_1_17/modules/signal_proccesing/freq_detector.bdf  ;
; modules/signal_proccesing/altmult_accum0.vhd ; yes             ; User Wizard-Generated File         ; C:/Users/sab1/Desktop/project_4_1_17/modules/signal_proccesing/altmult_accum0.vhd ;
; modules/signal_proccesing/zero.vhd           ; yes             ; User Wizard-Generated File         ; C:/Users/sab1/Desktop/project_4_1_17/modules/signal_proccesing/zero.vhd           ;
; modules/signal_proccesing/freq_compare.vhd   ; yes             ; User VHDL File                     ; C:/Users/sab1/Desktop/project_4_1_17/modules/signal_proccesing/freq_compare.vhd   ;
; examples/freq_detector_mss.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/sab1/Desktop/project_4_1_17/examples/freq_detector_mss.bdf               ;
; modules/misc/ob_si_conv.vhd                  ; yes             ; User VHDL File                     ; C:/Users/sab1/Desktop/project_4_1_17/modules/misc/ob_si_conv.vhd                  ;
; modules/MSS/MSS_Core.edf                     ; yes             ; User EDIF File                     ; C:/Users/sab1/Desktop/project_4_1_17/modules/MSS/MSS_Core.edf                     ;
; modules/MSS/MSS_XTRCT.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/sab1/Desktop/project_4_1_17/modules/MSS/MSS_XTRCT.bdf                    ;
; modules/signal_proccesing/lpm_ram_dp0.vhd    ; yes             ; User Wizard-Generated File         ; C:/Users/sab1/Desktop/project_4_1_17/modules/signal_proccesing/lpm_ram_dp0.vhd    ;
; altmult_accum.tdf                            ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altmult_accum.tdf                 ;
; db/mult_accum_q1d2.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/mult_accum_q1d2.tdf                       ;
; db/ded_mult_nc31.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/ded_mult_nc31.tdf                         ;
; db/dffpipe_b3c.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/dffpipe_b3c.tdf                           ;
; db/zaccum_h4l.tdf                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/zaccum_h4l.tdf                            ;
; db/accum_utk.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/accum_utk.tdf                             ;
; busmux.tdf                                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf                        ;
; lpm_mux.tdf                                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf                       ;
; db/mux_smc.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/mux_smc.tdf                               ;
; lpm_constant.tdf                             ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf                  ;
; altsyncram.tdf                               ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                    ;
; db/altsyncram_pvr1.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/altsyncram_pvr1.tdf                       ;
; db/altsyncram_gp81.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/altsyncram_gp81.tdf                       ;
; db/altsyncram_jp81.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/sab1/Desktop/project_4_1_17/db/altsyncram_jp81.tdf                       ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 336   ;
;                                             ;       ;
; Total combinational functions               ; 275   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 67    ;
;     -- 3 input functions                    ; 59    ;
;     -- <=2 input functions                  ; 149   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 178   ;
;     -- arithmetic mode                      ; 97    ;
;                                             ;       ;
; Total registers                             ; 215   ;
;     -- Dedicated logic registers            ; 208   ;
;     -- I/O registers                        ; 7     ;
;                                             ;       ;
; I/O pins                                    ; 36    ;
; Total memory bits                           ; 10088 ;
; Embedded Multiplier 9-bit elements          ; 1     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 247   ;
; Total fan-out                               ; 1799  ;
; Average fan-out                             ; 3.20  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |freq_detector_mss                                           ; 275 (0)           ; 208 (0)      ; 10088       ; 1            ; 1       ; 0         ; 36   ; 0            ; |freq_detector_mss                                                                                                                                                 ; work         ;
;    |MSS_XTRCT:inst6|                                         ; 70 (0)            ; 111 (0)      ; 2080        ; 0            ; 0       ; 0         ; 33   ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6                                                                                                                                 ;              ;
;       |MSS_Core:inst|                                        ; 70 (12)           ; 111 (18)     ; 2080        ; 0            ; 0       ; 0         ; 33   ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst                                                                                                                   ;              ;
;          |P_DAC_Interface:U3|                                ; 7 (7)             ; 34 (34)      ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3                                                                                                ;              ;
;             |altsyncram:U1_altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component                                                             ;              ;
;                |altsyncram_gp81:auto_generated|              ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated                              ;              ;
;             |altsyncram:U2_altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component                                                             ;              ;
;                |altsyncram_gp81:auto_generated|              ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated                              ;              ;
;          |S_DAC_Interface:U4|                                ; 43 (43)           ; 51 (51)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4                                                                                                ;              ;
;             |altsyncram:U2_altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component                                                             ;              ;
;                |altsyncram_jp81:auto_generated|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated                              ;              ;
;          |modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER| ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|MSS_XTRCT:inst6|MSS_Core:inst|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER                                                                 ;              ;
;    |clk_divider:10Hz|                                        ; 61 (61)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|clk_divider:10Hz                                                                                                                                ;              ;
;    |freq_detector:inst|                                      ; 144 (1)           ; 70 (0)       ; 8008        ; 1            ; 1       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst                                                                                                                              ;              ;
;       |altmult_accum0:inst1|                                 ; 32 (0)            ; 32 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|altmult_accum0:inst1                                                                                                         ;              ;
;          |altmult_accum:altmult_accum_component|             ; 32 (0)            ; 32 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component                                                                   ;              ;
;             |mult_accum_q1d2:auto_generated|                 ; 32 (0)            ; 32 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated                                    ;              ;
;                |ded_mult_nc31:ded_mult1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1            ;              ;
;                |zaccum_h4l:zaccum2|                          ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2                 ;              ;
;                   |accum_utk:accum|                          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum ;              ;
;       |busmux:inst5|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|busmux:inst5                                                                                                                 ;              ;
;          |lpm_mux:$00000|                                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|busmux:inst5|lpm_mux:$00000                                                                                                  ;              ;
;             |mux_smc:auto_generated|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|busmux:inst5|lpm_mux:$00000|mux_smc:auto_generated                                                                           ;              ;
;       |busmux:inst7|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|busmux:inst7                                                                                                                 ;              ;
;          |lpm_mux:$00000|                                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|busmux:inst7|lpm_mux:$00000                                                                                                  ;              ;
;             |mux_smc:auto_generated|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|busmux:inst7|lpm_mux:$00000|mux_smc:auto_generated                                                                           ;              ;
;       |clk_divider:inst3|                                    ; 61 (61)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|clk_divider:inst3                                                                                                            ;              ;
;       |freq_compare:inst11|                                  ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|freq_compare:inst11                                                                                                          ;              ;
;       |lpm_ram_dp0:inst2|                                    ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|lpm_ram_dp0:inst2                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                   ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component                                                                            ;              ;
;             |altsyncram_pvr1:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component|altsyncram_pvr1:auto_generated                                             ;              ;
;       |ram_counter:inst|                                     ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |freq_detector_mss|freq_detector:inst|ram_counter:inst                                                                                                             ;              ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+
; MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; PDAC_conv_table.hex ;
; MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; PDAC_conv_table.hex ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048 ; SDAC_conv_table.hex ;
; freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component|altsyncram_pvr1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 1001         ; 8            ; 1001         ; 8            ; 8008 ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+------------------------------------------------------------+----------------------------------------+
; Register name                                              ; Reason for Removal                     ;
+------------------------------------------------------------+----------------------------------------+
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx44356z2 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx44356z3 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx39371z2 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx39371z3 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx41365z2 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx41365z3 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx42362z2 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx42362z3 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx43359z2 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx43359z3 ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z1  ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z5  ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z4  ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z3  ; Stuck at GND due to stuck port data_in ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z2  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 15                     ;                                        ;
+------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                    ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx44356z2 ; Stuck at GND              ; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z1 ;
;                                                            ; due to stuck port data_in ;                                                           ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx39371z2 ; Stuck at GND              ; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z5 ;
;                                                            ; due to stuck port data_in ;                                                           ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx41365z2 ; Stuck at GND              ; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z4 ;
;                                                            ; due to stuck port data_in ;                                                           ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx42362z2 ; Stuck at GND              ; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z3 ;
;                                                            ; due to stuck port data_in ;                                                           ;
; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx43359z2 ; Stuck at GND              ; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx2546z2 ;
;                                                            ; due to stuck port data_in ;                                                           ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 208   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 152   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 97    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; clk_divider:10Hz|count[22]                                     ; 2       ;
; clk_divider:10Hz|count[19]                                     ; 2       ;
; clk_divider:10Hz|count[18]                                     ; 2       ;
; clk_divider:10Hz|count[14]                                     ; 2       ;
; clk_divider:10Hz|count[11]                                     ; 2       ;
; clk_divider:10Hz|count[9]                                      ; 2       ;
; clk_divider:10Hz|count[8]                                      ; 2       ;
; clk_divider:10Hz|count[6]                                      ; 2       ;
; MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_obuf_7_~DFFDATAOUT ; 2       ;
; freq_detector:inst|clk_divider:inst3|count[2]                  ; 2       ;
; freq_detector:inst|clk_divider:inst3|count[0]                  ; 3       ;
; Total number of inverted registers = 11                        ;         ;
+----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component|altsyncram_pvr1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                              ;
+--------------------------------------+-----------------+-------------------------------------------------------------------+
; accum_direction                      ; ADD             ; Untyped                                                           ;
; accum_round_aclr                     ; ACLR3           ; Untyped                                                           ;
; accum_round_pipeline_aclr            ; ACLR3           ; Untyped                                                           ;
; accum_round_pipeline_reg             ; CLOCK0          ; Untyped                                                           ;
; accum_round_reg                      ; CLOCK0          ; Untyped                                                           ;
; accum_saturation_aclr                ; ACLR3           ; Untyped                                                           ;
; accum_saturation_pipeline_aclr       ; ACLR3           ; Untyped                                                           ;
; accum_saturation_pipeline_reg        ; CLOCK0          ; Untyped                                                           ;
; accum_saturation_reg                 ; CLOCK0          ; Untyped                                                           ;
; accum_sload_aclr                     ; ACLR3           ; Untyped                                                           ;
; accum_sload_pipeline_aclr            ; ACLR3           ; Untyped                                                           ;
; accum_sload_pipeline_reg             ; UNREGISTERED    ; Untyped                                                           ;
; accum_sload_reg                      ; UNREGISTERED    ; Untyped                                                           ;
; accum_sload_upper_data_aclr          ; ACLR3           ; Untyped                                                           ;
; accum_sload_upper_data_pipeline_aclr ; ACLR3           ; Untyped                                                           ;
; accum_sload_upper_data_pipeline_reg  ; CLOCK0          ; Untyped                                                           ;
; accum_sload_upper_data_reg           ; CLOCK0          ; Untyped                                                           ;
; accumulator_rounding                 ; NO              ; Untyped                                                           ;
; accumulator_saturation               ; NO              ; Untyped                                                           ;
; addnsub_aclr                         ; ACLR3           ; Untyped                                                           ;
; addnsub_pipeline_aclr                ; ACLR3           ; Untyped                                                           ;
; addnsub_pipeline_reg                 ; UNREGISTERED    ; Untyped                                                           ;
; addnsub_reg                          ; UNREGISTERED    ; Untyped                                                           ;
; dedicated_multiplier_circuitry       ; AUTO            ; Untyped                                                           ;
; dsp_block_balancing                  ; AUTO            ; Untyped                                                           ;
; extra_accumulator_latency            ; 0               ; Untyped                                                           ;
; extra_multiplier_latency             ; 0               ; Untyped                                                           ;
; input_aclr_a                         ; ACLR3           ; Untyped                                                           ;
; input_aclr_b                         ; ACLR3           ; Untyped                                                           ;
; input_reg_a                          ; UNREGISTERED    ; Untyped                                                           ;
; input_reg_b                          ; UNREGISTERED    ; Untyped                                                           ;
; input_source_a                       ; DATAA           ; Untyped                                                           ;
; input_source_b                       ; DATAB           ; Untyped                                                           ;
; mult_round_aclr                      ; ACLR3           ; Untyped                                                           ;
; mult_round_reg                       ; CLOCK0          ; Untyped                                                           ;
; mult_saturation_aclr                 ; ACLR3           ; Untyped                                                           ;
; mult_saturation_reg                  ; CLOCK0          ; Untyped                                                           ;
; multiplier_aclr                      ; ACLR3           ; Untyped                                                           ;
; multiplier_reg                       ; UNREGISTERED    ; Untyped                                                           ;
; multiplier_rounding                  ; NO              ; Untyped                                                           ;
; multiplier_saturation                ; NO              ; Untyped                                                           ;
; output_aclr                          ; ACLR3           ; Untyped                                                           ;
; output_reg                           ; CLOCK0          ; Untyped                                                           ;
; port_accum_is_saturated              ; UNUSED          ; Untyped                                                           ;
; port_addnsub                         ; PORT_UNUSED     ; Untyped                                                           ;
; port_mult_is_saturated               ; UNUSED          ; Untyped                                                           ;
; port_signa                           ; PORT_UNUSED     ; Untyped                                                           ;
; port_signb                           ; PORT_UNUSED     ; Untyped                                                           ;
; representation_a                     ; SIGNED          ; Untyped                                                           ;
; representation_b                     ; SIGNED          ; Untyped                                                           ;
; sign_aclr_a                          ; ACLR3           ; Untyped                                                           ;
; sign_aclr_b                          ; ACLR3           ; Untyped                                                           ;
; sign_pipeline_aclr_a                 ; ACLR3           ; Untyped                                                           ;
; sign_pipeline_aclr_b                 ; ACLR3           ; Untyped                                                           ;
; sign_pipeline_reg_a                  ; UNREGISTERED    ; Untyped                                                           ;
; sign_pipeline_reg_b                  ; UNREGISTERED    ; Untyped                                                           ;
; sign_reg_a                           ; UNREGISTERED    ; Untyped                                                           ;
; sign_reg_b                           ; UNREGISTERED    ; Untyped                                                           ;
; width_a                              ; 8               ; Signed Integer                                                    ;
; width_b                              ; 8               ; Signed Integer                                                    ;
; width_result                         ; 32              ; Signed Integer                                                    ;
; width_upper_data                     ; 1               ; Untyped                                                           ;
; CBXI_PARAMETER                       ; mult_accum_q1d2 ; Untyped                                                           ;
+--------------------------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_detector:inst|BUSMUX:inst5 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_detector:inst|clk_divider:inst3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; div            ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_detector:inst|zero:inst6|lpm_constant:lpm_constant_component ;
+--------------------+------------------+------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                   ;
+--------------------+------------------+------------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                         ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                ;
; CBXI_PARAMETER     ; lpm_constant_qf6 ; Untyped                                                                ;
+--------------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_detector:inst|BUSMUX:inst7 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1001                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                        ;
; NUMWORDS_B                         ; 1001                 ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_pvr1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider:10Hz ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; div            ; 5000000 ; Signed Integer                     ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; PDAC_conv_table.hex  ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_gp81      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; PDAC_conv_table.hex  ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_gp81      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; SDAC_conv_table.hex  ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_jp81      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------------+
; Name                                  ; Value                                                                         ;
+---------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                             ;
; Entity Instance                       ; freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component ;
;     -- dedicated_multiplier_circuitry ; AUTO                                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                                   ;
;     -- port_signb                     ; PORT_UNUSED                                                                   ;
;     -- representation_a               ; SIGNED                                                                        ;
;     -- representation_b               ; SIGNED                                                                        ;
;     -- width_a                        ; 8                                                                             ;
;     -- width_b                        ; 8                                                                             ;
;     -- width_result                   ; 32                                                                            ;
+---------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                   ;
; Entity Instance                           ; freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 1001                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 1001                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Jan 04 18:38:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file modules/misc/clk_divider.vhd
    Info: Found design unit 1: clk_divider-arc_clk_divider
    Info: Found entity 1: clk_divider
Info: Found 2 design units, including 0 entities, in source file modules/misc/utils.vhd
    Info: Found design unit 1: utils
    Info: Found design unit 2: utils-body
Info: Found 2 design units, including 1 entities, in source file modules/signal_proccesing/ram_counter.vhd
    Info: Found design unit 1: ram_counter-arc_ram_counter
    Info: Found entity 1: ram_counter
Info: Found 1 design units, including 1 entities, in source file modules/signal_proccesing/freq_detector.bdf
    Info: Found entity 1: freq_detector
Info: Found 1 design units, including 1 entities, in source file modules/signal_proccesing/acumm.bdf
    Info: Found entity 1: acumm
Info: Found 2 design units, including 1 entities, in source file modules/signal_proccesing/altmult_accum0.vhd
    Info: Found design unit 1: altmult_accum0-SYN
    Info: Found entity 1: altmult_accum0
Info: Found 2 design units, including 1 entities, in source file modules/signal_proccesing/zero.vhd
    Info: Found design unit 1: zero-SYN
    Info: Found entity 1: zero
Info: Found 2 design units, including 1 entities, in source file modules/signal_proccesing/freq_compare.vhd
    Info: Found design unit 1: freq_compare-arc_freq_compare
    Info: Found entity 1: freq_compare
Info: Found 1 design units, including 1 entities, in source file examples/freq_detector_mss.bdf
    Info: Found entity 1: freq_detector_mss
Info: Found 2 design units, including 1 entities, in source file modules/misc/ob_si_conv.vhd
    Info: Found design unit 1: ob_si_conv-arc_ob_si_conv
    Info: Found entity 1: ob_si_conv
Info: Found 1 design units, including 1 entities, in source file modules/mss/mss_basic.bdf
    Info: Found entity 1: MSS_BASIC
Info: Found 4 design units, including 4 entities, in source file modules/mss/mss_core.edf
    Info: Found entity 1: modgen_counter_8_0
    Info: Found entity 2: MSS_Core
    Info: Found entity 3: P_DAC_Interface
    Info: Found entity 4: S_DAC_Interface
Info: Found 1 design units, including 1 entities, in source file modules/mss/mss_xtrct.bdf
    Info: Found entity 1: MSS_XTRCT
Info: Found 2 design units, including 1 entities, in source file modules/signal_proccesing/lpm_ram_dp0.vhd
    Info: Found design unit 1: lpm_ram_dp0-SYN
    Info: Found entity 1: lpm_ram_dp0
Info: Elaborating entity "freq_detector_mss" for the top level hierarchy
Info: Elaborating entity "freq_detector" for hierarchy "freq_detector:inst"
Info: Elaborating entity "freq_compare" for hierarchy "freq_detector:inst|freq_compare:inst11"
Info: Elaborating entity "altmult_accum0" for hierarchy "freq_detector:inst|altmult_accum0:inst1"
Info: Elaborating entity "altmult_accum" for hierarchy "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component"
Info: Elaborated megafunction instantiation "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component"
Info: Instantiated megafunction "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component" with the following parameter:
    Info: Parameter "accum_direction" = "ADD"
    Info: Parameter "accum_sload_pipeline_reg" = "UNREGISTERED"
    Info: Parameter "accum_sload_reg" = "UNREGISTERED"
    Info: Parameter "addnsub_pipeline_reg" = "UNREGISTERED"
    Info: Parameter "addnsub_reg" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info: Parameter "input_reg_a" = "UNREGISTERED"
    Info: Parameter "input_reg_b" = "UNREGISTERED"
    Info: Parameter "input_source_a" = "DATAA"
    Info: Parameter "input_source_b" = "DATAB"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altmult_accum"
    Info: Parameter "multiplier_reg" = "UNREGISTERED"
    Info: Parameter "output_aclr" = "UNUSED"
    Info: Parameter "output_reg" = "CLOCK0"
    Info: Parameter "port_addnsub" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "sign_pipeline_reg_a" = "UNREGISTERED"
    Info: Parameter "sign_pipeline_reg_b" = "UNREGISTERED"
    Info: Parameter "sign_reg_a" = "UNREGISTERED"
    Info: Parameter "sign_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_accum_q1d2.tdf
    Info: Found entity 1: mult_accum_q1d2
Info: Elaborating entity "mult_accum_q1d2" for hierarchy "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_nc31.tdf
    Info: Found entity 1: ded_mult_nc31
Info: Elaborating entity "ded_mult_nc31" for hierarchy "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info: Found entity 1: dffpipe_b3c
Info: Elaborating entity "dffpipe_b3c" for hierarchy "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|ded_mult_nc31:ded_mult1|dffpipe_b3c:pre_result"
Info: Found 1 design units, including 1 entities, in source file db/zaccum_h4l.tdf
    Info: Found entity 1: zaccum_h4l
Info: Elaborating entity "zaccum_h4l" for hierarchy "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2"
Info: Found 1 design units, including 1 entities, in source file db/accum_utk.tdf
    Info: Found entity 1: accum_utk
Info: Elaborating entity "accum_utk" for hierarchy "freq_detector:inst|altmult_accum0:inst1|altmult_accum:altmult_accum_component|mult_accum_q1d2:auto_generated|zaccum_h4l:zaccum2|accum_utk:accum"
Info: Elaborating entity "BUSMUX" for hierarchy "freq_detector:inst|BUSMUX:inst5"
Info: Elaborated megafunction instantiation "freq_detector:inst|BUSMUX:inst5"
Info: Instantiated megafunction "freq_detector:inst|BUSMUX:inst5" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "freq_detector:inst|BUSMUX:inst5|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "freq_detector:inst|BUSMUX:inst5|lpm_mux:$00000", which is child of megafunction instantiation "freq_detector:inst|BUSMUX:inst5"
Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info: Found entity 1: mux_smc
Info: Elaborating entity "mux_smc" for hierarchy "freq_detector:inst|BUSMUX:inst5|lpm_mux:$00000|mux_smc:auto_generated"
Info: Elaborating entity "clk_divider" for hierarchy "freq_detector:inst|clk_divider:inst3"
Info: Elaborating entity "zero" for hierarchy "freq_detector:inst|zero:inst6"
Info: Elaborating entity "lpm_constant" for hierarchy "freq_detector:inst|zero:inst6|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "freq_detector:inst|zero:inst6|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "freq_detector:inst|zero:inst6|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "0"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "8"
Info: Elaborating entity "lpm_ram_dp0" for hierarchy "freq_detector:inst|lpm_ram_dp0:inst2"
Info: Elaborating entity "altsyncram" for hierarchy "freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1001"
    Info: Parameter "numwords_b" = "1001"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "CLEAR0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pvr1.tdf
    Info: Found entity 1: altsyncram_pvr1
Info: Elaborating entity "altsyncram_pvr1" for hierarchy "freq_detector:inst|lpm_ram_dp0:inst2|altsyncram:altsyncram_component|altsyncram_pvr1:auto_generated"
Info: Elaborating entity "ram_counter" for hierarchy "freq_detector:inst|ram_counter:inst"
Info: Elaborating entity "clk_divider" for hierarchy "clk_divider:10Hz"
Info: Elaborating entity "ob_si_conv" for hierarchy "ob_si_conv:inst7"
Info: Elaborating entity "MSS_XTRCT" for hierarchy "MSS_XTRCT:inst6"
Info: Elaborating entity "MSS_Core" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst"
Info: Elaborating entity "modgen_counter_8_0" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER"
Info: Elaborating entity "P_DAC_Interface" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3"
Info: Elaborating entity "altsyncram" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component"
Info: Elaborated megafunction instantiation "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component"
Info: Instantiated megafunction "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component" with the following parameter:
    Info: Parameter "width_a" = "8"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "init_file" = "PDAC_conv_table.hex"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gp81.tdf
    Info: Found entity 1: altsyncram_gp81
Info: Elaborating entity "altsyncram_gp81" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated"
Info: Elaborating entity "S_DAC_Interface" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4"
Info: Elaborating entity "altsyncram" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component"
Info: Elaborated megafunction instantiation "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component"
Info: Instantiated megafunction "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component" with the following parameter:
    Info: Parameter "width_a" = "8"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "init_file" = "SDAC_conv_table.hex"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jp81.tdf
    Info: Found entity 1: altsyncram_jp81
Info: Elaborating entity "altsyncram_jp81" for hierarchy "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated"
Info: WYSIWYG I/O primitives converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_PART_EXT_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|INT_EXT_ENABLES_FOR_UNITS_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|CLK_IN_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|DACs_POWERDOWNn_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDACs_PART_EXT_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|VOLTAGE_TRANSLATORS_ENAn_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|BIT_INPUT_MUX_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDACs_PART_EXT_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|RESETn_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_POWERDOWNn_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_RESET_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_RESET_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDACs_NORMAL_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDACs_SCAN_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_4_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_5_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_A_DATA_USER_ibuf_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_4_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_5_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|PDAC_B_DATA_USER_ibuf_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_4_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_5_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_USER_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDACs_NORMAL_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_RESET_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|ADC_DATA_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_RESET_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_7_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_RESET_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_ENABLE_USER_ibuf" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_6_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_0_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_1_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_2_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_3_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_4_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_4_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_0_DATA_USER_ibuf_5_" converted to equivalent logic
    Info: WYSIWYG I/O primitive "MSS_XTRCT:inst6|MSS_Core:inst|SDAC_1_DATA_USER_ibuf_5_" converted to equivalent logic
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clk_divider:10Hz|count[22] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[19] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[18] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[14] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[11] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[9] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[8] will power up to High
    Critical Warning (18010): Register clk_divider:10Hz|count[6] will power up to High
    Critical Warning (18010): Register freq_detector:inst|clk_divider:inst3|count[2] will power up to High
    Critical Warning (18010): Register freq_detector:inst|clk_divider:inst3|count[0] will power up to High
Info: Removed 7 MSB VCC or GND address nodes from RAM block "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ALTSYNCRAM"
Info: Removed 7 MSB VCC or GND address nodes from RAM block "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|ALTSYNCRAM"
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|CHOOSEN_SDACs_PART_ENABLE"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_sig_6n2ss1_7_"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|nx7507z1"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_sig_6n4ss1_7_"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|P_DAC_Interface:U3|nx35834z1"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx52182z1"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|CHOOSEN_PDACs_PART_ENABLE"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|nx4534z1"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|U2_DATA_OUT_sig_3n2ss1_7_"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx56931z1"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|S_DAC_Interface:U4|nx65350z1"
    Info (17048): Logic cell "MSS_XTRCT:inst6|MSS_Core:inst|CHOOSEN_ADC_PART_ENABLE"
Info: Implemented 428 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 26 output pins
    Info: Implemented 359 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Wed Jan 04 18:38:20 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


