#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Oct 23 20:11:29 2017
# Process ID: 12500
# Current directory: D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_mutex_0_0_synth_1
# Command line: vivado.exe -log DemoInterconnect_mutex_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoInterconnect_mutex_0_0.tcl
# Log file: D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_mutex_0_0_synth_1/DemoInterconnect_mutex_0_0.vds
# Journal file: D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_mutex_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DemoInterconnect_mutex_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 345.141 ; gain = 95.047
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_mutex_0_0' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_mutex_0_0/synth/DemoInterconnect_mutex_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'mutex' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:2025]
INFO: [Synth 8-638] synthesizing module 'axi_decode' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-256] done synthesizing module 'axi_decode' (1#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'axi_decode__parameterized1' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-256] done synthesizing module 'axi_decode__parameterized1' (1#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'axi_decode__parameterized3' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-256] done synthesizing module 'axi_decode__parameterized3' (1#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'mutex_core' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:911]
INFO: [Synth 8-638] synthesizing module 'multi_channel_mutex' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:680]
INFO: [Synth 8-638] synthesizing module 'multi_channel_register' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:486]
INFO: [Synth 8-638] synthesizing module 'Gen_DRAM' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'Gen_DRAM' (2#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_register' (3#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_mutex' (4#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:680]
INFO: [Synth 8-638] synthesizing module 'multi_channel_register__parameterized1' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:486]
INFO: [Synth 8-638] synthesizing module 'Gen_DRAM__parameterized1' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'Gen_DRAM__parameterized1' (4#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_register__parameterized1' (4#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'mutex_core' (5#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:911]
INFO: [Synth 8-256] done synthesizing module 'mutex' (6#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/859e/hdl/mutex_v2_1_vh_rfs.vhd:2025]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect_mutex_0_0' (7#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_mutex_0_0/synth/DemoInterconnect_mutex_0_0.vhd:121]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 388.598 ; gain = 138.504
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 388.598 ; gain = 138.504
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 698.309 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 698.309 ; gain = 448.215
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                                                             | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|U0          | SingleAccess/Using_HW_Protection.Protected_Mutex_Inst/Mutex_Store/Use_Multi_Ch_Reg.RAM_Storage/RAM_reg | Implied   | 16 x 12              | RAM16X1S x 12   | 
|U0          | SingleAccess/Using_User_Reg.User_Reg_Inst/Use_Multi_Ch_Reg.RAM_Storage/RAM_reg                         | Implied   | 16 x 32              | RAM16X1S x 32   | 
+------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     1|
|2     |LUT1     |     3|
|3     |LUT2     |     6|
|4     |LUT3     |    53|
|5     |LUT4     |    13|
|6     |LUT5     |    58|
|7     |LUT6     |    20|
|8     |RAM16X1S |    44|
|9     |FDRE     |   314|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 698.309 ; gain = 448.215
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 698.309 ; gain = 456.727
