TimeQuest Timing Analyzer report for sdram_ov7670_vga
Sat Feb 28 09:30:30 2015
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'CMOS_PCLK'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK'
 15. Slow 1200mV 85C Model Hold: 'CMOS_PCLK'
 16. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK'
 19. Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'
 20. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'CMOS_PCLK'
 23. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'CMOS_PCLK'
 46. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'CLOCK'
 48. Slow 1200mV 0C Model Hold: 'CMOS_PCLK'
 49. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'CLOCK'
 51. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 52. Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'
 53. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 54. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'CMOS_PCLK'
 56. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Report
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 77. Fast 1200mV 0C Model Setup: 'CMOS_PCLK'
 78. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 79. Fast 1200mV 0C Model Setup: 'CLOCK'
 80. Fast 1200mV 0C Model Hold: 'CMOS_PCLK'
 81. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 82. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'CLOCK'
 84. Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'
 85. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 86. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 87. Fast 1200mV 0C Model Removal: 'CMOS_PCLK'
 88. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 89. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Output Enable Times
 99. Minimum Output Enable Times
100. Output Disable Times
101. Minimum Output Disable Times
102. Fast 1200mV 0C Model Metastability Report
103. Multicorner Timing Analysis Summary
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Board Trace Model Assignments
109. Input Transition Times
110. Signal Integrity Metrics (Slow 1200mv 0c Model)
111. Signal Integrity Metrics (Slow 1200mv 85c Model)
112. Signal Integrity Metrics (Fast 1200mv 0c Model)
113. Setup Transfers
114. Hold Transfers
115. Recovery Transfers
116. Removal Transfers
117. Report TCCS
118. Report RSKM
119. Unconstrained Paths
120. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+--------------------+---------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version ;
; Revision Name      ; sdram_ov7670_vga                                                    ;
; Device Family      ; Cyclone IV E                                                        ;
; Device Name        ; EP4CE6E22C8                                                         ;
; Timing Models      ; Final                                                               ;
; Delay Model        ; Combined                                                            ;
; Rise/Fall Delays   ; Enabled                                                             ;
+--------------------+---------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  28.6%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; CLOCK                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { CLOCK }                                                 ;
; CMOS_PCLK                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { CMOS_PCLK }                                             ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; -1.250 ; 3.750  ; 50.00      ; 1         ; 2           ; -45.0 ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 89.35 MHz  ; 89.35 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;                                                               ;
; 122.58 MHz ; 122.58 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;                                                               ;
; 210.44 MHz ; 210.44 MHz      ; CLOCK                                                 ;                                                               ;
; 366.97 MHz ; 250.0 MHz       ; CMOS_PCLK                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.216 ; -115.794      ;
; CMOS_PCLK                                             ; -1.725 ; -38.663       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.842  ; 0.000         ;
; CLOCK                                                 ; 15.248 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -1.393 ; -5.783        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.345  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.429  ; 0.000         ;
; CLOCK                                                 ; 0.453  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.181 ; -5.965        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.303  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 4.246  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                             ; 0.082 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 2.544 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.718 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -3.000 ; -52.071       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.715  ; 0.000         ;
; CLOCK                                                 ; 9.744  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.715 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.456      ;
; -4.018 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.258      ;
; -3.992 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.232      ;
; -3.798 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.701     ; 2.038      ;
; -3.790 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.693     ; 2.038      ;
; -3.790 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.693     ; 2.038      ;
; -3.790 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.693     ; 2.038      ;
; -3.790 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.693     ; 2.038      ;
; -3.703 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.950      ;
; -3.702 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.949      ;
; -3.699 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.946      ;
; -3.696 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.943      ;
; -3.659 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.706     ; 1.894      ;
; -3.607 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.299     ; 2.296      ;
; -3.607 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.299     ; 2.296      ;
; -3.605 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.292     ; 2.301      ;
; -3.598 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 2.313      ;
; -3.490 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.737      ;
; -3.467 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.714      ;
; -3.398 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.694     ; 1.645      ;
; -2.943 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.659      ;
; -2.917 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.633      ;
; -2.901 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.617      ;
; -2.900 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.615      ;
; -2.899 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.615      ;
; -2.898 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.614      ;
; -2.890 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.605      ;
; -2.888 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.603      ;
; -2.884 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.600      ;
; -2.883 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.598      ;
; -2.870 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.585      ;
; -2.866 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.581      ;
; -2.862 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.273     ; 1.577      ;
; -2.854 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.570      ;
; -2.841 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.272     ; 1.557      ;
; -2.817 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.693     ; 1.065      ;
; 5.466  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 4.337      ;
; 5.577  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 4.226      ;
; 5.634  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.184     ; 4.183      ;
; 5.730  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 4.083      ;
; 5.904  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.193     ; 3.904      ;
; 5.909  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.193     ; 3.899      ;
; 6.080  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.723      ;
; 6.204  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.605      ;
; 6.350  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.463      ;
; 6.369  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.434      ;
; 6.420  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.393      ;
; 6.503  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.306      ;
; 6.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 2.977      ;
; 6.933  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 2.883      ;
; 6.940  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 2.863      ;
; 7.061  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 2.752      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.113  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.181     ; 2.707      ;
; 7.174  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 2.635      ;
; 7.217  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.184     ; 2.600      ;
; 7.438  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.184     ; 2.379      ;
; 7.654  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 2.158      ;
; 7.660  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 2.152      ;
; 7.660  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 2.152      ;
; 7.810  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.184     ; 2.007      ;
; 8.349  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.183     ; 1.469      ;
; 8.354  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.183     ; 1.464      ;
; 8.354  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.183     ; 1.464      ;
; 28.808 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 11.130     ;
; 29.012 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 10.922     ;
; 29.047 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 10.891     ;
; 29.235 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 10.703     ;
; 29.631 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.062     ; 10.308     ;
; 29.800 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 10.138     ;
; 30.054 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 9.884      ;
; 30.128 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 9.810      ;
; 31.038 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 8.900      ;
; 32.338 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.077     ; 7.586      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.081     ; 7.565      ;
; 32.370 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.077     ; 7.554      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.725 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.644      ;
; -1.507 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.426      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.332      ;
; -1.361 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.280      ;
; -1.254 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.173      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.238 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.156      ;
; -1.228 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.147      ;
; -1.226 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.145      ;
; -1.181 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.064     ; 2.118      ;
; -1.175 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 2.094      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.161 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.083     ; 2.079      ;
; -1.047 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.966      ;
; -0.929 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.064     ; 1.866      ;
; -0.769 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.688      ;
; -0.744 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.663      ;
; -0.605 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.524      ;
; -0.605 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.524      ;
; -0.408 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.327      ;
; -0.370 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.289      ;
; -0.356 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.275      ;
; -0.351 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.270      ;
; -0.344 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.263      ;
; -0.326 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.245      ;
; -0.308 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.227      ;
; -0.295 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.214      ;
; -0.172 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.091      ;
; -0.164 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.083      ;
; -0.162 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.081      ;
; -0.146 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.065      ;
; -0.133 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 1.052      ;
; -0.063 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 3.149      ;
; -0.038 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 3.124      ;
; -0.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 3.123      ;
; -0.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 3.122      ;
; 0.016  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.064      ;
; 0.036  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.883      ;
; 0.036  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.883      ;
; 0.037  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.882      ;
; 0.061  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.858      ;
; 0.061  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.858      ;
; 0.061  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.858      ;
; 0.061  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.858      ;
; 0.079  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 3.007      ;
; 0.097  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.822      ;
; 0.097  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.082     ; 0.822      ;
; 1.241  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 1.839      ;
; 1.242  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 1.838      ;
; 1.243  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 1.837      ;
; 1.357  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 1.723      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.842 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 8.080      ;
; 1.845 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 8.077      ;
; 1.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 8.071      ;
; 1.925 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.997      ;
; 1.928 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.994      ;
; 1.934 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.988      ;
; 2.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.768      ;
; 2.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.685      ;
; 2.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.688      ;
; 2.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.685      ;
; 2.248 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.679      ;
; 2.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.596      ;
; 2.334 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.593      ;
; 2.340 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.587      ;
; 2.356 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.566      ;
; 2.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.553      ;
; 2.439 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.483      ;
; 2.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.470      ;
; 2.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.376      ;
; 2.643 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.284      ;
; 2.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.232      ;
; 2.753 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.174      ;
; 2.766 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.161      ;
; 2.773 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.149      ;
; 2.845 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.082      ;
; 2.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 7.069      ;
; 2.865 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.057      ;
; 2.879 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.093     ; 7.029      ;
; 2.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 7.003      ;
; 2.903 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 7.001      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.974      ;
; 2.982 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.938      ;
; 2.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.935      ;
; 2.991 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.929      ;
; 3.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.921      ;
; 3.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.919      ;
; 3.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.911      ;
; 3.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.881      ;
; 3.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.878      ;
; 3.048 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.872      ;
; 3.082 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.845      ;
; 3.084 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.843      ;
; 3.087 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.840      ;
; 3.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.841      ;
; 3.092 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.828      ;
; 3.106 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.816      ;
; 3.111 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 6.793      ;
; 3.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.093     ; 6.788      ;
; 3.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.793      ;
; 3.130 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.790      ;
; 3.136 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.784      ;
; 3.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 6.762      ;
; 3.144 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 6.760      ;
; 3.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.749      ;
; 3.174 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.746      ;
; 3.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.743      ;
; 3.179 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.748      ;
; 3.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.740      ;
; 3.180 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.740      ;
; 3.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.734      ;
; 3.189 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.733      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 6.709      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.724      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.703      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.704      ;
; 3.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.701      ;
; 3.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.696      ;
; 3.236 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.694      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 6.677      ;
; 3.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.093     ; 6.656      ;
; 3.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.665      ;
; 3.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.657      ;
; 3.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.654      ;
; 3.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.648      ;
; 3.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.097     ; 6.630      ;
; 3.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 6.652      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.672      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.605      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.351 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.569      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.414      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.298      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.690 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.230      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.222      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.785 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.135      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.788 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.132      ;
; 15.798 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.122      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.393 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.694      ; 1.593      ;
; -1.374 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.694      ; 1.612      ;
; -1.372 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.694      ; 1.614      ;
; -1.372 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.694      ; 1.614      ;
; -0.272 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.694      ; 2.714      ;
; -0.228 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.763      ;
; -0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.782      ;
; -0.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.784      ;
; -0.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.784      ;
; -0.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.699      ; 2.860      ;
; 0.452  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.746      ;
; 0.464  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.758      ;
; 0.501  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.795      ;
; 0.502  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.796      ;
; 0.640  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.934      ;
; 0.700  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 0.993      ;
; 0.714  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.008      ;
; 0.723  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.016      ;
; 0.726  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.020      ;
; 0.755  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.049      ;
; 0.755  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.049      ;
; 0.765  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.059      ;
; 0.767  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.061      ;
; 0.890  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.183      ;
; 0.890  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 1.183      ;
; 0.929  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.223      ;
; 1.088  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.382      ;
; 1.150  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.444      ;
; 1.152  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.446      ;
; 1.387  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.681      ;
; 1.402  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 1.714      ;
; 1.612  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.906      ;
; 1.612  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.906      ;
; 1.615  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.909      ;
; 1.632  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 1.926      ;
; 1.639  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 1.951      ;
; 1.712  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 2.006      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.736  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.029      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.795  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.081      ; 2.088      ;
; 1.872  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 2.166      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.926  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.080      ; 2.218      ;
; 1.931  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 2.225      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.483      ; 1.082      ;
; 0.440 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.480      ; 1.174      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.483      ; 1.206      ;
; 0.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.483      ; 1.221      ;
; 0.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.803      ;
; 0.511 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.810      ;
; 0.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.813      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.817      ;
; 0.528 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.821      ;
; 0.532 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.826      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.844      ;
; 0.552 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.845      ;
; 0.552 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.845      ;
; 0.559 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.403      ; 1.216      ;
; 0.592 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.402      ; 1.248      ;
; 0.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.918      ;
; 0.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.628 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.402      ; 1.284      ;
; 0.636 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.930      ;
; 0.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.939      ;
; 0.652 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.945      ;
; 0.653 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.386      ;
; 0.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.948      ;
; 0.660 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.393      ;
; 0.663 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.956      ;
; 0.663 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 0.955      ;
; 0.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.398      ;
; 0.680 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.973      ;
; 0.682 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.415      ;
; 0.685 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.418      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.981      ;
; 0.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.984      ;
; 0.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.984      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.002      ;
; 0.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.000      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.185      ; 1.126      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.007      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.009      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.020      ;
; 0.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.463      ;
; 0.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.735 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.468      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.479      ; 1.473      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.156      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.462 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.481      ; 1.197      ;
; 0.465 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.481      ; 1.206      ;
; 0.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.487 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.487 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.214      ;
; 0.491 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 1.169      ;
; 0.518 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.817      ;
; 0.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.532 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.534 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 1.193      ;
; 0.539 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.832      ;
; 0.542 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.547 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.840      ;
; 0.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 1.226      ;
; 0.593 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 1.243      ;
; 0.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.481      ; 1.347      ;
; 0.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 1.278      ;
; 0.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.920      ;
; 0.638 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.481      ; 1.373      ;
; 0.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.657 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.658 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.481      ; 1.393      ;
; 0.675 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.690 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 1.354      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.025      ;
; 0.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.027      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.482      ;
; 0.756 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.746      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.810      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.046      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.064      ;
; 0.773 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.066      ;
; 1.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.393      ;
; 1.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.399      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.402      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.407      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.416      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.416      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.420      ;
; 1.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.423      ;
; 1.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.429      ;
; 1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.432      ;
; 1.141 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.434      ;
; 1.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.524      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.533      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.542      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.551      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.556      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.556      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.267 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.560      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.563      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.565      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.279 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.572      ;
; 1.281 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.574      ;
; 1.320 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.613      ;
; 1.365 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.658      ;
; 1.369 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.662      ;
; 1.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.663      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.664      ;
; 1.377 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.670      ;
; 1.378 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.672      ;
; 1.380 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.673      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                  ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.187      ; 3.279      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.169      ; 3.261      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.181 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.260      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
; -0.180 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.168      ; 3.259      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.963      ;
; 2.333 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.933      ;
; 2.340 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.926      ;
; 2.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.801      ;
; 2.502 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.764      ;
; 2.503 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.763      ;
; 2.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.734      ;
; 2.541 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.725      ;
; 2.541 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.725      ;
; 2.577 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.689      ;
; 2.610 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.656      ;
; 2.665 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.601      ;
; 2.740 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.526      ;
; 2.740 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.526      ;
; 2.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.494      ;
; 2.776 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.490      ;
; 2.786 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.480      ;
; 2.793 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.473      ;
; 2.838 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.428      ;
; 2.856 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.410      ;
; 2.960 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.306      ;
; 2.982 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.284      ;
; 3.037 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.229      ;
; 3.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.211      ;
; 3.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.156      ;
; 3.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.145      ;
; 3.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 4.106      ;
; 3.294 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.972      ;
; 3.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.957      ;
; 3.320 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.946      ;
; 3.335 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.931      ;
; 3.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.928      ;
; 3.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.907      ;
; 3.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.809      ;
; 3.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.808      ;
; 3.493 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.773      ;
; 3.497 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.769      ;
; 3.500 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.766      ;
; 3.632 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.634      ;
; 3.642 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.624      ;
; 3.644 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.622      ;
; 3.672 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.594      ;
; 3.792 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.474      ;
; 3.819 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.447      ;
; 3.834 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.432      ;
; 3.991 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.275      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.563      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.538      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.088     ; 5.288      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.246      ;
; 4.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.221      ;
; 4.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.221      ;
; 4.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.221      ;
; 4.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.221      ;
; 4.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.221      ;
; 4.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 5.221      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.563      ;
; 4.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.563      ;
; 4.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.563      ;
; 4.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.563      ;
; 4.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.563      ;
; 4.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.538      ;
; 4.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.538      ;
; 4.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.538      ;
; 4.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.538      ;
; 4.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.538      ;
; 4.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.288      ;
; 4.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.288      ;
; 4.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.288      ;
; 4.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.288      ;
; 4.521 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 5.288      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.257      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 5.232      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.288      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.263      ;
; 4.830 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.134      ; 5.352      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.833 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.982      ;
; 4.855 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.134      ; 5.327      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.910 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.900      ;
; 4.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 4.886      ;
; 4.935 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.875      ;
; 4.935 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.875      ;
; 4.935 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.875      ;
; 4.935 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.191     ; 4.875      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS_PCLK'                                                                                                                                                                  ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.082 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.711      ; 3.085      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 3.069      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.691      ; 3.067      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
; 0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 3.068      ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.544 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.493      ; 3.311      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.590 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.488      ; 3.309      ;
; 2.613 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.172      ; 3.017      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.621 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 3.026      ;
; 2.646 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 3.068      ;
; 2.646 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 3.068      ;
; 2.648 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 3.062      ;
; 2.648 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.061      ;
; 2.648 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 3.062      ;
; 2.648 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 3.062      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.650 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 3.045      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.165      ; 3.048      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 3.051      ;
; 2.651 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.047      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 3.085      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 3.086      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.654 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.192      ; 3.078      ;
; 2.656 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.069      ;
; 2.656 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.069      ;
; 2.656 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.069      ;
; 2.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.070      ;
; 2.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.070      ;
; 2.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.070      ;
; 2.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.070      ;
; 2.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.070      ;
; 2.657 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.181      ; 3.070      ;
; 2.668 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.186      ; 3.086      ;
; 2.668 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.186      ; 3.086      ;
; 2.668 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.186      ; 3.086      ;
; 2.668 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.186      ; 3.086      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.718 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.006      ;
; 2.729 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.017      ;
; 2.729 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.017      ;
; 2.729 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.017      ;
; 2.729 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.017      ;
; 2.729 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.017      ;
; 2.737 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 3.026      ;
; 2.737 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 3.026      ;
; 2.737 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 3.026      ;
; 2.737 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 3.026      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.757 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.045      ;
; 2.761 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 3.063      ;
; 2.761 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 3.063      ;
; 2.761 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 3.063      ;
; 2.762 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 3.068      ;
; 2.763 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.056      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 3.058      ;
; 2.765 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 3.048      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.768 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.055      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.058      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 3.058      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 3.057      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.770 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.084      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.104      ; 3.087      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.104      ; 3.087      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.104      ; 3.087      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.104      ; 3.087      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.104      ; 3.087      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.085      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 3.078      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 3.078      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.104      ; 3.087      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.085      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.085      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.085      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.103      ; 3.086      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.085      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 3.085      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.097      ; 3.080      ;
; 2.771 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.097      ; 3.080      ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                               ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.649 ; 2.960 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.597 ; 2.883 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.593 ; 2.845 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.243 ; 2.520 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 2.284 ; 2.584 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.629 ; 2.960 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.560 ; 2.916 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.316 ; 2.611 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.649 ; 2.890 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 1.224 ; 1.537 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.580 ; 1.921 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; 7.565 ; 7.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.922 ; 6.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; 5.212 ; 5.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; 5.450 ; 5.707 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; 5.340 ; 5.615 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; 5.922 ; 6.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 5.820 ; 6.104 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; 5.763 ; 6.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; 5.319 ; 5.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; 5.560 ; 5.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; 5.061 ; 5.369 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; 5.585 ; 5.843 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 5.303 ; 5.660 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; 5.465 ; 5.858 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; 5.288 ; 5.657 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; 5.288 ; 5.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; 5.547 ; 5.901 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 5.625 ; 5.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -1.773 ; -2.026 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -2.112 ; -2.373 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -2.108 ; -2.338 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.773 ; -2.026 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -1.812 ; -2.087 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.994 ; -2.281 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.938 ; -2.218 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.832 ; -2.099 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.961 ; -2.245 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 0.753  ; 0.589  ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 0.580  ; 0.378  ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; -4.914 ; -5.195 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -4.247 ; -4.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; -4.397 ; -4.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; -4.626 ; -4.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; -4.520 ; -4.772 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; -5.095 ; -5.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -4.998 ; -5.269 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; -4.943 ; -5.232 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; -4.496 ; -4.845 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; -4.726 ; -5.071 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; -4.247 ; -4.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; -4.767 ; -5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -4.480 ; -4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; -4.652 ; -5.032 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; -4.466 ; -4.811 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; -4.466 ; -4.816 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; -4.714 ; -5.045 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -4.789 ; -5.127 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 12.297 ; 12.139 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 5.754  ; 5.839  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 3.213  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 13.222 ; 13.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 10.867 ; 10.613 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 10.349 ; 10.138 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 10.608 ; 10.346 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 9.806  ; 9.597  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 10.909 ; 10.607 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 10.648 ; 10.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 10.593 ; 10.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 10.673 ; 10.351 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 10.225 ; 10.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 9.853  ; 9.699  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 13.222 ; 13.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 9.826  ; 9.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 10.077 ; 9.853  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 9.918  ; 9.766  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 9.708  ; 9.517  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 9.758  ; 9.562  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 8.236  ; 7.939  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 11.175 ; 11.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 3.182  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 8.575  ; 8.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 5.472  ; 5.587  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 5.350  ; 5.513  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 7.998  ; 7.902  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 5.057  ; 5.166  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 4.991  ; 5.046  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 5.253  ; 5.350  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 4.948  ; 5.005  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 8.575  ; 8.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.868  ; 6.028  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.870  ; 6.027  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.644  ; 5.842  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.779  ; 5.944  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 5.671  ; 5.834  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 5.622  ; 5.804  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 5.671  ; 5.834  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 4.452  ; 4.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 8.689  ; 8.754  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 6.028  ; 5.895  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.996  ; 5.866  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.689  ; 8.754  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.251  ; 5.207  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 6.170  ; 5.925  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.196  ; 6.097  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 6.287  ; 6.117  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.345  ; 6.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 6.155  ; 6.050  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.616  ; 5.458  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.602  ; 5.439  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.377  ; 5.256  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.715  ; 5.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.670  ; 5.504  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.392  ; 8.519  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.533  ; 5.388  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 5.336  ; 5.490  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 4.391  ; 4.474  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.705  ; 5.886  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.766  ; 5.964  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.462  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.449  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 5.849  ; 5.782  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 5.142  ; 5.225  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 2.715  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 6.200  ; 5.903  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 7.391  ; 7.055  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 6.855  ; 6.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 7.480  ; 7.138  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 6.820  ; 6.570  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 7.522  ; 7.175  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 7.190  ; 6.829  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 7.192  ; 6.808  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 7.229  ; 6.830  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 6.821  ; 6.547  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 6.468  ; 6.246  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 10.156 ; 10.019 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 6.403  ; 6.130  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 6.714  ; 6.426  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 6.570  ; 6.337  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 6.200  ; 5.903  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 6.359  ; 6.097  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 6.300  ; 6.077  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 9.151  ; 9.176  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.686  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 4.366  ; 4.423  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 4.865  ; 4.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 4.747  ; 4.905  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 7.409  ; 7.308  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 4.466  ; 4.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 4.408  ; 4.462  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 4.659  ; 4.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 4.366  ; 4.423  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 7.969  ; 7.857  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.250  ; 5.405  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.251  ; 5.405  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.029  ; 5.221  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.164  ; 5.325  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 5.008  ; 5.184  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 5.008  ; 5.184  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 5.055  ; 5.213  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 3.892  ; 3.806  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.653  ; 4.610  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.406  ; 5.278  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.375  ; 5.250  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.064  ; 8.134  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.653  ; 4.610  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.535  ; 5.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.560  ; 5.463  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.654  ; 5.489  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.709  ; 5.540  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.527  ; 5.424  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.009  ; 4.856  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.996  ; 4.837  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.779  ; 4.662  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.104  ; 4.973  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.061  ; 4.900  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.785  ; 7.915  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.930  ; 4.789  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 4.739  ; 4.889  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 3.833  ; 3.914  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.093  ; 5.269  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.152  ; 5.344  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.024  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.009  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 10.690 ; 10.615 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 5.714  ; 5.601  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 6.507  ; 6.432  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 6.524  ; 6.449  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.714  ; 8.850  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 6.369  ; 6.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 6.369  ; 6.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.345  ; 6.253  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 6.819  ; 6.706  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.819  ; 6.706  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 6.167  ; 6.054  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.714  ; 5.601  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.714  ; 5.601  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.714  ; 5.601  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 6.077  ; 5.964  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 6.077  ; 5.964  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 9.238  ; 9.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 6.357  ; 6.244  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.721 ; 6.646 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 5.076 ; 4.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.880 ; 5.805 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.896 ; 5.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.102 ; 8.238 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.740 ; 5.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.740 ; 5.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.717 ; 5.625 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 6.137 ; 6.024 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.137 ; 6.024 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.511 ; 5.398 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.076 ; 4.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.076 ; 4.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.076 ; 4.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.425 ; 5.312 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.425 ; 5.312 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.570 ; 8.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.693 ; 5.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 10.693    ; 10.768    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 5.497     ; 5.610     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 6.303     ; 6.378     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 6.300     ; 6.375     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.749     ; 8.613     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 6.146     ; 6.238     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 6.146     ; 6.238     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.125     ; 6.217     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 6.535     ; 6.648     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.535     ; 6.648     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.915     ; 6.028     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.497     ; 5.610     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.497     ; 5.610     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.497     ; 5.610     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.852     ; 5.965     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.852     ; 5.965     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 9.219     ; 9.094     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 6.105     ; 6.218     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.584     ; 6.659     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.864     ; 4.977     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.681     ; 5.756     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.678     ; 5.753     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.141     ; 8.005     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.522     ; 5.614     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.522     ; 5.614     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.502     ; 5.594     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.860     ; 5.973     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.860     ; 5.973     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.265     ; 5.378     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.864     ; 4.977     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.864     ; 4.977     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.864     ; 4.977     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.204     ; 5.317     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.204     ; 5.317     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.557     ; 8.432     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.447     ; 5.560     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 93.94 MHz  ; 93.94 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;                                                               ;
; 132.08 MHz ; 132.08 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;                                                               ;
; 226.55 MHz ; 226.55 MHz      ; CLOCK                                                 ;                                                               ;
; 406.5 MHz  ; 250.0 MHz       ; CMOS_PCLK                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -3.717 ; -100.907      ;
; CMOS_PCLK                                             ; -1.460 ; -33.669       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.429  ; 0.000         ;
; CLOCK                                                 ; 15.586 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -1.191 ; -4.879        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.330  ; 0.000         ;
; CLOCK                                                 ; 0.401  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.401  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.197 ; -6.493        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.939  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 4.515  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                             ; 0.143 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 2.310 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.445 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -3.000 ; -52.071       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.715  ; 0.000         ;
; CLOCK                                                 ; 9.753  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.715 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.717 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.316      ;
; -3.526 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.125      ;
; -3.505 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 2.104      ;
; -3.322 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.343     ; 1.921      ;
; -3.303 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.334     ; 1.911      ;
; -3.303 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.334     ; 1.911      ;
; -3.303 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.334     ; 1.911      ;
; -3.303 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.334     ; 1.911      ;
; -3.212 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 2.225      ;
; -3.198 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.346     ; 1.794      ;
; -3.162 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.767      ;
; -3.162 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.767      ;
; -3.158 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.763      ;
; -3.155 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.760      ;
; -3.111 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.983     ; 2.107      ;
; -3.110 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.988     ; 2.101      ;
; -3.110 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.988     ; 2.101      ;
; -2.962 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.567      ;
; -2.940 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.545      ;
; -2.878 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.337     ; 1.483      ;
; -2.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.603      ;
; -2.565 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.579      ;
; -2.548 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.562      ;
; -2.546 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.559      ;
; -2.545 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.559      ;
; -2.543 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.557      ;
; -2.537 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.550      ;
; -2.532 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.545      ;
; -2.532 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.545      ;
; -2.531 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.545      ;
; -2.516 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.529      ;
; -2.511 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.524      ;
; -2.506 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.966     ; 1.519      ;
; -2.500 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.514      ;
; -2.489 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.503      ;
; -2.408 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.336     ; 1.014      ;
; 5.736  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.174     ; 4.092      ;
; 5.839  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.174     ; 3.989      ;
; 5.869  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 3.972      ;
; 5.997  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 3.836      ;
; 6.193  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.171     ; 3.638      ;
; 6.205  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.171     ; 3.626      ;
; 6.339  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.174     ; 3.489      ;
; 6.426  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 3.407      ;
; 6.556  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 3.277      ;
; 6.638  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.174     ; 3.190      ;
; 6.658  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 3.175      ;
; 6.738  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 3.095      ;
; 7.028  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 2.805      ;
; 7.095  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.174     ; 2.733      ;
; 7.166  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.162     ; 2.674      ;
; 7.240  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 2.593      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.252  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 2.592      ;
; 7.361  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 2.472      ;
; 7.410  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 2.431      ;
; 7.580  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 2.261      ;
; 7.756  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 2.078      ;
; 7.769  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 2.065      ;
; 7.769  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 2.065      ;
; 7.985  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 1.856      ;
; 8.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 1.397      ;
; 8.456  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 1.385      ;
; 8.456  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.161     ; 1.385      ;
; 29.355 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 10.592     ;
; 29.557 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 10.390     ;
; 29.569 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.061     ; 10.372     ;
; 29.769 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 10.178     ;
; 30.223 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.054     ; 9.725      ;
; 30.282 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 9.665      ;
; 30.606 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 9.341      ;
; 30.668 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 9.279      ;
; 31.513 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.055     ; 8.434      ;
; 32.872 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 7.066      ;
; 32.872 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 7.066      ;
; 32.872 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 7.066      ;
; 32.872 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 7.066      ;
; 32.872 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 7.066      ;
; 32.904 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.066     ; 7.032      ;
; 32.921 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 7.009      ;
; 32.921 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 7.009      ;
; 32.921 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.072     ; 7.009      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.460 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.389      ;
; -1.316 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.245      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.188      ;
; -1.180 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 2.109      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.081 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 2.009      ;
; -1.079 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.024      ;
; -1.058 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.987      ;
; -1.056 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.985      ;
; -1.055 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.984      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -1.006 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.074     ; 1.934      ;
; -0.950 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.879      ;
; -0.847 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.057     ; 1.792      ;
; -0.843 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.772      ;
; -0.611 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.540      ;
; -0.570 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.499      ;
; -0.460 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.389      ;
; -0.448 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.377      ;
; -0.272 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.201      ;
; -0.248 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.177      ;
; -0.247 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.176      ;
; -0.235 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.164      ;
; -0.221 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.150      ;
; -0.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.996      ;
; -0.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.994      ;
; -0.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.993      ;
; -0.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.990      ;
; -0.190 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.119      ;
; -0.173 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.102      ;
; -0.161 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.090      ;
; -0.124 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.912      ;
; -0.099 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.028      ;
; -0.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.882      ; 2.888      ;
; -0.089 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.018      ;
; -0.087 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 1.016      ;
; -0.067 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.996      ;
; -0.037 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.966      ;
; 0.132  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.797      ;
; 0.132  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.797      ;
; 0.133  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.796      ;
; 0.159  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.770      ;
; 0.184  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.745      ;
; 0.184  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.073     ; 0.745      ;
; 1.070  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 1.718      ;
; 1.072  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 1.716      ;
; 1.073  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 1.715      ;
; 1.178  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 1.610      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.503      ;
; 2.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.500      ;
; 2.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.499      ;
; 2.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.447      ;
; 2.488 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.444      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.443      ;
; 2.704 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.228      ;
; 2.760 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.172      ;
; 2.822 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.117      ;
; 2.825 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.114      ;
; 2.826 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.113      ;
; 2.900 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.039      ;
; 2.903 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.036      ;
; 2.904 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.035      ;
; 2.915 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.017      ;
; 2.925 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 7.007      ;
; 2.971 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.961      ;
; 2.981 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.951      ;
; 3.097 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.842      ;
; 3.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.764      ;
; 3.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.722      ;
; 3.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 6.654      ;
; 3.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.666      ;
; 3.308 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.631      ;
; 3.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.621      ;
; 3.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.593      ;
; 3.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.591      ;
; 3.386 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.553      ;
; 3.396 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.543      ;
; 3.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.524      ;
; 3.464 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.468      ;
; 3.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.464      ;
; 3.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.462      ;
; 3.497 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 6.421      ;
; 3.505 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.424      ;
; 3.505 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.424      ;
; 3.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.421      ;
; 3.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.421      ;
; 3.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.420      ;
; 3.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.420      ;
; 3.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 6.424      ;
; 3.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.409      ;
; 3.526 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.407      ;
; 3.528 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.385      ;
; 3.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.360      ;
; 3.555 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.358      ;
; 3.576 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.353      ;
; 3.584 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.345      ;
; 3.601 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.312      ;
; 3.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.336      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.325      ;
; 3.611 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.321      ;
; 3.617 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 6.301      ;
; 3.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.312      ;
; 3.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.309      ;
; 3.631 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.298      ;
; 3.634 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.295      ;
; 3.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.294      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.284      ;
; 3.662 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 6.276      ;
; 3.664 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 6.274      ;
; 3.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.265      ;
; 3.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.261      ;
; 3.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.258      ;
; 3.672 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.257      ;
; 3.673 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.240      ;
; 3.675 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.089     ; 6.238      ;
; 3.681 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 6.258      ;
; 3.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.241      ;
; 3.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.238      ;
; 3.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.237      ;
; 3.710 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.223      ;
; 3.733 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.200      ;
; 3.737 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.196      ;
; 3.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.195      ;
; 3.739 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 6.179      ;
; 3.739 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.194      ;
; 3.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.193      ;
; 3.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.084     ; 6.177      ;
; 3.749 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 6.189      ;
; 3.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.179      ;
; 3.753 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.176      ;
; 3.754 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.175      ;
; 3.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 6.172      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.343      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.602 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.327      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.639 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.290      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.130      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.888 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.041      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.974      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 15.965 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.964      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.901      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.061 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.868      ;
; 16.065 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 3.864      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.191 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 1.421      ;
; -1.171 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 1.441      ;
; -1.171 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 1.441      ;
; -1.170 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 1.442      ;
; -0.176 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.436      ;
; -0.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.469      ;
; -0.128 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.489      ;
; -0.128 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.489      ;
; -0.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.490      ;
; -0.052 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.342      ; 2.565      ;
; 0.401  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.669      ;
; 0.416  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.684      ;
; 0.471  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.739      ;
; 0.598  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.866      ;
; 0.626  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.893      ;
; 0.644  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.911      ;
; 0.644  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.912      ;
; 0.647  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.915      ;
; 0.705  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.974      ;
; 0.711  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.979      ;
; 0.714  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.982      ;
; 0.715  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 0.983      ;
; 0.808  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.075      ;
; 0.814  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.081      ;
; 0.863  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.131      ;
; 1.022  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.290      ;
; 1.080  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.348      ;
; 1.081  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.349      ;
; 1.252  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.089      ; 1.536      ;
; 1.297  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.565      ;
; 1.467  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.089      ; 1.751      ;
; 1.496  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.764      ;
; 1.516  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.784      ;
; 1.516  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.784      ;
; 1.517  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.785      ;
; 1.561  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.829      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.592  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.859      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.651  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 1.918      ;
; 1.708  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 1.976      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.757  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.071      ; 2.023      ;
; 1.810  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.073      ; 2.078      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.425      ; 0.985      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.418 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.424      ; 1.072      ;
; 0.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.425      ; 1.099      ;
; 0.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.425      ; 1.113      ;
; 0.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.728      ;
; 0.461 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.729      ;
; 0.462 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.730      ;
; 0.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.744      ;
; 0.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.749      ;
; 0.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.754      ;
; 0.492 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.762      ;
; 0.495 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.763      ;
; 0.511 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.779      ;
; 0.512 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.780      ;
; 0.513 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.781      ;
; 0.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.783      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.785      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.355      ; 1.109      ;
; 0.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.354      ; 1.135      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.846      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.847      ;
; 0.578 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.846      ;
; 0.586 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.354      ; 1.170      ;
; 0.591 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.859      ;
; 0.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.863      ;
; 0.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.602 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.870      ;
; 0.606 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.260      ;
; 0.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.880      ;
; 0.617 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.269      ;
; 0.619 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.271      ;
; 0.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.625 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.898      ;
; 0.633 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.163      ; 1.011      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.287      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.291      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.906      ;
; 0.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 0.907      ;
; 0.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.644 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.648 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.654 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.923      ;
; 0.662 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.930      ;
; 0.662 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.930      ;
; 0.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.932      ;
; 0.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.669 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.937      ;
; 0.670 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 0.936      ;
; 0.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.945      ;
; 0.682 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.334      ;
; 0.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.422      ; 1.335      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.669      ;
; 0.477 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.745      ;
; 0.691 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.965      ;
; 0.701 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.970      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.976      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.984      ;
; 1.014 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.285      ;
; 1.021 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.289      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.300      ;
; 1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.304      ;
; 1.038 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.306      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.314      ;
; 1.047 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.317      ;
; 1.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.379      ;
; 1.112 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.380      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.382      ;
; 1.122 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.390      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.395      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.407      ;
; 1.143 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.411      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.422      ;
; 1.156 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.424      ;
; 1.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.426      ;
; 1.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.428      ;
; 1.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.428      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.430      ;
; 1.164 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.432      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.434      ;
; 1.169 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.437      ;
; 1.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.439      ;
; 1.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.447      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.501      ;
; 1.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.502      ;
; 1.236 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.504      ;
; 1.244 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.512      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.515      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.515      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.517      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.525      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.416      ; 1.054      ;
; 0.417 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.440 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 1.095      ;
; 0.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 1.103      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.450 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.455 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.416      ; 1.106      ;
; 0.482 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.352      ; 1.064      ;
; 0.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.488 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.502 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.505 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.352      ; 1.087      ;
; 0.506 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.509 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.539 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.352      ; 1.121      ;
; 0.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.347      ; 1.135      ;
; 0.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.352      ; 1.162      ;
; 0.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.606 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.876      ;
; 0.614 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 1.269      ;
; 0.614 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.630 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.634 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 1.289      ;
; 0.635 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.649 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 1.304      ;
; 0.655 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.666 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.671 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.347      ; 1.248      ;
; 0.674 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.674 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.944      ;
; 0.682 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.953      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.416      ; 1.341      ;
; 0.697 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.704 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                   ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.893      ; 3.002      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.877      ; 2.986      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.197 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.985      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
; -0.196 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.876      ; 2.984      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.939 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.682      ;
; 3.002 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.619      ;
; 3.039 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.582      ;
; 3.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.483      ;
; 3.145 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.476      ;
; 3.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.463      ;
; 3.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.461      ;
; 3.175 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.446      ;
; 3.189 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.432      ;
; 3.199 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.422      ;
; 3.288 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.333      ;
; 3.335 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.286      ;
; 3.364 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.257      ;
; 3.366 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.255      ;
; 3.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.226      ;
; 3.397 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.224      ;
; 3.424 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.197      ;
; 3.438 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.183      ;
; 3.439 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.182      ;
; 3.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.162      ;
; 3.603 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.018      ;
; 3.644 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.977      ;
; 3.645 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.976      ;
; 3.665 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.956      ;
; 3.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.915      ;
; 3.738 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.883      ;
; 3.787 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.834      ;
; 3.901 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.720      ;
; 3.912 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.709      ;
; 3.944 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.677      ;
; 3.993 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.628      ;
; 3.999 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.622      ;
; 4.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.590      ;
; 4.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.590      ;
; 4.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.577      ;
; 4.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.514      ;
; 4.174 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.447      ;
; 4.180 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.441      ;
; 4.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.414      ;
; 4.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.384      ;
; 4.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.384      ;
; 4.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.283      ;
; 4.343 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.278      ;
; 4.413 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.208      ;
; 4.474 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.147      ;
; 4.549 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.072      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.605 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.318      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 5.140      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.927 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.074     ; 5.001      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.082     ; 4.946      ;
; 4.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.925      ;
; 4.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.925      ;
; 4.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.925      ;
; 4.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.925      ;
; 4.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.925      ;
; 4.998 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.925      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 4.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.318      ;
; 4.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.318      ;
; 4.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.318      ;
; 4.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.318      ;
; 4.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.318      ;
; 4.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.140      ;
; 4.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.140      ;
; 4.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.140      ;
; 4.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.140      ;
; 4.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 5.140      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.824 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 5.013      ;
; 4.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.925      ;
; 4.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.925      ;
; 4.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.925      ;
; 4.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.925      ;
; 4.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.925      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.835      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.000      ;
; 5.096 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.118      ; 5.061      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.679      ;
; 5.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 4.659      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.852      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 4.620      ;
; 5.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.118      ; 4.883      ;
; 5.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.514      ;
; 5.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.514      ;
; 5.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.514      ;
; 5.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 4.514      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                   ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.143 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.338      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.354      ; 2.773      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.336      ; 2.755      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
; 0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.337      ; 2.756      ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.310 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.432      ; 2.992      ;
; 2.344 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.714      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.354 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 2.989      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.362 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.729      ;
; 2.377 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 2.760      ;
; 2.377 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 2.760      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.180      ; 2.773      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.160      ; 2.753      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.159      ; 2.752      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.160      ; 2.753      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.171      ; 2.764      ;
; 2.378 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.160      ; 2.753      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.162      ; 2.757      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.162      ; 2.757      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.162      ; 2.757      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.162      ; 2.757      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 2.756      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 2.744      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.143      ; 2.738      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 2.756      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 2.756      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.162      ; 2.757      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.162      ; 2.757      ;
; 2.380 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.737      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.741      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.381 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.773      ;
; 2.390 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 2.773      ;
; 2.390 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 2.773      ;
; 2.390 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 2.773      ;
; 2.390 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.168      ; 2.773      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.445 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.707      ;
; 2.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.714      ;
; 2.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.714      ;
; 2.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.714      ;
; 2.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.714      ;
; 2.448 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.714      ;
; 2.466 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.729      ;
; 2.466 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.729      ;
; 2.466 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.729      ;
; 2.466 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.729      ;
; 2.478 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.752      ;
; 2.478 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.752      ;
; 2.478 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.752      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.085      ; 2.760      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.480 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.746      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.773      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.773      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.773      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.773      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.773      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.773      ;
; 2.482 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 2.749      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.751      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 2.772      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 2.764      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 2.764      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.765      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.095      ; 2.773      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.766      ;
; 2.483 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 2.742      ;
; 2.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.762      ;
; 2.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.747      ;
; 2.484 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.747      ;
+-------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.370 ; 2.514 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.340 ; 2.435 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.327 ; 2.405 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.987 ; 2.116 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 2.019 ; 2.173 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.344 ; 2.514 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.279 ; 2.474 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.056 ; 2.198 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.370 ; 2.448 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 1.105 ; 1.555 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.458 ; 1.867 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; 6.817 ; 6.748 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.266 ; 5.402 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; 4.592 ; 4.722 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; 4.822 ; 4.905 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; 4.716 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; 5.266 ; 5.402 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 5.164 ; 5.269 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; 5.109 ; 5.237 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; 4.697 ; 4.889 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; 4.942 ; 5.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; 4.455 ; 4.586 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; 4.951 ; 5.033 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 4.686 ; 4.848 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; 4.820 ; 5.051 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; 4.666 ; 4.857 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; 4.668 ; 4.855 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; 4.932 ; 5.067 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 5.000 ; 5.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -1.564 ; -1.679 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.902 ; -1.984 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.890 ; -1.956 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.564 ; -1.679 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -1.594 ; -1.733 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.764 ; -1.925 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.710 ; -1.870 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.617 ; -1.743 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.728 ; -1.894 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 0.677  ; 0.448  ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 0.524  ; 0.248  ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; -4.341 ; -4.455 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -3.732 ; -3.852 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; -3.866 ; -3.982 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; -4.087 ; -4.158 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; -3.986 ; -4.080 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; -4.530 ; -4.660 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -4.431 ; -4.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; -4.378 ; -4.502 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; -3.965 ; -4.144 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; -4.200 ; -4.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; -3.732 ; -3.852 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; -4.224 ; -4.307 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -3.954 ; -4.104 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; -4.099 ; -4.324 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; -3.935 ; -4.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; -3.937 ; -4.111 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; -4.190 ; -4.314 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -4.255 ; -4.380 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 11.617 ; 11.308 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 5.236  ; 5.464  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 2.970  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 12.273 ; 11.808 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 10.323 ; 9.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 9.829  ; 9.269  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 10.089 ; 9.443  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 9.298  ; 8.779  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 10.369 ; 9.695  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 10.123 ; 9.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 10.069 ; 9.403  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 10.160 ; 9.456  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 9.693  ; 9.158  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 9.328  ; 8.882  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 12.273 ; 11.808 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 9.304  ; 8.867  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 9.557  ; 9.026  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 9.391  ; 8.942  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 9.198  ; 8.718  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 9.245  ; 8.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 7.758  ; 7.216  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 10.182 ; 10.140 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.906  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 7.588  ; 7.664  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 4.987  ; 5.231  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 4.884  ; 5.166  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 7.076  ; 7.132  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 4.617  ; 4.838  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 4.567  ; 4.709  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 4.801  ; 5.009  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 4.526  ; 4.671  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 7.588  ; 7.664  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.361  ; 5.659  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.355  ; 5.662  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.152  ; 5.478  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.264  ; 5.596  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 5.166  ; 5.486  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 5.126  ; 5.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 5.166  ; 5.486  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 4.147  ; 4.000  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 7.910  ; 7.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.668  ; 5.364  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.641  ; 5.336  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.910  ; 7.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.922  ; 4.751  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.830  ; 5.393  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.856  ; 5.534  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.932  ; 5.561  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.965  ; 5.628  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.744  ; 5.534  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.255  ; 4.986  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.247  ; 4.970  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.029  ; 4.807  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.362  ; 5.092  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.313  ; 5.029  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.603  ; 7.521  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.201  ; 4.910  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 4.867  ; 5.151  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 4.024  ; 4.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.214  ; 5.520  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.269  ; 5.591  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.377  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.354  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 5.490  ; 5.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 4.678  ; 4.898  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 2.513  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 5.834  ; 5.339  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 6.990  ; 6.361  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 6.477  ; 5.938  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 7.085  ; 6.431  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 6.422  ; 5.941  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 7.109  ; 6.486  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 6.802  ; 6.160  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 6.805  ; 6.144  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 6.855  ; 6.169  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 6.428  ; 5.915  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 6.079  ; 5.655  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 9.330  ; 8.840  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 6.022  ; 5.545  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 6.334  ; 5.817  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 6.178  ; 5.731  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 5.834  ; 5.339  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 5.984  ; 5.520  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 5.972  ; 5.491  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 8.378  ; 8.114  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.451  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 3.992  ; 4.133  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 4.431  ; 4.667  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 4.333  ; 4.605  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 6.537  ; 6.585  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 4.076  ; 4.290  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 4.031  ; 4.170  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 4.256  ; 4.458  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 3.992  ; 4.133  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 7.031  ; 7.100  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 4.794  ; 5.082  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 4.788  ; 5.084  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 4.589  ; 4.904  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 4.701  ; 5.021  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 4.564  ; 4.872  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 4.564  ; 4.872  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 4.603  ; 4.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 3.630  ; 3.487  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.371  ; 4.205  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.094  ; 4.800  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.068  ; 4.774  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.332  ; 7.184  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.371  ; 4.205  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.242  ; 4.822  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.268  ; 4.957  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.344  ; 4.986  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.375  ; 5.050  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.164  ; 4.959  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.694  ; 4.434  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.686  ; 4.419  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.477  ; 4.262  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.796  ; 4.535  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.750  ; 4.476  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.041  ; 6.967  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.642  ; 4.361  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 4.319  ; 4.594  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 3.510  ; 3.647  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 4.652  ; 4.948  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 4.705  ; 5.017  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.029 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.053 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 9.949 ; 9.860 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 5.328 ; 5.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 6.101 ; 6.012 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 6.116 ; 6.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.904 ; 7.975 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.981 ; 5.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.981 ; 5.884 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.951 ; 5.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 6.413 ; 6.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.413 ; 6.306 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.759 ; 5.652 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.328 ; 5.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.328 ; 5.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.328 ; 5.221 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.679 ; 5.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.679 ; 5.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.398 ; 8.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.978 ; 5.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.206 ; 6.117 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.748 ; 4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.539 ; 5.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.554 ; 5.465 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.356 ; 7.427 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.417 ; 5.320 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.417 ; 5.320 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.389 ; 5.292 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.790 ; 5.683 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.790 ; 5.683 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.162 ; 5.055 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.748 ; 4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.748 ; 4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.748 ; 4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.085 ; 4.978 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.085 ; 4.978 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.788 ; 7.836 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.372 ; 5.265 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 9.758     ; 9.847     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 5.008     ; 5.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.704     ; 5.793     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.697     ; 5.786     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.714     ; 7.643     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.569     ; 5.666     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.569     ; 5.666     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.552     ; 5.649     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.932     ; 6.039     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.932     ; 6.039     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.387     ; 5.494     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.008     ; 5.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.008     ; 5.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.008     ; 5.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.329     ; 5.436     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.329     ; 5.436     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.133     ; 8.085     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.542     ; 5.649     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 5.978     ; 6.067     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.437     ; 4.544     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.155     ; 5.244     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.148     ; 5.237     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.177     ; 7.106     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.018     ; 5.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.018     ; 5.115     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.001     ; 5.098     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.323     ; 5.430     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.323     ; 5.430     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.800     ; 4.907     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.437     ; 4.544     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.437     ; 4.544     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.437     ; 4.544     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.744     ; 4.851     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.744     ; 4.851     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.536     ; 7.488     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.949     ; 5.056     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -1.508 ; -40.368       ;
; CMOS_PCLK                                             ; -0.191 ; -0.216        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 6.539  ; 0.000         ;
; CLOCK                                                 ; 17.933 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.875 ; -3.881        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.106  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.153  ; 0.000         ;
; CLOCK                                                 ; 0.187  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                             ; 0.499 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 6.430 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 7.327 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.171 ; -5.643        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.113  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.188  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -3.000 ; -45.820       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.736  ; 0.000         ;
; CLOCK                                                 ; 9.262  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.734 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.508 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.074      ;
; -1.441 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 1.007      ;
; -1.425 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 0.991      ;
; -1.345 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.361     ; 0.911      ;
; -1.313 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 1.097      ;
; -1.293 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.867      ;
; -1.293 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.867      ;
; -1.293 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.867      ;
; -1.293 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.867      ;
; -1.265 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.360     ; 0.832      ;
; -1.260 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.834      ;
; -1.259 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.833      ;
; -1.256 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.830      ;
; -1.252 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.826      ;
; -1.210 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.179     ; 0.980      ;
; -1.210 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.179     ; 0.980      ;
; -1.208 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.176     ; 0.981      ;
; -1.182 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.756      ;
; -1.166 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.740      ;
; -1.138 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.712      ;
; -0.985 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.769      ;
; -0.985 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.771      ;
; -0.984 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.770      ;
; -0.981 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.767      ;
; -0.976 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.760      ;
; -0.976 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.760      ;
; -0.975 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.759      ;
; -0.975 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.761      ;
; -0.974 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.758      ;
; -0.973 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.759      ;
; -0.969 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.753      ;
; -0.967 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.753      ;
; -0.964 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.165     ; 0.748      ;
; -0.962 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.748      ;
; -0.953 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.163     ; 0.739      ;
; -0.886 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.353     ; 0.460      ;
; 7.986  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.907      ;
; 8.020  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.873      ;
; 8.072  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.828      ;
; 8.134  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.760      ;
; 8.155  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.095     ; 1.737      ;
; 8.159  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.095     ; 1.733      ;
; 8.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.613      ;
; 8.283  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.610      ;
; 8.352  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.541      ;
; 8.384  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.510      ;
; 8.394  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.499      ;
; 8.420  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.474      ;
; 8.605  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.289      ;
; 8.652  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.241      ;
; 8.686  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.208      ;
; 8.698  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.202      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.706  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.195      ;
; 8.719  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.174      ;
; 8.803  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.097      ;
; 8.885  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.015      ;
; 8.916  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 0.979      ;
; 8.920  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 0.975      ;
; 8.920  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 0.975      ;
; 9.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 0.823      ;
; 9.243  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 0.659      ;
; 9.245  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 0.657      ;
; 9.246  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 0.656      ;
; 34.793 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 5.168      ;
; 35.006 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 4.955      ;
; 35.010 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.031     ; 4.946      ;
; 35.065 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 4.896      ;
; 35.200 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 4.761      ;
; 35.314 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                     ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.025     ; 4.648      ;
; 35.366 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 4.595      ;
; 35.568 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 4.393      ;
; 36.056 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.905      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.525 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.427      ;
; 36.531 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.031     ; 3.425      ;
; 36.578 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.035     ; 3.374      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.191 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.141      ;
; -0.057 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 1.007      ;
; -0.021 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.026     ; 0.982      ;
; -0.004 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.954      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.004  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.039     ; 0.944      ;
; 0.006  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.944      ;
; 0.009  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.941      ;
; 0.010  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.940      ;
; 0.028  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.922      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.071  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.878      ;
; 0.095  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.855      ;
; 0.099  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.026     ; 0.862      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.101  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.848      ;
; 0.222  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.728      ;
; 0.232  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.718      ;
; 0.295  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.655      ;
; 0.296  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.654      ;
; 0.377  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.573      ;
; 0.398  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.552      ;
; 0.401  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.548      ;
; 0.404  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.546      ;
; 0.406  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.543      ;
; 0.416  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.534      ;
; 0.418  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.532      ;
; 0.427  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.523      ;
; 0.480  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.470      ;
; 0.481  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.468      ;
; 0.483  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.467      ;
; 0.490  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.038     ; 0.459      ;
; 0.504  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.446      ;
; 0.572  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.106      ; 1.431      ;
; 0.575  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.375      ;
; 0.576  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.374      ;
; 0.576  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.374      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.359      ;
; 0.592  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.036     ; 0.359      ;
; 0.600  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.350      ;
; 0.600  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 1.000        ; -0.037     ; 0.350      ;
; 0.609  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.106      ; 1.394      ;
; 0.617  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.103      ; 1.383      ;
; 0.619  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.106      ; 1.384      ;
; 0.622  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.106      ; 1.381      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.106      ; 1.362      ;
; 1.210  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.103      ; 0.790      ;
; 1.220  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.103      ; 0.780      ;
; 1.223  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.103      ; 0.777      ;
; 1.242  ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.103      ; 0.758      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.539 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.411      ;
; 6.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.408      ;
; 6.549 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.401      ;
; 6.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.400      ;
; 6.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.399      ;
; 6.552 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.398      ;
; 6.684 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.266      ;
; 6.684 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.266      ;
; 6.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.207      ;
; 6.745 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.205      ;
; 6.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.210      ;
; 6.747 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.209      ;
; 6.747 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.209      ;
; 6.749 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.207      ;
; 6.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.206      ;
; 6.753 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.197      ;
; 6.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.195      ;
; 6.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.197      ;
; 6.880 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.071      ;
; 6.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.075      ;
; 6.890 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.061      ;
; 6.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.059      ;
; 6.892 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.064      ;
; 6.901 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.049      ;
; 6.922 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.028      ;
; 6.931 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 3.009      ;
; 6.932 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 3.018      ;
; 6.933 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 3.007      ;
; 6.938 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 3.006      ;
; 6.950 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.006      ;
; 6.951 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.005      ;
; 6.952 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.004      ;
; 6.953 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 3.003      ;
; 6.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 6.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.954      ;
; 7.011 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.937      ;
; 7.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.928      ;
; 7.014 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.934      ;
; 7.032 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.920      ;
; 7.039 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.912      ;
; 7.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.907      ;
; 7.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.897      ;
; 7.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.895      ;
; 7.049 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.902      ;
; 7.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 2.894      ;
; 7.053 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.897      ;
; 7.060 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.880      ;
; 7.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.880      ;
; 7.072 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.880      ;
; 7.072 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.876      ;
; 7.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.878      ;
; 7.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.873      ;
; 7.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.875      ;
; 7.087 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.030     ; 2.870      ;
; 7.088 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.030     ; 2.869      ;
; 7.092 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.848      ;
; 7.094 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.846      ;
; 7.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.858      ;
; 7.099 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.857      ;
; 7.099 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 2.845      ;
; 7.101 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.850      ;
; 7.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.847      ;
; 7.106 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.845      ;
; 7.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.844      ;
; 7.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.842      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.840      ;
; 7.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.839      ;
; 7.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.838      ;
; 7.115 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.833      ;
; 7.119 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 2.834      ;
; 7.122 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.818      ;
; 7.122 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 2.831      ;
; 7.124 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.816      ;
; 7.124 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.816      ;
; 7.127 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.827      ;
; 7.129 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.825      ;
; 7.129 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.827      ;
; 7.129 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 2.815      ;
; 7.129 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 2.819      ;
; 7.130 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 2.826      ;
; 7.141 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 2.812      ;
; 7.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.797      ;
; 7.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 2.810      ;
; 7.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.795      ;
; 7.150 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.790      ;
; 7.150 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 2.794      ;
; 7.152 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.799      ;
; 7.152 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.799      ;
; 7.152 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.047     ; 2.788      ;
; 7.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.799      ;
; 7.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.798      ;
; 7.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.796      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.933 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.018      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 17.950 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.001      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.936      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.925      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.867      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.805      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.788      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.209 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.742      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.212 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.739      ;
; 18.228 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.723      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.875 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.354      ; 0.643      ;
; -0.875 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.354      ; 0.643      ;
; -0.872 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.354      ; 0.646      ;
; -0.867 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.354      ; 0.651      ;
; -0.392 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.354      ; 1.126      ;
; -0.372 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.356      ; 1.148      ;
; -0.372 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.356      ; 1.148      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.356      ; 1.151      ;
; -0.364 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.356      ; 1.156      ;
; -0.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.356      ; 1.170      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.307      ;
; 0.193  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.316      ;
; 0.252  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.373      ;
; 0.267  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.386      ;
; 0.273  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.392      ;
; 0.276  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.397      ;
; 0.278  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.399      ;
; 0.304  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.427      ;
; 0.308  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.429      ;
; 0.311  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.432      ;
; 0.335  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.454      ;
; 0.338  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.457      ;
; 0.364  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.485      ;
; 0.432  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.553      ;
; 0.456  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.577      ;
; 0.458  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.579      ;
; 0.554  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.675      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.722      ;
; 0.636  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.757      ;
; 0.636  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.757      ;
; 0.639  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.760      ;
; 0.644  ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.765      ;
; 0.687  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.818      ;
; 0.722  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.843      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.739  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.859      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.768  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.036      ; 0.888      ;
; 0.771  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.892      ;
; 0.778  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.899      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
; 0.834  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.034      ; 0.952      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.106 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.225      ; 0.435      ;
; 0.156 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.224      ; 0.484      ;
; 0.165 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.225      ; 0.494      ;
; 0.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.225      ; 0.500      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.186      ; 0.496      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.185      ; 0.501      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.333      ;
; 0.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.229 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.185      ; 0.518      ;
; 0.250 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.223      ; 0.577      ;
; 0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.223      ; 0.580      ;
; 0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.223      ; 0.583      ;
; 0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.223      ; 0.588      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.223      ; 0.590      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 0.460      ;
; 0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.094      ; 0.473      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.218      ; 0.602      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.402      ;
; 0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.223      ; 0.613      ;
; 0.286 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.153 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.159 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.175 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.481      ;
; 0.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.493      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.508      ;
; 0.224 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.524      ;
; 0.254 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.586      ;
; 0.260 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.591      ;
; 0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.602      ;
; 0.273 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 0.558      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.290 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.218      ; 0.627      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.307      ;
; 0.210 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.330      ;
; 0.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.431      ;
; 0.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.567      ;
; 0.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.592      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.633      ;
; 0.515 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.660      ;
; 0.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.695      ;
; 0.576 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.696      ;
; 0.578 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.698      ;
; 0.579 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.699      ;
; 0.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.701      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                  ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.113      ; 1.511      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.102      ; 1.500      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.100      ; 1.498      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
; 0.499 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.101      ; 1.499      ;
+-------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.158      ;
; 6.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.131      ;
; 6.474 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.114      ;
; 6.494 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.094      ;
; 6.500 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.088      ;
; 6.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.079      ;
; 6.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.063      ;
; 6.541 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.047      ;
; 6.542 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.046      ;
; 6.550 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.038      ;
; 6.573 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.015      ;
; 6.579 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 2.009      ;
; 6.608 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.980      ;
; 6.618 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.970      ;
; 6.620 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.968      ;
; 6.622 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.966      ;
; 6.624 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.964      ;
; 6.636 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.952      ;
; 6.659 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.929      ;
; 6.676 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.912      ;
; 6.701 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.887      ;
; 6.703 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.885      ;
; 6.715 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.873      ;
; 6.738 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.850      ;
; 6.775 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.813      ;
; 6.815 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.773      ;
; 6.841 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.747      ;
; 6.854 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.734      ;
; 6.894 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.694      ;
; 6.895 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.693      ;
; 6.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.690      ;
; 6.898 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.690      ;
; 6.902 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.686      ;
; 6.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.685      ;
; 6.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.668      ;
; 6.974 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.614      ;
; 6.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.611      ;
; 6.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.611      ;
; 6.979 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.609      ;
; 6.981 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.607      ;
; 6.982 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.606      ;
; 7.051 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                          ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.537      ;
; 7.051 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                           ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.537      ;
; 7.058 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.530      ;
; 7.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                          ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.458      ;
; 7.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                           ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.458      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.572      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.473      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.448      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.389      ;
; 7.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.370      ;
; 7.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.370      ;
; 7.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.370      ;
; 7.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.370      ;
; 7.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.370      ;
; 7.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.370      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.572      ;
; 7.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.572      ;
; 7.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.572      ;
; 7.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.572      ;
; 7.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.572      ;
; 7.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.473      ;
; 7.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.473      ;
; 7.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.473      ;
; 7.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.473      ;
; 7.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.473      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.454 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.448      ;
; 7.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.370      ;
; 7.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.370      ;
; 7.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.370      ;
; 7.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.370      ;
; 7.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.370      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.352      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.426      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.621 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.277      ;
; 7.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 2.275      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.641 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.372      ;
; 7.650 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.417      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.656 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 2.246      ;
; 7.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 2.389      ;
; 7.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.203      ;
; 7.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.203      ;
; 7.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.203      ;
; 7.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.089     ; 2.203      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                    ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.362      ; 1.355      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.345      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.349      ; 1.342      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
; -0.171 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.344      ;
+--------+--------------------------------------+-----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 1.448      ;
; 1.116 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 1.466      ;
; 1.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.312      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.133 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.317      ;
; 1.156 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.348      ;
; 1.156 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.355      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 1.356      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.337      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.341      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.348      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.345      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.157 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.158 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.163 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.355      ;
; 1.163 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.355      ;
; 1.163 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.355      ;
; 1.163 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 1.355      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.188 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.305      ;
; 1.193 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.312      ;
; 1.193 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.312      ;
; 1.193 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.312      ;
; 1.193 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.312      ;
; 1.193 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.312      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.317      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.342      ;
; 1.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.342      ;
; 1.220 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.342      ;
; 1.221 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.336      ;
; 1.221 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.344      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.350      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.348      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.348      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.348      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.349      ;
; 1.223 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.348      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.346      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.346      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.350      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.346      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 1.345      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.343      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 1.340      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
; 1.224 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.344      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.236 ; -0.052       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[12]|clk             ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[13]|clk             ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[14]|clk             ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[15]|clk             ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[4]|clk              ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[5]|clk              ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[6]|clk              ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[7]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oCLK|clk                  ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[0]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[10]|clk             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[11]|clk             ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[1]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[2]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[3]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[8]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_oDATA[9]|clk              ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[0]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[1]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[2]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[3]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[4]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[5]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[6]|clk          ;
; -0.057 ; -0.057       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Pre_CMOS_iDATA[7]|clk          ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|CMOS_VALID|clk                 ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Frame_Cont[0]|clk              ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Frame_Cont[1]|clk              ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Frame_Cont[2]|clk              ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Frame_Cont[3]|clk              ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|Frame_valid|clk                ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|byte_state|clk                 ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; u_CMOS_Capture|mCMOS_VSYNC|clk                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.211 ; 2.007 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.179 ; 1.981 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.199 ; 1.982 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.048 ; 1.816 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.080 ; 1.852 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.206 ; 2.007 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.183 ; 1.986 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.088 ; 1.866 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.211 ; 2.000 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 0.553 ; 1.029 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 0.658 ; 1.200 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; 3.510 ; 4.391 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 2.822 ; 3.658 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; 2.524 ; 3.318 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; 2.625 ; 3.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; 2.596 ; 3.401 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; 2.822 ; 3.658 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 2.771 ; 3.586 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; 2.757 ; 3.568 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; 2.608 ; 3.445 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; 2.692 ; 3.544 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; 2.456 ; 3.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; 2.668 ; 3.459 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 2.581 ; 3.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; 2.655 ; 3.478 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; 2.584 ; 3.421 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; 2.588 ; 3.423 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; 2.682 ; 3.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 2.717 ; 3.571 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.840 ; -1.594 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.965 ; -1.752 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.985 ; -1.753 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.840 ; -1.594 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.871 ; -1.629 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.927 ; -1.683 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.907 ; -1.651 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.875 ; -1.635 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.919 ; -1.666 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 0.325  ; -0.172 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 0.243  ; -0.239 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; -2.370 ; -3.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -2.087 ; -2.867 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; -2.150 ; -2.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; -2.247 ; -3.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; -2.219 ; -3.009 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; -2.442 ; -3.267 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -2.392 ; -3.198 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; -2.378 ; -3.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; -2.233 ; -3.051 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; -2.314 ; -3.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; -2.087 ; -2.867 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; -2.295 ; -3.077 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -2.207 ; -3.020 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; -2.283 ; -3.095 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; -2.210 ; -3.029 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; -2.214 ; -3.030 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; -2.304 ; -3.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -2.338 ; -3.173 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 5.576  ; 5.773  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 2.818  ; 2.610  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 1.504  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 6.290  ; 6.815  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 4.656  ; 4.992  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 4.474  ; 4.715  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 4.567  ; 4.812  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 4.222  ; 4.438  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 4.694  ; 4.955  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 4.601  ; 4.836  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 4.564  ; 4.796  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 4.582  ; 4.823  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 4.412  ; 4.634  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 4.272  ; 4.480  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 6.290  ; 6.815  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 4.267  ; 4.481  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 4.370  ; 4.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 4.303  ; 4.517  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 4.211  ; 4.399  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 4.233  ; 4.419  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 3.530  ; 3.751  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 5.478  ; 5.878  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 1.623  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 4.758  ; 4.348  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 2.608  ; 2.490  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 2.561  ; 2.443  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 4.452  ; 4.068  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 2.406  ; 2.309  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 2.375  ; 2.279  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 2.512  ; 2.407  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 2.355  ; 2.262  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 4.758  ; 4.348  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 2.841  ; 2.709  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 2.832  ; 2.696  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 2.708  ; 2.583  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 2.784  ; 2.654  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 2.709  ; 2.574  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 2.687  ; 2.559  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 2.709  ; 2.574  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 2.000  ; 2.042  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.391  ; 4.839  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.680  ; 2.880  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.669  ; 2.866  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.391  ; 4.839  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.354  ; 2.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.693  ; 2.840  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.726  ; 2.905  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.791  ; 2.944  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.829  ; 2.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.789  ; 2.958  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.513  ; 2.618  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.504  ; 2.607  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.409  ; 2.513  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.557  ; 2.681  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.530  ; 2.641  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.285  ; 4.698  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.453  ; 2.556  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 2.537  ; 2.436  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 2.059  ; 2.014  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 2.751  ; 2.632  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 2.783  ; 2.656  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.437 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.435 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 2.576  ; 2.806  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 2.532  ; 2.329  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 1.273  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 2.705  ; 2.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 3.188  ; 3.454  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 3.004  ; 3.174  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 3.241  ; 3.438  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 2.962  ; 3.146  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 3.262  ; 3.465  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 3.135  ; 3.305  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 3.126  ; 3.297  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 3.129  ; 3.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 2.957  ; 3.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 2.827  ; 2.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 4.978  ; 5.454  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 2.789  ; 2.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 2.928  ; 3.074  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 2.862  ; 3.019  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 2.705  ; 2.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 2.776  ; 2.904  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 2.696  ; 2.938  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 4.542  ; 5.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 1.390  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 2.079  ; 1.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 2.324  ; 2.210  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 2.278  ; 2.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 4.176  ; 3.796  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 2.130  ; 2.036  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 2.099  ; 2.006  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 2.230  ; 2.129  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 2.079  ; 1.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 4.469  ; 4.064  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 2.546  ; 2.419  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 2.538  ; 2.407  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 2.420  ; 2.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 2.491  ; 2.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 2.399  ; 2.276  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 2.399  ; 2.276  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 2.420  ; 2.291  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 1.739  ; 1.779  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 2.079  ; 2.188  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.396  ; 2.591  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.385  ; 2.577  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.106  ; 4.548  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.079  ; 2.188  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.405  ; 2.546  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.436  ; 2.609  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.498  ; 2.644  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.535  ; 2.674  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.496  ; 2.658  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.231  ; 2.331  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.223  ; 2.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.131  ; 2.231  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.273  ; 2.392  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.247  ; 2.353  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.003  ; 4.411  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.173  ; 2.272  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 2.254  ; 2.158  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 1.796  ; 1.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 2.459  ; 2.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 2.490  ; 2.369  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.644 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.643 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 4.709 ; 4.750 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.562 ; 2.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.899 ; 2.940 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.900 ; 2.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.425 ; 4.701 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.819 ; 2.799 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.819 ; 2.799 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.818 ; 2.798 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 3.020 ; 2.993 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 3.020 ; 2.993 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.754 ; 2.727 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.562 ; 2.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.562 ; 2.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.562 ; 2.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.726 ; 2.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.726 ; 2.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.665 ; 4.933 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.813 ; 2.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 2.964 ; 3.005 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.277 ; 2.250 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.612 ; 2.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.612 ; 2.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.144 ; 4.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.531 ; 2.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.531 ; 2.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.530 ; 2.510 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.717 ; 2.690 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.717 ; 2.690 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.461 ; 2.434 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.277 ; 2.250 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.277 ; 2.250 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.277 ; 2.250 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.435 ; 2.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.435 ; 2.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.367 ; 4.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.518 ; 2.491 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 4.995     ; 4.954     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.641     ; 2.668     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 3.105     ; 3.064     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 3.095     ; 3.054     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.845     ; 4.569     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.973     ; 2.993     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.973     ; 2.993     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.968     ; 2.988     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 3.172     ; 3.199     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 3.172     ; 3.199     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.867     ; 2.894     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.641     ; 2.668     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.641     ; 2.668     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.641     ; 2.668     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.833     ; 2.860     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.833     ; 2.860     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 5.091     ; 4.823     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.938     ; 2.965     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 3.130     ; 3.089     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.352     ; 2.379     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.811     ; 2.770     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.802     ; 2.761     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.558     ; 4.282     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.678     ; 2.698     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.678     ; 2.698     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.673     ; 2.693     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.862     ; 2.889     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.862     ; 2.889     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.569     ; 2.596     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.352     ; 2.379     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.352     ; 2.379     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.352     ; 2.379     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.537     ; 2.564     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.537     ; 2.564     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.788     ; 4.520     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.637     ; 2.664     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -4.216   ; -1.393 ; -0.197   ; -0.171  ; -3.000              ;
;  CLOCK                                                 ; 15.248   ; 0.187  ; N/A      ; N/A     ; 9.262               ;
;  CMOS_PCLK                                             ; -1.725   ; -1.393 ; -0.197   ; -0.171  ; -3.000              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.216   ; 0.153  ; 4.246    ; 1.113   ; 19.715              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.842    ; 0.106  ; 2.303    ; 1.188   ; 4.715               ;
; Design-wide TNS                                        ; -154.457 ; -5.783 ; -6.493   ; -5.643  ; -52.071             ;
;  CLOCK                                                 ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                             ; -38.663  ; -5.783 ; -6.493   ; -5.643  ; -52.071             ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -115.794 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.649 ; 2.960 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.597 ; 2.883 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.593 ; 2.845 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.243 ; 2.520 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 2.284 ; 2.584 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.629 ; 2.960 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.560 ; 2.916 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.316 ; 2.611 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.649 ; 2.890 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 1.224 ; 1.555 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.580 ; 1.921 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; 7.565 ; 7.766 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.922 ; 6.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; 5.212 ; 5.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; 5.450 ; 5.707 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; 5.340 ; 5.615 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; 5.922 ; 6.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 5.820 ; 6.104 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; 5.763 ; 6.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; 5.319 ; 5.692 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; 5.560 ; 5.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; 5.061 ; 5.369 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; 5.585 ; 5.843 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 5.303 ; 5.660 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; 5.465 ; 5.858 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; 5.288 ; 5.657 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; 5.288 ; 5.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; 5.547 ; 5.901 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 5.625 ; 5.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.840 ; -1.594 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.965 ; -1.752 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.985 ; -1.753 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.840 ; -1.594 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.871 ; -1.629 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.927 ; -1.683 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.907 ; -1.651 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.875 ; -1.635 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.919 ; -1.666 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 0.753  ; 0.589  ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 0.580  ; 0.378  ; Rise       ; CMOS_PCLK                                             ;
; CMOS_SDAT   ; CLOCK      ; -2.370 ; -3.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -2.087 ; -2.867 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]    ; CLOCK      ; -2.150 ; -2.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]    ; CLOCK      ; -2.247 ; -3.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]    ; CLOCK      ; -2.219 ; -3.009 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]    ; CLOCK      ; -2.442 ; -3.267 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -2.392 ; -3.198 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]    ; CLOCK      ; -2.378 ; -3.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]    ; CLOCK      ; -2.233 ; -3.051 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]    ; CLOCK      ; -2.314 ; -3.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]    ; CLOCK      ; -2.087 ; -2.867 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]    ; CLOCK      ; -2.295 ; -3.077 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -2.207 ; -3.020 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11]   ; CLOCK      ; -2.283 ; -3.095 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12]   ; CLOCK      ; -2.210 ; -3.029 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13]   ; CLOCK      ; -2.214 ; -3.030 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14]   ; CLOCK      ; -2.304 ; -3.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -2.338 ; -3.173 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 12.297 ; 12.139 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 5.754  ; 5.839  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 3.213  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 13.222 ; 13.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 10.867 ; 10.613 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 10.349 ; 10.138 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 10.608 ; 10.346 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 9.806  ; 9.597  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 10.909 ; 10.607 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 10.648 ; 10.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 10.593 ; 10.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 10.673 ; 10.351 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 10.225 ; 10.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 9.853  ; 9.699  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 13.222 ; 13.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 9.826  ; 9.683  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 10.077 ; 9.853  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 9.918  ; 9.766  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 9.708  ; 9.517  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 9.758  ; 9.562  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 8.236  ; 7.939  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 11.175 ; 11.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 3.182  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 8.575  ; 8.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 5.472  ; 5.587  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 5.350  ; 5.513  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 7.998  ; 7.902  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 5.057  ; 5.166  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 4.991  ; 5.046  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 5.253  ; 5.350  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 4.948  ; 5.005  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 8.575  ; 8.467  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.868  ; 6.028  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.870  ; 6.027  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.644  ; 5.842  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.779  ; 5.944  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 5.671  ; 5.834  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 5.622  ; 5.804  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 5.671  ; 5.834  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 4.452  ; 4.363  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 8.689  ; 8.754  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 6.028  ; 5.895  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.996  ; 5.866  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.689  ; 8.754  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.251  ; 5.207  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 6.170  ; 5.925  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 6.196  ; 6.097  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 6.287  ; 6.117  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.345  ; 6.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 6.155  ; 6.050  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.616  ; 5.458  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.602  ; 5.439  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.377  ; 5.256  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.715  ; 5.580  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.670  ; 5.504  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.392  ; 8.519  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.533  ; 5.388  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 5.336  ; 5.490  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 4.391  ; 4.474  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.705  ; 5.886  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.766  ; 5.964  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.462  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.449  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SCLK ; CLOCK      ; 2.576  ; 2.806  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 2.532  ; 2.329  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 1.273  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGAD[*]   ; CLOCK      ; 2.705  ; 2.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[0]  ; CLOCK      ; 3.188  ; 3.454  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[1]  ; CLOCK      ; 3.004  ; 3.174  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[2]  ; CLOCK      ; 3.241  ; 3.438  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[3]  ; CLOCK      ; 2.962  ; 3.146  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[4]  ; CLOCK      ; 3.262  ; 3.465  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[5]  ; CLOCK      ; 3.135  ; 3.305  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[6]  ; CLOCK      ; 3.126  ; 3.297  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[7]  ; CLOCK      ; 3.129  ; 3.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[8]  ; CLOCK      ; 2.957  ; 3.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[9]  ; CLOCK      ; 2.827  ; 2.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[10] ; CLOCK      ; 4.978  ; 5.454  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[11] ; CLOCK      ; 2.789  ; 2.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[12] ; CLOCK      ; 2.928  ; 3.074  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[13] ; CLOCK      ; 2.862  ; 3.019  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[14] ; CLOCK      ; 2.705  ; 2.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGAD[15] ; CLOCK      ; 2.776  ; 2.904  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 2.696  ; 2.938  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 4.542  ; 5.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 1.390  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 2.079  ; 1.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 2.324  ; 2.210  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 2.278  ; 2.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 4.176  ; 3.796  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 2.130  ; 2.036  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 2.099  ; 2.006  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 2.230  ; 2.129  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 2.079  ; 1.990  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 4.469  ; 4.064  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 2.546  ; 2.419  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 2.538  ; 2.407  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 2.420  ; 2.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 2.491  ; 2.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 2.399  ; 2.276  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 2.399  ; 2.276  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 2.420  ; 2.291  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 1.739  ; 1.779  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 2.079  ; 2.188  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.396  ; 2.591  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.385  ; 2.577  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.106  ; 4.548  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.079  ; 2.188  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.405  ; 2.546  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.436  ; 2.609  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.498  ; 2.644  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.535  ; 2.674  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.496  ; 2.658  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.231  ; 2.331  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.223  ; 2.321  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.131  ; 2.231  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.273  ; 2.392  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.247  ; 2.353  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.003  ; 4.411  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.173  ; 2.272  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 2.254  ; 2.158  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 1.796  ; 1.753  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 2.459  ; 2.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 2.490  ; 2.369  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.644 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.643 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAD[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; S_DB[0]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[1]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[2]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[3]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[4]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[5]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[6]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[7]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[8]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[9]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[10]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[11]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[12]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[13]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[14]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[15]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_PCLK               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_HREF               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_VSYNC              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; VGAD[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGAD[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_CKE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NCS         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NWE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VGAD[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGAD[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VGAD[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VGAD[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VGAD[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VGAD[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGAD[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                 ; CLOCK                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; CMOS_PCLK                                             ; 61       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 5        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 4321     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 106      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7227     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                 ; CLOCK                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; CMOS_PCLK                                             ; 61       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 5        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 4321     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 106      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7227     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 33       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 284      ; 0        ; 0        ; 0        ;
; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 477      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 33       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 284      ; 0        ; 0        ; 0        ;
; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 477      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 391   ; 391  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version
    Info: Processing started: Sat Feb 28 09:30:23 2015
Info: Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.216      -115.794 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -1.725       -38.663 CMOS_PCLK 
    Info (332119):     1.842         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    15.248         0.000 CLOCK 
Info (332146): Worst-case hold slack is -1.393
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.393        -5.783 CMOS_PCLK 
    Info (332119):     0.345         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.429         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.453         0.000 CLOCK 
Info (332146): Worst-case recovery slack is -0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.181        -5.965 CMOS_PCLK 
    Info (332119):     2.303         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     4.246         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.082         0.000 CMOS_PCLK 
    Info (332119):     2.544         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     2.718         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -52.071 CMOS_PCLK 
    Info (332119):     4.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.744         0.000 CLOCK 
    Info (332119):    19.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.717
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.717      -100.907 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -1.460       -33.669 CMOS_PCLK 
    Info (332119):     2.429         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    15.586         0.000 CLOCK 
Info (332146): Worst-case hold slack is -1.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.191        -4.879 CMOS_PCLK 
    Info (332119):     0.330         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.401         0.000 CLOCK 
    Info (332119):     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -0.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.197        -6.493 CMOS_PCLK 
    Info (332119):     2.939         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     4.515         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.143
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.143         0.000 CMOS_PCLK 
    Info (332119):     2.310         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     2.445         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -52.071 CMOS_PCLK 
    Info (332119):     4.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.753         0.000 CLOCK 
    Info (332119):    19.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.080
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -rise_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CMOS_PCLK}] -fall_to [get_clocks {CMOS_PCLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -rise_to [get_clocks {CLOCK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK}] -fall_to [get_clocks {CLOCK}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.508       -40.368 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -0.191        -0.216 CMOS_PCLK 
    Info (332119):     6.539         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    17.933         0.000 CLOCK 
Info (332146): Worst-case hold slack is -0.875
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.875        -3.881 CMOS_PCLK 
    Info (332119):     0.106         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.153         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.187         0.000 CLOCK 
Info (332146): Worst-case recovery slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CMOS_PCLK 
    Info (332119):     6.430         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     7.327         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.171        -5.643 CMOS_PCLK 
    Info (332119):     1.113         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     1.188         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -45.820 CMOS_PCLK 
    Info (332119):     4.736         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.262         0.000 CLOCK 
    Info (332119):    19.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Sat Feb 28 09:30:30 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


