
TEMPLATE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000198  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000258  08000260  00010260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000258  08000258  00010260  2**0
                  CONTENTS
  4 .ARM          00000000  08000258  08000258  00010260  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000258  08000260  00010260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000258  08000258  00010258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800025c  0800025c  0001025c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000260  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000260  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010260  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000413  00000000  00000000  00010288  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000001dc  00000000  00000000  0001069b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000070  00000000  00000000  00010878  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000048  00000000  00000000  000108e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000082ca  00000000  00000000  00010930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000009ed  00000000  00000000  00018bfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0002ae61  00000000  00000000  000195e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00044448  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a4  00000000  00000000  000444c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000240 	.word	0x08000240

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	08000240 	.word	0x08000240

08000108 <main>:





int main() {
 8000108:	b580      	push	{r7, lr}
 800010a:	af00      	add	r7, sp, #0

	GPIOA->MODER = 1;
 800010c:	2390      	movs	r3, #144	; 0x90
 800010e:	05db      	lsls	r3, r3, #23
 8000110:	2201      	movs	r2, #1
 8000112:	601a      	str	r2, [r3, #0]
 8000114:	2300      	movs	r3, #0


}
 8000116:	0018      	movs	r0, r3
 8000118:	46bd      	mov	sp, r7
 800011a:	bd80      	pop	{r7, pc}

0800011c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800011c:	b580      	push	{r7, lr}
 800011e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000120:	4b1a      	ldr	r3, [pc, #104]	; (800018c <SystemInit+0x70>)
 8000122:	681a      	ldr	r2, [r3, #0]
 8000124:	4b19      	ldr	r3, [pc, #100]	; (800018c <SystemInit+0x70>)
 8000126:	2101      	movs	r1, #1
 8000128:	430a      	orrs	r2, r1
 800012a:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 800012c:	4b17      	ldr	r3, [pc, #92]	; (800018c <SystemInit+0x70>)
 800012e:	685a      	ldr	r2, [r3, #4]
 8000130:	4b16      	ldr	r3, [pc, #88]	; (800018c <SystemInit+0x70>)
 8000132:	4917      	ldr	r1, [pc, #92]	; (8000190 <SystemInit+0x74>)
 8000134:	400a      	ands	r2, r1
 8000136:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000138:	4b14      	ldr	r3, [pc, #80]	; (800018c <SystemInit+0x70>)
 800013a:	681a      	ldr	r2, [r3, #0]
 800013c:	4b13      	ldr	r3, [pc, #76]	; (800018c <SystemInit+0x70>)
 800013e:	4915      	ldr	r1, [pc, #84]	; (8000194 <SystemInit+0x78>)
 8000140:	400a      	ands	r2, r1
 8000142:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000144:	4b11      	ldr	r3, [pc, #68]	; (800018c <SystemInit+0x70>)
 8000146:	681a      	ldr	r2, [r3, #0]
 8000148:	4b10      	ldr	r3, [pc, #64]	; (800018c <SystemInit+0x70>)
 800014a:	4913      	ldr	r1, [pc, #76]	; (8000198 <SystemInit+0x7c>)
 800014c:	400a      	ands	r2, r1
 800014e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000150:	4b0e      	ldr	r3, [pc, #56]	; (800018c <SystemInit+0x70>)
 8000152:	685a      	ldr	r2, [r3, #4]
 8000154:	4b0d      	ldr	r3, [pc, #52]	; (800018c <SystemInit+0x70>)
 8000156:	4911      	ldr	r1, [pc, #68]	; (800019c <SystemInit+0x80>)
 8000158:	400a      	ands	r2, r1
 800015a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800015c:	4b0b      	ldr	r3, [pc, #44]	; (800018c <SystemInit+0x70>)
 800015e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000160:	4b0a      	ldr	r3, [pc, #40]	; (800018c <SystemInit+0x70>)
 8000162:	210f      	movs	r1, #15
 8000164:	438a      	bics	r2, r1
 8000166:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8000168:	4b08      	ldr	r3, [pc, #32]	; (800018c <SystemInit+0x70>)
 800016a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800016c:	4b07      	ldr	r3, [pc, #28]	; (800018c <SystemInit+0x70>)
 800016e:	490c      	ldr	r1, [pc, #48]	; (80001a0 <SystemInit+0x84>)
 8000170:	400a      	ands	r2, r1
 8000172:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <SystemInit+0x70>)
 8000176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000178:	4b04      	ldr	r3, [pc, #16]	; (800018c <SystemInit+0x70>)
 800017a:	2101      	movs	r1, #1
 800017c:	438a      	bics	r2, r1
 800017e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000180:	4b02      	ldr	r3, [pc, #8]	; (800018c <SystemInit+0x70>)
 8000182:	2200      	movs	r2, #0
 8000184:	609a      	str	r2, [r3, #8]

}
 8000186:	46c0      	nop			; (mov r8, r8)
 8000188:	46bd      	mov	sp, r7
 800018a:	bd80      	pop	{r7, pc}
 800018c:	40021000 	.word	0x40021000
 8000190:	08ffb80c 	.word	0x08ffb80c
 8000194:	fef6ffff 	.word	0xfef6ffff
 8000198:	fffbffff 	.word	0xfffbffff
 800019c:	ffc0ffff 	.word	0xffc0ffff
 80001a0:	fffffeec 	.word	0xfffffeec

080001a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001a4:	480d      	ldr	r0, [pc, #52]	; (80001dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80001a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001a8:	480d      	ldr	r0, [pc, #52]	; (80001e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80001aa:	490e      	ldr	r1, [pc, #56]	; (80001e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80001ac:	4a0e      	ldr	r2, [pc, #56]	; (80001e8 <LoopForever+0xe>)
  movs r3, #0
 80001ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001b0:	e002      	b.n	80001b8 <LoopCopyDataInit>

080001b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001b6:	3304      	adds	r3, #4

080001b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001bc:	d3f9      	bcc.n	80001b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001be:	4a0b      	ldr	r2, [pc, #44]	; (80001ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80001c0:	4c0b      	ldr	r4, [pc, #44]	; (80001f0 <LoopForever+0x16>)
  movs r3, #0
 80001c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001c4:	e001      	b.n	80001ca <LoopFillZerobss>

080001c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001c8:	3204      	adds	r2, #4

080001ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001cc:	d3fb      	bcc.n	80001c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80001ce:	f7ff ffa5 	bl	800011c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80001d2:	f000 f811 	bl	80001f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80001d6:	f7ff ff97 	bl	8000108 <main>

080001da <LoopForever>:

LoopForever:
    b LoopForever
 80001da:	e7fe      	b.n	80001da <LoopForever>
  ldr   r0, =_estack
 80001dc:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80001e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80001e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80001e8:	08000260 	.word	0x08000260
  ldr r2, =_sbss
 80001ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80001f0:	2000001c 	.word	0x2000001c

080001f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80001f4:	e7fe      	b.n	80001f4 <ADC1_IRQHandler>
	...

080001f8 <__libc_init_array>:
 80001f8:	b570      	push	{r4, r5, r6, lr}
 80001fa:	2600      	movs	r6, #0
 80001fc:	4d0c      	ldr	r5, [pc, #48]	; (8000230 <__libc_init_array+0x38>)
 80001fe:	4c0d      	ldr	r4, [pc, #52]	; (8000234 <__libc_init_array+0x3c>)
 8000200:	1b64      	subs	r4, r4, r5
 8000202:	10a4      	asrs	r4, r4, #2
 8000204:	42a6      	cmp	r6, r4
 8000206:	d109      	bne.n	800021c <__libc_init_array+0x24>
 8000208:	2600      	movs	r6, #0
 800020a:	f000 f819 	bl	8000240 <_init>
 800020e:	4d0a      	ldr	r5, [pc, #40]	; (8000238 <__libc_init_array+0x40>)
 8000210:	4c0a      	ldr	r4, [pc, #40]	; (800023c <__libc_init_array+0x44>)
 8000212:	1b64      	subs	r4, r4, r5
 8000214:	10a4      	asrs	r4, r4, #2
 8000216:	42a6      	cmp	r6, r4
 8000218:	d105      	bne.n	8000226 <__libc_init_array+0x2e>
 800021a:	bd70      	pop	{r4, r5, r6, pc}
 800021c:	00b3      	lsls	r3, r6, #2
 800021e:	58eb      	ldr	r3, [r5, r3]
 8000220:	4798      	blx	r3
 8000222:	3601      	adds	r6, #1
 8000224:	e7ee      	b.n	8000204 <__libc_init_array+0xc>
 8000226:	00b3      	lsls	r3, r6, #2
 8000228:	58eb      	ldr	r3, [r5, r3]
 800022a:	4798      	blx	r3
 800022c:	3601      	adds	r6, #1
 800022e:	e7f2      	b.n	8000216 <__libc_init_array+0x1e>
 8000230:	08000258 	.word	0x08000258
 8000234:	08000258 	.word	0x08000258
 8000238:	08000258 	.word	0x08000258
 800023c:	0800025c 	.word	0x0800025c

08000240 <_init>:
 8000240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000246:	bc08      	pop	{r3}
 8000248:	469e      	mov	lr, r3
 800024a:	4770      	bx	lr

0800024c <_fini>:
 800024c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800024e:	46c0      	nop			; (mov r8, r8)
 8000250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000252:	bc08      	pop	{r3}
 8000254:	469e      	mov	lr, r3
 8000256:	4770      	bx	lr
