Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  5 22:13:47 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (819)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1599)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (819)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 637 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1599)
---------------------------------------------------
 There are 1599 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.466        0.000                      0                 3842        0.140        0.000                      0                 3842        3.000        0.000                       0                  1727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            24.951        0.000                      0                  542        0.227        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     2.477        0.000                      0                 1700        0.174        0.000                      0                 1700        4.500        0.000                       0                  1665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.466        0.000                      0                 3202        0.140        0.000                      0                 3202  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.951ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.236ns  (logic 6.004ns (42.176%)  route 8.232ns (57.824%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[10])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.030    10.921    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.045 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.808    15.853    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 24.951    

Slack (MET) :             24.997ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.189ns  (logic 6.004ns (42.313%)  route 8.185ns (57.687%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[12])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           0.993    10.884    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124    11.008 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0/O
                         net (fo=16, routed)          4.799    15.807    U_FrameBufferLeft/ADDRBWRADDR[12]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.807    
  -------------------------------------------------------------------
                         slack                                 24.997    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.979ns  (logic 6.004ns (42.951%)  route 7.975ns (57.049%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[14])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           0.941    10.831    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.124    10.955 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0/O
                         net (fo=16, routed)          4.641    15.596    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.282ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.904ns  (logic 6.004ns (43.180%)  route 7.900ns (56.820%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[0])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.243    11.133    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.257 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0/O
                         net (fo=16, routed)          4.265    15.522    U_FrameBufferLeft/ADDRBWRADDR[0]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.522    
  -------------------------------------------------------------------
                         slack                                 25.282    

Slack (MET) :             25.395ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.791ns  (logic 6.004ns (43.534%)  route 7.787ns (56.466%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[5])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.135    11.025    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15/O
                         net (fo=16, routed)          4.260    15.409    U_FrameBufferLeft/ADDRBWRADDR[5]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 25.395    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.745ns  (logic 6.004ns (43.681%)  route 7.741ns (56.319%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[8])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.995    10.886    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.010 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          4.353    15.362    U_FrameBufferLeft/ADDRBWRADDR[8]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.452ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.734ns  (logic 6.004ns (43.716%)  route 7.730ns (56.284%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[1])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           1.076    10.967    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0/O
                         net (fo=16, routed)          4.261    15.351    U_FrameBufferLeft/ADDRBWRADDR[1]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 25.452    

Slack (MET) :             25.505ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.687ns  (logic 6.004ns (43.866%)  route 7.683ns (56.134%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[10])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.030    10.921    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.124    11.045 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.260    15.305    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.482    41.482    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.106    41.376    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.810    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.810    
                         arrival time                         -15.305    
  -------------------------------------------------------------------
                         slack                                 25.505    

Slack (MET) :             25.514ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.672ns  (logic 6.004ns (43.914%)  route 7.668ns (56.086%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           1.060    10.951    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.124    11.075 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0/O
                         net (fo=16, routed)          4.215    15.290    U_FrameBufferLeft/ADDRBWRADDR[3]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                 25.514    

Slack (MET) :             25.550ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 6.004ns (44.030%)  route 7.632ns (55.970%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 41.476 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.617     1.617    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     2.073 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=26, routed)          1.417     3.490    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.152     3.642 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=1, routed)           0.976     4.619    U_qvga_addr_decoder/D[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[7]_P[6])
                                                      5.272     9.891 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.020    10.911    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124    11.035 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0/O
                         net (fo=16, routed)          4.219    15.254    U_FrameBufferLeft/ADDRBWRADDR[6]
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.476    41.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.476    
                         clock uncertainty           -0.106    41.370    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.804    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                 25.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.475%)  route 0.185ns (49.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.580     0.580    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.185     0.906    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.048     0.954 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.954    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X6Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.849     0.849    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X6Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.133     0.727    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.949%)  route 0.141ns (43.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.581     0.581    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.141     0.722 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=25, routed)          0.141     0.862    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.045     0.907 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.907    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X7Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.849     0.849    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.091     0.672    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.542%)  route 0.189ns (50.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.580     0.580    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.189     0.910    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.955    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X6Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.849     0.849    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X6Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.121     0.715    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.141%)  route 0.132ns (36.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.581     0.581    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.128     0.709 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          0.132     0.841    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.098     0.939 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.939    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.849     0.849    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.092     0.673    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.580     0.580    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.182     0.903    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X7Y25          LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.948    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.848     0.848    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X7Y25          FDCE (Hold_fdce_C_D)         0.092     0.672    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.075%)  route 0.185ns (46.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.581     0.581    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X6Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     0.745 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          0.185     0.929    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.045     0.974 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.974    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.849     0.849    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.091     0.685    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.540%)  route 0.222ns (51.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X8Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.718 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=10, routed)          0.222     0.939    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I2_O)        0.045     0.984 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.984    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X8Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X8Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.121     0.675    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.540%)  route 0.222ns (51.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.554     0.554    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X8Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.718 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=10, routed)          0.222     0.939    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.045     0.984 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.984    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X8Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.821     0.821    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X8Y26          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.120     0.674    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.208ns (45.878%)  route 0.245ns (54.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.553     0.553    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X8Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     0.717 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=26, routed)          0.245     0.962    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.044     1.006 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.006    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X8Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.820     0.820    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X8Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X8Y25          FDCE (Hold_fdce_C_D)         0.131     0.684    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.230ns (53.107%)  route 0.203ns (46.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.580     0.580    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.128     0.708 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=9, routed)           0.203     0.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.102     1.013 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.013    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.848     0.848    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y25          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X7Y25          FDCE (Hold_fdce_C_D)         0.107     0.687    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y26      U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y26      U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[141][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.994ns (13.788%)  route 6.215ns (86.212%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.666    12.296    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X52Y37         FDRE                                         r  U_disparity_generator/mem_L_reg[141][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.448    14.789    U_disparity_generator/clk
    SLICE_X52Y37         FDRE                                         r  U_disparity_generator/mem_L_reg[141][1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X52Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.773    U_disparity_generator/mem_L_reg[141][1]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[141][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.994ns (13.788%)  route 6.215ns (86.212%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.666    12.296    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X52Y37         FDRE                                         r  U_disparity_generator/mem_L_reg[141][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.448    14.789    U_disparity_generator/clk
    SLICE_X52Y37         FDRE                                         r  U_disparity_generator/mem_L_reg[141][2]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X52Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.773    U_disparity_generator/mem_L_reg[141][2]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[141][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.994ns (13.788%)  route 6.215ns (86.212%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.666    12.296    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X52Y37         FDRE                                         r  U_disparity_generator/mem_L_reg[141][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.448    14.789    U_disparity_generator/clk
    SLICE_X52Y37         FDRE                                         r  U_disparity_generator/mem_L_reg[141][3]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X52Y37         FDRE (Setup_fdre_C_CE)      -0.169    14.773    U_disparity_generator/mem_L_reg[141][3]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[144][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.994ns (13.988%)  route 6.112ns (86.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          1.722    10.011    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.337 r  U_vga_controller/U_Pixel_Counter/mem_R[144][5]_i_1/O
                         net (fo=10, routed)          1.856    12.193    U_disparity_generator/mem_R_reg[144][1]_0[0]
    SLICE_X49Y38         FDRE                                         r  U_disparity_generator/mem_L_reg[144][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.448    14.789    U_disparity_generator/clk
    SLICE_X49Y38         FDRE                                         r  U_disparity_generator/mem_L_reg[144][4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X49Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.737    U_disparity_generator/mem_L_reg[144][4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[141][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.994ns (14.284%)  route 5.965ns (85.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.416    12.046    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X49Y41         FDRE                                         r  U_disparity_generator/mem_R_reg[141][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.450    14.791    U_disparity_generator/clk
    SLICE_X49Y41         FDRE                                         r  U_disparity_generator/mem_R_reg[141][1]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.739    U_disparity_generator/mem_R_reg[141][1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[141][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.994ns (14.284%)  route 5.965ns (85.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.416    12.046    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X49Y41         FDRE                                         r  U_disparity_generator/mem_R_reg[141][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.450    14.791    U_disparity_generator/clk
    SLICE_X49Y41         FDRE                                         r  U_disparity_generator/mem_R_reg[141][2]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.739    U_disparity_generator/mem_R_reg[141][2]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[141][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.994ns (14.284%)  route 5.965ns (85.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.416    12.046    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X49Y41         FDRE                                         r  U_disparity_generator/mem_R_reg[141][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.450    14.791    U_disparity_generator/clk
    SLICE_X49Y41         FDRE                                         r  U_disparity_generator/mem_R_reg[141][3]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X49Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.739    U_disparity_generator/mem_R_reg[141][3]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[145][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 0.994ns (14.336%)  route 5.940ns (85.664%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          1.902    10.192    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.326    10.518 r  U_vga_controller/U_Pixel_Counter/mem_R[145][5]_i_1/O
                         net (fo=10, routed)          1.503    12.021    U_disparity_generator/mem_R_reg[145][1]_0[0]
    SLICE_X47Y35         FDRE                                         r  U_disparity_generator/mem_L_reg[145][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.443    14.784    U_disparity_generator/clk
    SLICE_X47Y35         FDRE                                         r  U_disparity_generator/mem_L_reg[145][1]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X47Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.732    U_disparity_generator/mem_L_reg[145][1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[141][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.994ns (14.259%)  route 5.977ns (85.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          2.015    10.305    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.631 r  U_vga_controller/U_Pixel_Counter/mem_R[141][5]_i_1/O
                         net (fo=10, routed)          1.428    12.058    U_disparity_generator/mem_R_reg[141][1]_0[0]
    SLICE_X52Y43         FDRE                                         r  U_disparity_generator/mem_L_reg[141][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.452    14.793    U_disparity_generator/clk
    SLICE_X52Y43         FDRE                                         r  U_disparity_generator/mem_L_reg[141][4]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X52Y43         FDRE (Setup_fdre_C_CE)      -0.169    14.777    U_disparity_generator/mem_L_reg[141][4]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[144][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 0.994ns (14.295%)  route 5.959ns (85.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X30Y47         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=50, routed)          2.534     8.139    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y73         LUT5 (Prop_lut5_I3_O)        0.150     8.289 r  U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2/O
                         net (fo=12, routed)          1.722    10.011    U_vga_controller/U_Pixel_Counter/mem_R[138][5]_i_2_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.326    10.337 r  U_vga_controller/U_Pixel_Counter/mem_R[144][5]_i_1/O
                         net (fo=10, routed)          1.703    12.041    U_disparity_generator/mem_R_reg[144][1]_0[0]
    SLICE_X46Y35         FDRE                                         r  U_disparity_generator/mem_L_reg[144][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.443    14.784    U_disparity_generator/clk
    SLICE_X46Y35         FDRE                                         r  U_disparity_generator/mem_L_reg[144][2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.768    U_disparity_generator/mem_L_reg[144][2]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  2.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/o_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/scl_en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.394%)  route 0.122ns (39.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.639     1.523    U_top_SCCB_R/U_SCCB/clk
    SLICE_X41Y134        FDCE                                         r  U_top_SCCB_R/U_SCCB/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_top_SCCB_R/U_SCCB/o_clk_reg/Q
                         net (fo=8, routed)           0.122     1.786    U_top_SCCB_R/U_SCCB/o_clk_reg_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  U_top_SCCB_R/U_SCCB/scl_en_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    U_top_SCCB_R/U_SCCB/scl_en_reg_i_1__0_n_0
    SLICE_X42Y134        FDCE                                         r  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.910     2.038    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y134        FDCE                                         r  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/C
                         clock pessimism             -0.501     1.537    
    SLICE_X42Y134        FDCE (Hold_fdce_C_D)         0.120     1.657    U_top_SCCB_R/U_SCCB/scl_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.634     1.518    U_top_SCCB_L/U_SCCB/clk
    SLICE_X55Y126        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y126        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_top_SCCB_L/U_SCCB/p_counter_reg[9]/Q
                         net (fo=5, routed)           0.122     1.781    U_top_SCCB_L/U_SCCB/p_counter[9]
    SLICE_X54Y126        LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  U_top_SCCB_L/U_SCCB/o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_top_SCCB_L/U_SCCB/o_clk_i_1_n_0
    SLICE_X54Y126        FDCE                                         r  U_top_SCCB_L/U_SCCB/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.904     2.032    U_top_SCCB_L/U_SCCB/clk
    SLICE_X54Y126        FDCE                                         r  U_top_SCCB_L/U_SCCB/o_clk_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X54Y126        FDCE (Hold_fdce_C_D)         0.120     1.651    U_top_SCCB_L/U_SCCB/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.635     1.519    U_top_SCCB_L/U_SCCB/clk
    SLICE_X51Y128        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/Q
                         net (fo=7, routed)           0.138     1.798    U_top_SCCB_L/U_SCCB/counter_reg_reg[1]
    SLICE_X52Y128        LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  U_top_SCCB_L/U_SCCB/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_top_SCCB_L/U_SCCB/p_0_in__0[4]
    SLICE_X52Y128        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.907     2.035    U_top_SCCB_L/U_SCCB/clk
    SLICE_X52Y128        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X52Y128        FDCE (Hold_fdce_C_D)         0.121     1.654    U_top_SCCB_L/U_SCCB/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.639     1.523    U_top_SCCB_R/U_SCCB/clk
    SLICE_X40Y134        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/Q
                         net (fo=7, routed)           0.120     1.784    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[4]
    SLICE_X41Y134        LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  U_top_SCCB_R/U_SCCB/o_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    U_top_SCCB_R/U_SCCB/o_clk_i_1__0_n_0
    SLICE_X41Y134        FDCE                                         r  U_top_SCCB_R/U_SCCB/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.910     2.038    U_top_SCCB_R/U_SCCB/clk
    SLICE_X41Y134        FDCE                                         r  U_top_SCCB_R/U_SCCB/o_clk_reg/C
                         clock pessimism             -0.502     1.536    
    SLICE_X41Y134        FDCE (Hold_fdce_C_D)         0.091     1.627    U_top_SCCB_R/U_SCCB/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.638     1.522    U_top_SCCB_R/U_SCCB/clk
    SLICE_X41Y133        FDCE                                         r  U_top_SCCB_R/U_SCCB/a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDCE (Prop_fdce_C_Q)         0.141     1.663 f  U_top_SCCB_R/U_SCCB/a_reg_reg/Q
                         net (fo=4, routed)           0.121     1.784    U_top_SCCB_R/U_SCCB/a_reg_reg_n_0
    SLICE_X40Y133        LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  U_top_SCCB_R/U_SCCB/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    U_top_SCCB_R/U_SCCB/p_counter[0]_i_1__0_n_0
    SLICE_X40Y133        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.909     2.037    U_top_SCCB_R/U_SCCB/clk
    SLICE_X40Y133        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X40Y133        FDCE (Hold_fdce_C_D)         0.092     1.627    U_top_SCCB_R/U_SCCB/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.637     1.521    U_top_SCCB_R/U_SCCB/clk
    SLICE_X41Y132        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.141     1.803    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[0]
    SLICE_X40Y132        LUT5 (Prop_lut5_I1_O)        0.048     1.851 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    U_top_SCCB_R/U_SCCB/stop_counter_reg[3]_i_1__0_n_0
    SLICE_X40Y132        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.908     2.036    U_top_SCCB_R/U_SCCB/clk
    SLICE_X40Y132        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X40Y132        FDCE (Hold_fdce_C_D)         0.107     1.641    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.694%)  route 0.136ns (42.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.635     1.519    U_top_SCCB_L/U_SCCB/clk
    SLICE_X51Y128        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/Q
                         net (fo=7, routed)           0.136     1.796    U_top_SCCB_L/U_SCCB/counter_reg_reg[1]
    SLICE_X53Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  U_top_SCCB_L/U_SCCB/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U_top_SCCB_L/U_SCCB/p_0_in__0[3]
    SLICE_X53Y128        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.907     2.035    U_top_SCCB_L/U_SCCB/clk
    SLICE_X53Y128        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X53Y128        FDCE (Hold_fdce_C_D)         0.092     1.625    U_top_SCCB_L/U_SCCB/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.637     1.521    U_top_SCCB_L/U_SCCB/clk
    SLICE_X52Y130        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDCE (Prop_fdce_C_Q)         0.164     1.685 r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.127     1.811    U_top_SCCB_L/U_SCCB/stop_counter_reg[0]
    SLICE_X53Y130        LUT5 (Prop_lut5_I1_O)        0.048     1.859 r  U_top_SCCB_L/U_SCCB/stop_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_top_SCCB_L/U_SCCB/stop_counter_reg[3]_i_1_n_0
    SLICE_X53Y130        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.909     2.037    U_top_SCCB_L/U_SCCB/clk
    SLICE_X53Y130        FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X53Y130        FDCE (Hold_fdce_C_D)         0.107     1.641    U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.637     1.521    U_top_SCCB_R/U_SCCB/clk
    SLICE_X41Y132        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.141     1.803    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[0]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    U_top_SCCB_R/U_SCCB/stop_counter_reg[2]_i_1__0_n_0
    SLICE_X40Y132        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.908     2.036    U_top_SCCB_R/U_SCCB/clk
    SLICE_X40Y132        FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X40Y132        FDCE (Hold_fdce_C_D)         0.091     1.625    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.639     1.523    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y135        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.172     1.836    U_top_SCCB_R/U_SCCB/counter_reg_reg[4]
    SLICE_X42Y135        LUT6 (Prop_lut6_I3_O)        0.045     1.881 r  U_top_SCCB_R/U_SCCB/counter_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    U_top_SCCB_R/U_SCCB/p_0_in__0__0[5]
    SLICE_X42Y135        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        0.911     2.039    U_top_SCCB_R/U_SCCB/clk
    SLICE_X42Y135        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[5]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X42Y135        FDCE (Hold_fdce_C_D)         0.121     1.657    U_top_SCCB_R/U_SCCB/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y57   U_disparity_generator/mem_R_reg[128][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y57   U_disparity_generator/mem_R_reg[128][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y56   U_disparity_generator/mem_R_reg[128][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y54   U_disparity_generator/mem_R_reg[129][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y57   U_disparity_generator/mem_R_reg[129][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y57   U_disparity_generator/mem_R_reg[129][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y57   U_disparity_generator/mem_R_reg[129][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  U_top_SCCB_L/U_SCCB/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y133  U_top_SCCB_R/U_SCCB/a_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y133  U_top_SCCB_R/U_SCCB/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y133  U_top_SCCB_R/U_SCCB/p_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y57   U_disparity_generator/mem_R_reg[128][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y57   U_disparity_generator/mem_R_reg[128][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y56   U_disparity_generator/mem_R_reg[128][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y47   U_disparity_generator/mem_R_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y47   U_disparity_generator/mem_R_reg[12][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y47   U_disparity_generator/mem_R_reg[12][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y47   U_disparity_generator/mem_R_reg[12][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y47   U_disparity_generator/mem_R_reg[12][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y56   U_disparity_generator/mem_R_reg[131][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y56   U_disparity_generator/mem_R_reg[131][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[58][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.174ns  (logic 5.688ns (46.722%)  route 6.486ns (53.278%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.339 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[3]
                         net (fo=160, routed)         2.440    13.779    U_disparity_generator/mem_L_reg[87][5]_0[2]
    SLICE_X37Y83         FDRE                                         r  U_disparity_generator/mem_L_reg[58][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.428    14.769    U_disparity_generator/clk
    SLICE_X37Y83         FDRE                                         r  U_disparity_generator/mem_L_reg[58][3]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.238    14.530    
    SLICE_X37Y83         FDRE (Setup_fdre_C_D)       -0.285    14.245    U_disparity_generator/mem_L_reg[58][3]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[95][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 5.833ns (47.891%)  route 6.347ns (52.109%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.250    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.485 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/O[0]
                         net (fo=160, routed)         2.300    13.785    U_disparity_generator/mem_L_reg[87][5]_0[3]
    SLICE_X54Y81         FDRE                                         r  U_disparity_generator/mem_L_reg[95][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.432    14.773    U_disparity_generator/clk
    SLICE_X54Y81         FDRE                                         r  U_disparity_generator/mem_L_reg[95][4]/C
                         clock pessimism              0.000    14.773    
                         clock uncertainty           -0.238    14.534    
    SLICE_X54Y81         FDRE (Setup_fdre_C_D)       -0.220    14.314    U_disparity_generator/mem_L_reg[95][4]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[42][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.139ns  (logic 5.628ns (46.362%)  route 6.511ns (53.638%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.279 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[2]
                         net (fo=160, routed)         2.465    13.744    U_disparity_generator/mem_L_reg[87][5]_0[1]
    SLICE_X14Y81         FDRE                                         r  U_disparity_generator/mem_L_reg[42][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.430    14.771    U_disparity_generator/clk
    SLICE_X14Y81         FDRE                                         r  U_disparity_generator/mem_L_reg[42][2]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.238    14.532    
    SLICE_X14Y81         FDRE (Setup_fdre_C_D)       -0.237    14.295    U_disparity_generator/mem_L_reg[42][2]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[104][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.083ns  (logic 5.688ns (47.076%)  route 6.395ns (52.924%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.339 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[3]
                         net (fo=160, routed)         2.349    13.687    U_disparity_generator/mem_L_reg[87][5]_0[2]
    SLICE_X48Y83         FDRE                                         r  U_disparity_generator/mem_L_reg[104][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.434    14.775    U_disparity_generator/clk
    SLICE_X48Y83         FDRE                                         r  U_disparity_generator/mem_L_reg[104][3]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.238    14.536    
    SLICE_X48Y83         FDRE (Setup_fdre_C_D)       -0.285    14.251    U_disparity_generator/mem_L_reg[104][3]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.077ns  (logic 5.776ns (47.826%)  route 6.301ns (52.174%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.250    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.428 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/CO[1]
                         net (fo=160, routed)         2.254    13.682    U_disparity_generator/mem_L_reg[87][5]_0[4]
    SLICE_X39Y88         FDRE                                         r  U_disparity_generator/mem_L_reg[88][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.432    14.773    U_disparity_generator/clk
    SLICE_X39Y88         FDRE                                         r  U_disparity_generator/mem_L_reg[88][5]/C
                         clock pessimism              0.000    14.773    
                         clock uncertainty           -0.238    14.534    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)       -0.272    14.262    U_disparity_generator/mem_L_reg[88][5]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[90][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.076ns  (logic 5.776ns (47.831%)  route 6.300ns (52.169%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.250    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.428 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/CO[1]
                         net (fo=160, routed)         2.253    13.681    U_disparity_generator/mem_L_reg[87][5]_0[4]
    SLICE_X36Y89         FDRE                                         r  U_disparity_generator/mem_L_reg[90][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.433    14.774    U_disparity_generator/clk
    SLICE_X36Y89         FDRE                                         r  U_disparity_generator/mem_L_reg[90][5]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.238    14.535    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)       -0.272    14.263    U_disparity_generator/mem_L_reg[90][5]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[49][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.064ns  (logic 5.688ns (47.148%)  route 6.376ns (52.852%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.339 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[3]
                         net (fo=160, routed)         2.330    13.669    U_disparity_generator/mem_L_reg[87][5]_0[2]
    SLICE_X15Y87         FDRE                                         r  U_disparity_generator/mem_L_reg[49][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.436    14.777    U_disparity_generator/clk
    SLICE_X15Y87         FDRE                                         r  U_disparity_generator/mem_L_reg[49][3]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.238    14.538    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)       -0.263    14.275    U_disparity_generator/mem_L_reg[49][3]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[90][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.084ns  (logic 5.833ns (48.270%)  route 6.251ns (51.730%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.250    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.485 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/O[0]
                         net (fo=160, routed)         2.205    13.689    U_disparity_generator/mem_L_reg[87][5]_0[3]
    SLICE_X37Y86         FDRE                                         r  U_disparity_generator/mem_L_reg[90][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.430    14.771    U_disparity_generator/clk
    SLICE_X37Y86         FDRE                                         r  U_disparity_generator/mem_L_reg[90][4]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.238    14.532    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)       -0.236    14.296    U_disparity_generator/mem_L_reg[90][4]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[101][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 5.688ns (47.179%)  route 6.368ns (52.821%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.339 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[3]
                         net (fo=160, routed)         2.322    13.661    U_disparity_generator/mem_L_reg[87][5]_0[2]
    SLICE_X34Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[101][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.422    14.763    U_disparity_generator/clk
    SLICE_X34Y78         FDRE                                         r  U_disparity_generator/mem_L_reg[101][3]/C
                         clock pessimism              0.000    14.763    
                         clock uncertainty           -0.238    14.524    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)       -0.241    14.283    U_disparity_generator/mem_L_reg[101][3]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[45][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.029ns  (logic 5.776ns (48.019%)  route 6.253ns (51.981%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.605     1.605    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.059 r  U_FrameBufferLeft/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.668     5.727    U_FrameBufferLeft/rData[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.148     5.875 r  U_FrameBufferLeft/gray0__0_carry_i_3__0/O
                         net (fo=2, routed)           0.857     6.731    U_FrameBufferLeft/mem_reg_0_4_0[0]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.328     7.059 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.059    U_rgb2gray_L/mem_L_reg[99][3]_i_18_2[1]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.592 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.592    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.811 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635     8.446    U_rgb2gray_L/mem_reg_0_4[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.295     8.741 r  U_rgb2gray_L/mem_L[99][3]_i_21/O
                         net (fo=1, routed)           0.000     8.741    U_FrameBufferLeft/mem_L[99][3]_i_10_1[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.291    U_FrameBufferLeft/mem_L_reg[99][3]_i_13_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  U_FrameBufferLeft/mem_L_reg[99][3]_i_12/O[0]
                         net (fo=1, routed)           0.887    10.400    U_rgb2gray_L/mem_L_reg[87][3]_1[4]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.299    10.699 r  U_rgb2gray_L/mem_L[99][3]_i_5/O
                         net (fo=1, routed)           0.000    10.699    U_rgb2gray_L/mem_L[99][3]_i_5_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.249 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.250    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.428 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/CO[1]
                         net (fo=160, routed)         2.206    13.633    U_disparity_generator/mem_L_reg[87][5]_0[4]
    SLICE_X28Y87         FDRE                                         r  U_disparity_generator/mem_L_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.433    14.774    U_disparity_generator/clk
    SLICE_X28Y87         FDRE                                         r  U_disparity_generator/mem_L_reg[45][5]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.238    14.535    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)       -0.272    14.263    U_disparity_generator/mem_L_reg[45][5]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  0.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.156ns (50.763%)  route 2.091ns (49.237%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492     1.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.845 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.091     4.936    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.100     5.036 r  U_rgb2gray_R/mem_R[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.036    U_rgb2gray_R/mem_R[102][3]_i_16_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.455 r  U_rgb2gray_R/mem_R_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.455    U_rgb2gray_R/mem_R_reg[102][3]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.547 r  U_rgb2gray_R/mem_R_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.547    U_rgb2gray_R/mem_R_reg[102][3]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.739 r  U_rgb2gray_R/mem_R_reg[102][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.739    U_disparity_generator/D[1]
    SLICE_X37Y55         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X37Y55         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.287     5.599    U_disparity_generator/mem_R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.739    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.156ns (50.223%)  route 2.137ns (49.777%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.137     4.974    U_rgb2gray_L/rData[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.100     5.074 r  U_rgb2gray_L/mem_L[99][3]_i_16/O
                         net (fo=1, routed)           0.000     5.074    U_rgb2gray_L/mem_L[99][3]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.493 r  U_rgb2gray_L/mem_L_reg[99][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.493    U_rgb2gray_L/mem_L_reg[99][3]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.585 r  U_rgb2gray_L/mem_L_reg[99][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    U_rgb2gray_L/mem_L_reg[99][3]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.777 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.777    U_disparity_generator/mem_L_reg[87][5]_0[1]
    SLICE_X36Y49         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X36Y49         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.238     5.326    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.287     5.613    U_disparity_generator/mem_L_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.613    
                         arrival time                           5.777    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 2.206ns (51.336%)  route 2.091ns (48.664%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492     1.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.845 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.091     4.936    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.100     5.036 r  U_rgb2gray_R/mem_R[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.036    U_rgb2gray_R/mem_R[102][3]_i_16_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.455 r  U_rgb2gray_R/mem_R_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.455    U_rgb2gray_R/mem_R_reg[102][3]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.547 r  U_rgb2gray_R/mem_R_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.547    U_rgb2gray_R/mem_R_reg[102][3]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.639 r  U_rgb2gray_R/mem_R_reg[102][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.639    U_rgb2gray_R/mem_R_reg[102][3]_i_1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.789 r  U_rgb2gray_R/mem_R_reg[102][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     5.789    U_disparity_generator/D[3]
    SLICE_X37Y56         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X37Y56         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.287     5.599    U_disparity_generator/mem_R_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.789    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 2.181ns (51.052%)  route 2.091ns (48.948%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492     1.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.845 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.091     4.936    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.100     5.036 r  U_rgb2gray_R/mem_R[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.036    U_rgb2gray_R/mem_R[102][3]_i_16_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.455 r  U_rgb2gray_R/mem_R_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.455    U_rgb2gray_R/mem_R_reg[102][3]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.547 r  U_rgb2gray_R/mem_R_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.547    U_rgb2gray_R/mem_R_reg[102][3]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.639 r  U_rgb2gray_R/mem_R_reg[102][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.639    U_rgb2gray_R/mem_R_reg[102][3]_i_1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.764 r  U_rgb2gray_R/mem_R_reg[102][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     5.764    U_disparity_generator/D[4]
    SLICE_X37Y56         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X37Y56         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.259     5.571    U_disparity_generator/mem_R_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.571    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 2.214ns (51.427%)  route 2.091ns (48.573%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492     1.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.845 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.091     4.936    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.100     5.036 r  U_rgb2gray_R/mem_R[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.036    U_rgb2gray_R/mem_R[102][3]_i_16_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.455 r  U_rgb2gray_R/mem_R_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.455    U_rgb2gray_R/mem_R_reg[102][3]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.547 r  U_rgb2gray_R/mem_R_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.547    U_rgb2gray_R/mem_R_reg[102][3]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.797 r  U_rgb2gray_R/mem_R_reg[102][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.797    U_disparity_generator/D[2]
    SLICE_X37Y55         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X37Y55         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.287     5.599    U_disparity_generator/mem_R_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 2.233ns (51.640%)  route 2.091ns (48.360%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492     1.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.845 r  U_FrameBufferRight/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.091     4.936    U_rgb2gray_R/buffer2[1]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.100     5.036 r  U_rgb2gray_R/mem_R[102][3]_i_16/O
                         net (fo=1, routed)           0.000     5.036    U_rgb2gray_R/mem_R[102][3]_i_16_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.455 r  U_rgb2gray_R/mem_R_reg[102][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.455    U_rgb2gray_R/mem_R_reg[102][3]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.547 r  U_rgb2gray_R/mem_R_reg[102][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.547    U_rgb2gray_R/mem_R_reg[102][3]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.816 r  U_rgb2gray_R/mem_R_reg[102][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.816    U_disparity_generator/D[0]
    SLICE_X37Y55         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X37Y55         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.287     5.599    U_disparity_generator/mem_R_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.816    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 2.214ns (50.887%)  route 2.137ns (49.113%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.137     4.974    U_rgb2gray_L/rData[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.100     5.074 r  U_rgb2gray_L/mem_L[99][3]_i_16/O
                         net (fo=1, routed)           0.000     5.074    U_rgb2gray_L/mem_L[99][3]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.493 r  U_rgb2gray_L/mem_L_reg[99][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.493    U_rgb2gray_L/mem_L_reg[99][3]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.585 r  U_rgb2gray_L/mem_L_reg[99][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    U_rgb2gray_L/mem_L_reg[99][3]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.835 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.835    U_disparity_generator/mem_L_reg[87][5]_0[2]
    SLICE_X36Y49         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X36Y49         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.238     5.326    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.287     5.613    U_disparity_generator/mem_L_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.613    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 2.206ns (50.788%)  route 2.138ns (49.212%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.137     4.974    U_rgb2gray_L/rData[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.100     5.074 r  U_rgb2gray_L/mem_L[99][3]_i_16/O
                         net (fo=1, routed)           0.000     5.074    U_rgb2gray_L/mem_L[99][3]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.493 r  U_rgb2gray_L/mem_L_reg[99][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.493    U_rgb2gray_L/mem_L_reg[99][3]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.585 r  U_rgb2gray_L/mem_L_reg[99][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    U_rgb2gray_L/mem_L_reg[99][3]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.677 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.677    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.827 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     5.827    U_disparity_generator/mem_L_reg[87][5]_0[3]
    SLICE_X36Y50         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.554     5.075    U_disparity_generator/clk
    SLICE_X36Y50         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/C
                         clock pessimism              0.000     5.075    
                         clock uncertainty            0.238     5.313    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.287     5.600    U_disparity_generator/mem_L_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.600    
                         arrival time                           5.827    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.181ns (50.503%)  route 2.138ns (49.497%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        3.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.137     4.974    U_rgb2gray_L/rData[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.100     5.074 r  U_rgb2gray_L/mem_L[99][3]_i_16/O
                         net (fo=1, routed)           0.000     5.074    U_rgb2gray_L/mem_L[99][3]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.493 r  U_rgb2gray_L/mem_L_reg[99][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.493    U_rgb2gray_L/mem_L_reg[99][3]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.585 r  U_rgb2gray_L/mem_L_reg[99][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    U_rgb2gray_L/mem_L_reg[99][3]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.677 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.677    U_rgb2gray_L/mem_L_reg[99][3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.802 r  U_rgb2gray_L/mem_L_reg[99][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     5.802    U_disparity_generator/mem_L_reg[87][5]_0[4]
    SLICE_X36Y50         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.554     5.075    U_disparity_generator/clk
    SLICE_X36Y50         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/C
                         clock pessimism              0.000     5.075    
                         clock uncertainty            0.238     5.313    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.259     5.572    U_disparity_generator/mem_L_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.572    
                         arrival time                           5.802    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.233ns (51.100%)  route 2.137ns (48.900%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          2.137     4.974    U_rgb2gray_L/rData[1]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.100     5.074 r  U_rgb2gray_L/mem_L[99][3]_i_16/O
                         net (fo=1, routed)           0.000     5.074    U_rgb2gray_L/mem_L[99][3]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.493 r  U_rgb2gray_L/mem_L_reg[99][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.493    U_rgb2gray_L/mem_L_reg[99][3]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.585 r  U_rgb2gray_L/mem_L_reg[99][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.585    U_rgb2gray_L/mem_L_reg[99][3]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.854 r  U_rgb2gray_L/mem_L_reg[99][3]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.854    U_disparity_generator/mem_L_reg[87][5]_0[0]
    SLICE_X36Y49         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1665, routed)        1.566     5.087    U_disparity_generator/clk
    SLICE_X36Y49         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.238     5.326    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.287     5.613    U_disparity_generator/mem_L_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.613    
                         arrival time                           5.854    
  -------------------------------------------------------------------
                         slack                                  0.241    





