\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg Package Body Reference}
\label{class__ddr2__phy__alt__mem__phy__record__pkg}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=200pt]{db/d7e/class__ddr2__phy__alt__mem__phy__record__pkg__coll__graph}
\end{center}
\end{figure}
{\bfseries Package $>$$>$ }{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\\*
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+ctrl}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+stat}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+ctrl}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }}} {\bf ret\+\_\+proc}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }}} {\bf ret\+\_\+dgrb}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+iram}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+command\+\_\+op}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+command}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }}} {\bf curr\+\_\+active\+\_\+block}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+cmd\+\_\+id\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+push}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css\+\_\+reg}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+sc\+\_\+ctrl\+\_\+if}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+sc\+\_\+stat}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+sc\+\_\+int\+\_\+ctrl}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf mr1\+\_\+to\+\_\+al}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{mr1\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries \textcolor{vhdlchar}{cl\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf mr2\+\_\+to\+\_\+cwl}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{mr2\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries \textcolor{vhdlchar}{cl\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf is\+\_\+siii}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{family\+\_\+id\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf is\+\_\+ciii}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{family\+\_\+id\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf is\+\_\+aii}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{family\+\_\+id\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf is\+\_\+sii}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{family\+\_\+id\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf siii\+\_\+family\+\_\+settings}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf ciii\+\_\+family\+\_\+settings}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf sii\+\_\+family\+\_\+settings}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf aii\+\_\+family\+\_\+settings}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} {\bf is\+\_\+odd}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{num\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf override\+\_\+instant\+\_\+on}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }}} {\bf setup\+\_\+instant\+\_\+on}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{sim\+\_\+time\+\_\+red\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{family\+\_\+id\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries \textcolor{vhdlchar}{mr1\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries \textcolor{vhdlchar}{mr2\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Procedures}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf mr0\+\_\+to\+\_\+cl}( \\*
{\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cl\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{half\+\_\+cl\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}}\\*
   )
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 619} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!aii\+\_\+family\+\_\+settings@{aii\+\_\+family\+\_\+settings}}
\index{aii\+\_\+family\+\_\+settings@{aii\+\_\+family\+\_\+settings}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{aii\+\_\+family\+\_\+settingsdwidth\+\_\+ratio,memory\+\_\+type,pll\+\_\+steps,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} aii\+\_\+family\+\_\+settings(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ab3537820d6022d57a528303805f8f65c}


Definition at line {\bf 1360} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ciii\+\_\+family\+\_\+settings@{ciii\+\_\+family\+\_\+settings}}
\index{ciii\+\_\+family\+\_\+settings@{ciii\+\_\+family\+\_\+settings}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ciii\+\_\+family\+\_\+settingsdwidth\+\_\+ratio,memory\+\_\+type,pll\+\_\+steps,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} ciii\+\_\+family\+\_\+settings(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ac2830fd9219c3bea0cb69ce7c4e6ee73}


Definition at line {\bf 1229} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!curr\+\_\+active\+\_\+block@{curr\+\_\+active\+\_\+block}}
\index{curr\+\_\+active\+\_\+block@{curr\+\_\+active\+\_\+block}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{curr\+\_\+active\+\_\+blockctrl\+\_\+cmd\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }} curr\+\_\+active\+\_\+block(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a478e0b21af33ae986f10b1a7ef13c7fd}


Definition at line {\bf 722} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+ctrl}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_acaa6974d7468804d28a4ad1e9a6a6d4a}


Definition at line {\bf 626} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+stat}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a237ee8cbe4db720d28c31f2e82f67801}


Definition at line {\bf 636} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+ctrl}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ae1009df7e89a5bea50b904d7a4dd363b}


Definition at line {\bf 647} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ab416601c0106eab2bcd1802a68e32911}


Definition at line {\bf 657} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a27136373afe10b7d57b8c44d18c25a8c}


Definition at line {\bf 670} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+iram}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a294193501db404ac82177f5ddbd30189}


Definition at line {\bf 694} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+command\+\_\+op}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_af9ce88f1146a998793b18faa4542f7e0}


Definition at line {\bf 703} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+command}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a8680cfd48981e30a5d1a22858ac315da}


Definition at line {\bf 712} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_aa4467ef77530f07a93ae11846a96064a}


Definition at line {\bf 749} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+push}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_afd122eac6afd25209e5ca060bd228c05}


Definition at line {\bf 759} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css\+\_\+reg}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a662104f0e62ec7f5feb18fb4543e7686}


Definition at line {\bf 770} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a924334e82587832be510cd35aba25242}


Definition at line {\bf 794} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_af3cb79da38c4778a9e27a3991f9b3f31}


Definition at line {\bf 820} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ac1ab925aededf18a72c47d865de8aaa9}


Definition at line {\bf 832} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+sc\+\_\+ctrl\+\_\+if}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a9c3a44e52320bb6253f100637d0fc123}


Definition at line {\bf 851} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+sc\+\_\+stat}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a0b3b1da5f65ea8b56fc74eb2ee7e7d53}


Definition at line {\bf 863} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+sc\+\_\+int\+\_\+ctrl}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ac23c1a9f519b7def8e7e2685042d4f19}


Definition at line {\bf 874} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a27344becbb7fedd5240db969bdf14cd8}


Definition at line {\bf 961} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!is\+\_\+aii@{is\+\_\+aii}}
\index{is\+\_\+aii@{is\+\_\+aii}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{is\+\_\+aiifamily\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} is\+\_\+aii(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{family\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a9b9b10607f869fcecab00f0e9c28f1ed}


Definition at line {\bf 1117} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!is\+\_\+ciii@{is\+\_\+ciii}}
\index{is\+\_\+ciii@{is\+\_\+ciii}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{is\+\_\+ciiifamily\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} is\+\_\+ciii(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{family\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a4bacd25db8353d3c8caaacf6783e229f}


Definition at line {\bf 1103} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!is\+\_\+odd@{is\+\_\+odd}}
\index{is\+\_\+odd@{is\+\_\+odd}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{is\+\_\+oddnum,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} is\+\_\+odd(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{num}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a5e4f7e9c6c9dc79d9ca4cd89c3c8a9de}


Definition at line {\bf 1434} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!is\+\_\+sii@{is\+\_\+sii}}
\index{is\+\_\+sii@{is\+\_\+sii}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{is\+\_\+siifamily\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} is\+\_\+sii(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{family\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a9d74f15f7e0607f70e64dc1289aab15b}


Definition at line {\bf 1131} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!is\+\_\+siii@{is\+\_\+siii}}
\index{is\+\_\+siii@{is\+\_\+siii}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{is\+\_\+siiifamily\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} is\+\_\+siii(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{family\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a7fac5868869cdc04cf66695e7be7f0a4}


Definition at line {\bf 1089} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr0\+\_\+to\+\_\+cl@{mr0\+\_\+to\+\_\+cl}}
\index{mr0\+\_\+to\+\_\+cl@{mr0\+\_\+to\+\_\+cl}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr0\+\_\+to\+\_\+clmemory\+\_\+type,mr0,cl,half\+\_\+cl,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} mr0\+\_\+to\+\_\+cl(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{mr0}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{cl}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{half\+\_\+cl}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a660d6cb2393b4506b8a723d23c8fb9e5}


Definition at line {\bf 977} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr1\+\_\+to\+\_\+al@{mr1\+\_\+to\+\_\+al}}
\index{mr1\+\_\+to\+\_\+al@{mr1\+\_\+to\+\_\+al}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr1\+\_\+to\+\_\+almemory\+\_\+type,mr1,cl,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} mr1\+\_\+to\+\_\+al(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr1}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{cl}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ab998b7cc1af8703adb56839341b684dd}


Definition at line {\bf 1022} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr2\+\_\+to\+\_\+cwl@{mr2\+\_\+to\+\_\+cwl}}
\index{mr2\+\_\+to\+\_\+cwl@{mr2\+\_\+to\+\_\+cwl}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr2\+\_\+to\+\_\+cwlmemory\+\_\+type,mr2,cl,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} mr2\+\_\+to\+\_\+cwl(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr2}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{cl}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ae454b95800feddf75c058c41ef87c4ed}


Definition at line {\bf 1056} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!override\+\_\+instant\+\_\+on@{override\+\_\+instant\+\_\+on}}
\index{override\+\_\+instant\+\_\+on@{override\+\_\+instant\+\_\+on}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{override\+\_\+instant\+\_\+on}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} override\+\_\+instant\+\_\+on ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_ab4b889bf1efd38ca48278caaaaa08610}


Definition at line {\bf 1449} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ret\+\_\+dgrb@{ret\+\_\+dgrb}}
\index{ret\+\_\+dgrb@{ret\+\_\+dgrb}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ret\+\_\+dgrb}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }} ret\+\_\+dgrb ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a7d6815a0603aba00cd1d3aa5f22bdfa5}


Definition at line {\bf 687} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ret\+\_\+proc@{ret\+\_\+proc}}
\index{ret\+\_\+proc@{ret\+\_\+proc}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ret\+\_\+proc}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }} ret\+\_\+proc ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a72464e03247ca05754e893a0dfb02655}


Definition at line {\bf 680} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!setup\+\_\+instant\+\_\+on@{setup\+\_\+instant\+\_\+on}}
\index{setup\+\_\+instant\+\_\+on@{setup\+\_\+instant\+\_\+on}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{setup\+\_\+instant\+\_\+onsim\+\_\+time\+\_\+red,family\+\_\+id,memory\+\_\+type,dwidth\+\_\+ratio,pll\+\_\+steps,mr0,mr1,mr2,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} setup\+\_\+instant\+\_\+on(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{sim\+\_\+time\+\_\+red}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{family\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr0}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr1}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr2}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_aec119ba07f7f75c235c6a96772286830}


Definition at line {\bf 1461} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!sii\+\_\+family\+\_\+settings@{sii\+\_\+family\+\_\+settings}}
\index{sii\+\_\+family\+\_\+settings@{sii\+\_\+family\+\_\+settings}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{sii\+\_\+family\+\_\+settingsdwidth\+\_\+ratio,memory\+\_\+type,pll\+\_\+steps,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} sii\+\_\+family\+\_\+settings(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_abfed560ed3e8709f0aabcc2a9d5e458f}


Definition at line {\bf 1295} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!siii\+\_\+family\+\_\+settings@{siii\+\_\+family\+\_\+settings}}
\index{siii\+\_\+family\+\_\+settings@{siii\+\_\+family\+\_\+settings}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{siii\+\_\+family\+\_\+settingsdwidth\+\_\+ratio,memory\+\_\+type,pll\+\_\+steps,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }} siii\+\_\+family\+\_\+settings(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__record__pkg_a5340c25884197d40cb02e6ce07697ab1}


Definition at line {\bf 1154} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
