<!DOCTYPE Robei>
<Module Height="600" Name="uart_led_test" Include="" File="Current/uart_led_test.test" Time_Scale="" Comment="" Color="#d3d3d3" X="0" Width="900" Class="module" Y="0" Type="testbench" Code="//&#xa;// Gebnerate clock&#xa;//&#xa;initial begin&#xa;  clk = 0;&#xa;end&#xa;always #10 clk = ~clk;&#xa;&#xa;//&#xa;// Generate other input signals&#xa;//&#xa;initial begin &#xa;  rx = 1;&#xa;  repeat(10)@( posedge clk ) #1; &#xa;  //&#xa;  // receive data, data is 1_1001_1011_0( 155 )&#xa;  //&#xa;  repeat(32)@( posedge clk ) #1;&#xa;  rx = 0;  // Start signal&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Least significant signal&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 0;&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Most significant signal&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Parity check&#xa;  repeat(16)@( posedge clk ) #1;&#xa;  rx = 1;  // Stop bit   &#xa;  repeat(64)@( posedge clk ) #1;&#xa;  $finish;&#xa;end&#xa;&#xa;&#xa;" Parent="0">
 <Module Height="239" Name="uart_led1" Parameters="" Include="" File="Current/uart_led.model" Comment="" Color="#d3d3d3" X="234.649" Width="302" Class="uart_led" Y="137.905" Type="model" Code="&#xa;" Parent="uart_led_test">
  <Port Height="20" Name="clk" Connect="" Side="left" Color="#0000ff" X="-0.0662252" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.154812" Inout="input" Parent="uart_led1"/>
  <Port Height="20" Name="rst_n" Connect="" Side="left" Color="#00ffff" X="-0.0662252" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.351464" Inout="input" Parent="uart_led1"/>
  <Port Height="20" Name="rx" Connect="" Side="left" Color="#7fffd4" X="-0.0662252" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.548117" Inout="input" Parent="uart_led1"/>
  <Port Height="20" Name="u_led_valid" Connect="" Side="right" Color="#a52a2a" X="0.933775" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.121339" Inout="output" Parent="uart_led1"/>
  <Port Height="20" Name="u_led0" Connect="" Side="right" Color="#8a2be2" X="0.933775" Width="20" Function="" Datatype="wire" Datasize="4" Y="0.284519" Inout="output" Parent="uart_led1"/>
  <Port Height="20" Name="u_led1" Connect="" Side="right" Color="#ff7f50" X="0.933775" Width="20" Function="" Datatype="wire" Datasize="4" Y="0.447699" Inout="output" Parent="uart_led1"/>
  <Port Height="20" Name="u_led2" Connect="" Side="right" Color="#b8860b" X="0.933775" Width="20" Function="" Datatype="wire" Datasize="4" Y="0.610879" Inout="output" Parent="uart_led1"/>
 </Module>
 <Port Height="20" Name="clk" Side="left" Color="#0000ff" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.183333" Inout="input" Parent="uart_led_test"/>
 <Port Height="20" Name="rst_n" Side="left" Color="#00ffff" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.383333" Inout="input" Parent="uart_led_test"/>
 <Port Height="20" Name="rx" Side="left" Color="#7fffd4" X="-0.0222222" Width="20" Function="" Datatype="reg" Datasize="1" Y="0.583333" Inout="input" Parent="uart_led_test"/>
 <Port Height="20" Name="t_led_valid" Side="right" Color="#a52a2a" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="1" Y="0.15" Inout="output" Parent="uart_led_test"/>
 <Port Height="20" Name="t_led0" Side="right" Color="#8a2be2" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="4" Y="0.316667" Inout="output" Parent="uart_led_test"/>
 <Port Height="20" Name="t_led1" Side="right" Color="#ff7f50" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="4" Y="0.483333" Inout="output" Parent="uart_led_test"/>
 <Port Height="20" Name="t_led2" Side="right" Color="#b8860b" X="0.977778" Width="20" Function="" Datatype="wire" Datasize="4" Y="0.65" Inout="output" Parent="uart_led_test"/>
 <Wire From="uart_led_test>clk" Name="uart_led_test_clk" Datatype="wire" Datasize="1" To="uart_led_test#uart_led1>clk" Parent="uart_led_test"/>
 <Wire From="uart_led_test>rst_n" Name="uart_led_test_rst_n" Datatype="wire" Datasize="1" To="uart_led_test#uart_led1>rst_n" Parent="uart_led_test"/>
 <Wire From="uart_led_test>rx" Name="uart_led_test_rx" Datatype="wire" Datasize="1" To="uart_led_test#uart_led1>rx" Parent="uart_led_test"/>
 <Wire From="uart_led_test#uart_led1>u_led_valid" Name="uart_led1_u_led_valid" Datatype="wire" Datasize="1" To="uart_led_test>t_led_valid" Parent="uart_led_test"/>
 <Wire From="uart_led_test#uart_led1>u_led0" Name="uart_led1_u_led0" Datatype="wire" Datasize="4" To="uart_led_test>t_led0" Parent="uart_led_test"/>
 <Wire From="uart_led_test#uart_led1>u_led1" Name="uart_led1_u_led1" Datatype="wire" Datasize="4" To="uart_led_test>t_led1" Parent="uart_led_test"/>
 <Wire From="uart_led_test#uart_led1>u_led2" Name="uart_led1_u_led2" Datatype="wire" Datasize="4" To="uart_led_test>t_led2" Parent="uart_led_test"/>
</Module>
