#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 15 17:36:25 2016
# Process ID: 19560
# Current directory: /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/asautaux/yarr/packaged_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19566 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.297 ; gain = 241.160 ; free physical = 10157 ; free virtual = 20390
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:32]
INFO: [Synth 8-3491] module 'design_1_axis_rx_0_0' declared at '/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_0_0/synth/design_1_axis_rx_0_0.vhd:56' bound to instance 'axis_rx_0' of component 'design_1_axis_rx_0_0' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_rx_0_0' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_0_0/synth/design_1_axis_rx_0_0.vhd:82]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 15 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axis_rx' declared at '/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/axis_rx.vhd:5' bound to instance 'U0' of component 'axis_rx' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_0_0/synth/design_1_axis_rx_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axis_rx' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/axis_rx.vhd:41]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 15 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'wb_we_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/axis_rx.vhd:268]
WARNING: [Synth 8-614] signal 'data_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/axis_rx.vhd:268]
WARNING: [Synth 8-614] signal 'address_s' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/axis_rx.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'axis_rx' (1#1) [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/axis_rx.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_rx_0_0' (2#1) [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_0_0/synth/design_1_axis_rx_0_0.vhd:82]
INFO: [Synth 8-3491] module 'design_1_bram_wbs_0_0' declared at '/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_bram_wbs_0_0/synth/design_1_bram_wbs_0_0.vhd:56' bound to instance 'bram_wbs_0' of component 'design_1_bram_wbs_0_0' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'design_1_bram_wbs_0_0' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_bram_wbs_0_0/synth/design_1_bram_wbs_0_0.vhd:71]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bram_wbs' declared at '/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:27' bound to instance 'U0' of component 'bram_wbs' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/ip/design_1_bram_wbs_0_0/synth/design_1_bram_wbs_0_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'bram_wbs' [/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:51]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
