block/ADC:
  description: PERIPHERALREGION.
  items:
  - name: FSUB_0
    description: Subscriber Configuration Register.
    byte_offset: 1024
    fieldset: FSUB_0
  - name: FPUB_1
    description: Publisher Configuration Register.
    byte_offset: 1092
    fieldset: FPUB_1
  - name: GPRCM
    array:
      len: 1
      stride: 24
    byte_offset: 2048
    block: GPRCM
  - name: CPU_INT
    array:
      len: 1
      stride: 44
    byte_offset: 4128
    block: CPU_INT
  - name: GEN_EVENT
    array:
      len: 1
      stride: 44
    byte_offset: 4176
    block: GEN_EVENT
  - name: DMA_TRIG
    array:
      len: 1
      stride: 44
    byte_offset: 4224
    block: DMA_TRIG
  - name: EVT_MODE
    description: Event Mode.
    byte_offset: 4320
    access: Read
    fieldset: EVT_MODE
  - name: DESC
    description: Module Description.
    byte_offset: 4348
    access: Read
    fieldset: DESC
  - name: CTL0
    description: Control Register 0.
    byte_offset: 4352
    fieldset: CTL0
  - name: CTL1
    description: Control Register 1.
    byte_offset: 4356
    fieldset: CTL1
  - name: CTL2
    description: Control Register 2.
    byte_offset: 4360
    fieldset: CTL2
  - name: CLKFREQ
    description: Sample Clock Frequency Range Register.
    byte_offset: 4368
    fieldset: CLKFREQ
  - name: SCOMP0
    description: Sample Time Compare 0 Register.
    byte_offset: 4372
    fieldset: SCOMP0
  - name: SCOMP1
    description: Sample Time Compare 1 Register.
    byte_offset: 4376
    fieldset: SCOMP1
  - name: WCLOW
    description: Window Comparator Low Threshold Register.
    byte_offset: 4424
    fieldset: WCLOW
  - name: WCHIGH
    description: Window Comparator High Threshold Register.
    byte_offset: 4432
    fieldset: WCHIGH
  - name: MEMCTL
    description: Conversion Memory Control Register.
    array:
      len: 12
      stride: 4
    byte_offset: 4480
    fieldset: MEMCTL
  - name: MEMRES
    description: Memory result register.
    array:
      len: 24
      stride: 4
    byte_offset: 4736
    access: Read
    fieldset: MEMRES
  - name: STATUS
    description: Status Register.
    byte_offset: 4928
    access: Read
    fieldset: STATUS
block/CPU_INT:
  items:
  - name: IIDX
    description: Interrupt index.
    byte_offset: 0
    access: Read
    fieldset: CPU_INT_IIDX
  - name: IMASK
    description: Interrupt mask.
    byte_offset: 8
    fieldset: CPU_INT
  - name: RIS
    description: Raw interrupt status.
    byte_offset: 16
    access: Read
    fieldset: CPU_INT
  - name: MIS
    description: Masked interrupt status.
    byte_offset: 24
    access: Read
    fieldset: CPU_INT
  - name: ISET
    description: Interrupt set.
    byte_offset: 32
    access: Write
    fieldset: CPU_INT
  - name: ICLR
    description: Interrupt clear.
    byte_offset: 40
    access: Write
    fieldset: CPU_INT
block/DMA_TRIG:
  items:
  - name: IIDX
    description: Interrupt index.
    byte_offset: 0
    access: Read
    fieldset: DMA_TRIG_IIDX
  - name: IMASK
    description: Interrupt mask extension.
    byte_offset: 8
    fieldset: DMA_TRIG
  - name: RIS
    description: Raw interrupt status extension.
    byte_offset: 16
    access: Read
    fieldset: DMA_TRIG
  - name: MIS
    description: Masked interrupt status extension.
    byte_offset: 24
    access: Read
    fieldset: DMA_TRIG
  - name: ISET
    description: Interrupt set extension.
    byte_offset: 32
    access: Write
    fieldset: DMA_TRIG
  - name: ICLR
    description: Interrupt clear extension.
    byte_offset: 40
    access: Write
    fieldset: DMA_TRIG
block/GEN_EVENT:
  items:
  - name: IIDX
    description: Interrupt index.
    byte_offset: 0
    access: Read
    fieldset: GEN_EVENT_IIDX
  - name: IMASK
    description: Interrupt mask.
    byte_offset: 8
    fieldset: GEN_EVENT
  - name: RIS
    description: Raw interrupt status.
    byte_offset: 16
    access: Read
    fieldset: GEN_EVENT
  - name: MIS
    description: Masked interrupt status.
    byte_offset: 24
    access: Read
    fieldset: GEN_EVENT
  - name: ISET
    description: Interrupt set.
    byte_offset: 32
    access: Write
    fieldset: GEN_EVENT
  - name: ICLR
    description: Interrupt clear.
    byte_offset: 40
    access: Write
    fieldset: GEN_EVENT
block/GPRCM:
  items:
  - name: PWREN
    description: Power enable.
    byte_offset: 0
    fieldset: PWREN
  - name: RSTCTL
    description: Reset Control.
    byte_offset: 4
    access: Write
    fieldset: RSTCTL
  - name: CLKCFG
    description: ADC clock configuration Register.
    byte_offset: 8
    fieldset: CLKCFG
  - name: STAT
    description: Status Register.
    byte_offset: 20
    access: Read
    fieldset: STAT
fieldset/CLKCFG:
  description: ADC clock configuration Register.
  fields:
  - name: SAMPCLK
    description: ADC sample clock source selection.
    bit_offset: 0
    bit_size: 2
    enum: SAMPCLK
  - name: CCONRUN
    description: 'CCONRUN: Forces SYSOSC to run at base frequency when device is in RUN mode which can be used as ADC sample or conversion clock source.'
    bit_offset: 4
    bit_size: 1
  - name: CCONSTOP
    description: 'CCONSTOP: Forces SYSOSC to run at base frequency when device is in STOP mode which can be used as ADC sample or conversion clock source.'
    bit_offset: 5
    bit_size: 1
  - name: KEY
    description: KEY to Allow State Change A9h = KEY to allow write access to this register
    bit_offset: 24
    bit_size: 8
fieldset/CLKFREQ:
  description: Sample Clock Frequency Range Register.
  fields:
  - name: FRANGE
    description: Frequency Range.
    bit_offset: 0
    bit_size: 3
    enum: FRANGE
fieldset/CPU_INT:
  description: Interrupt clear.
  fields:
  - name: OVIFG
    description: Raw interrupt flag for MEMRESx overflow. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 0
    bit_size: 1
  - name: TOVIFG
    description: Raw interrupt flag for sequence conversion timeout overflow. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 1
    bit_size: 1
  - name: HIGHIFG
    description: Raw interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 2
    bit_size: 1
  - name: LOWIFG
    description: Raw interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 3
    bit_size: 1
  - name: INIFG
    description: Mask INIFG in MIS_EX register.
    bit_offset: 4
    bit_size: 1
  - name: DMADONE
    description: Raw interrupt flag for DMADONE. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 5
    bit_size: 1
  - name: UVIFG
    description: Raw interrupt flag for MEMRESx underflow. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 6
    bit_size: 1
  - name: MEMRESIFG
    description: Raw interrupt status for MEMRES0. This bit is set to 1 when MEMRES0 is loaded with a new conversion result. Reading MEMRES0 register will clear this bit, or when the corresponding bit in ICLR is set to 1.
    bit_offset: 8
    bit_size: 1
    array:
      len: 12
      stride: 1
fieldset/CPU_INT_IIDX:
  description: Interrupt index.
  fields:
  - name: STAT
    description: Interrupt index status.
    bit_offset: 0
    bit_size: 10
    enum: CPU_INT_IIDX_STAT
fieldset/CTL0:
  description: Control Register 0.
  fields:
  - name: ENC
    description: Enable conversion.
    bit_offset: 0
    bit_size: 1
  - name: PWRDN
    description: Power down policy.
    bit_offset: 16
    bit_size: 1
    enum: PWRDN
  - name: SCLKDIV
    description: Sample clock divider.
    bit_offset: 24
    bit_size: 3
    enum: SCLKDIV
fieldset/CTL1:
  description: Control Register 1.
  fields:
  - name: TRIGSRC
    description: Sample trigger source.
    bit_offset: 0
    bit_size: 1
    enum: TRIGSRC
  - name: SC
    description: Start of conversion.
    bit_offset: 8
    bit_size: 1
    enum: SC
  - name: CONSEQ
    description: Conversion sequence mode.
    bit_offset: 16
    bit_size: 2
    enum: CONSEQ
  - name: SAMPMODE
    description: Sample mode. This bit selects the source of the sampling signal. MANUAL option is not valid when TRIGSRC is selected as hardware event trigger.
    bit_offset: 20
    bit_size: 1
    enum: SAMPMODE
  - name: AVGN
    description: Hardware averager numerator. Selects number of conversions to accumulate for current MEMCTLx and then it is divided by AVGD. Result will be stored in MEMRESx.
    bit_offset: 24
    bit_size: 3
    enum: AVGN
  - name: AVGD
    description: Hardware averager denominator. The number to divide the accumulated value by (this is a shift). Note result register is maximum of 16-bits long so if not shifted appropirately result will be truncated.
    bit_offset: 28
    bit_size: 3
    enum: AVGD
fieldset/CTL2:
  description: Control Register 2.
  fields:
  - name: DF
    description: Data read-back format. Data is always stored in binary unsigned format.
    bit_offset: 0
    bit_size: 1
  - name: RES
    description: 'Resolution. These bits define the resolutoin of ADC conversion result. Note : A value of 3 defaults to 12-bits resolution.'
    bit_offset: 1
    bit_size: 2
    enum: RES
  - name: RSTSAMPCAPEN
    description: '0: Sample and hold capacitor is not explicitly discharged at the end of conversion. 1: Sample and hold capacitor is discharged at the end of conversion. This incurs one additional conversion clock cycle.'
    bit_offset: 4
    bit_size: 1
  - name: DMAEN
    description: 'Enable DMA trigger for data transfer. Note: DMAEN bit is cleared by hardware based on DMA done signal at the end of data transfer. Software has to re-enable DMAEN bit for ADC to generate DMA triggers.'
    bit_offset: 8
    bit_size: 1
  - name: FIFOEN
    description: Enable FIFO based operation.
    bit_offset: 10
    bit_size: 1
  - name: SAMPCNT
    description: Number of ADC converted samples to be transferred on a DMA trigger.
    bit_offset: 11
    bit_size: 5
    enum: SAMPCNT
  - name: STARTADD
    description: Sequencer start address. These bits select which MEMCTLx is used for single conversion or as first MEMCTL for sequence mode. The value of STARTADD is 0x00 to 0x17, corresponding to MEMRES0 to MEMRES23.
    bit_offset: 16
    bit_size: 5
    enum: STARTADD
  - name: ENDADD
    description: Sequence end address. These bits select which MEMCTLx is the last one for the sequence mode. The value of ENDADD is 0x00 to 0x17, corresponding to MEMRES0 to MEMRES23.
    bit_offset: 24
    bit_size: 5
    enum: ENDADD
fieldset/DESC:
  description: Module Description.
  fields:
  - name: MINREV
    description: Minor rev of the IP.
    bit_offset: 0
    bit_size: 4
  - name: MAJREV
    description: Major rev of the IP.
    bit_offset: 4
    bit_size: 4
  - name: INSTNUM
    description: Instance Number within the device. This will be a parameter to the RTL for modules that can have multiple instances.
    bit_offset: 8
    bit_size: 4
  - name: FEATUREVER
    description: Feature Set for the module *instance*.
    bit_offset: 12
    bit_size: 4
  - name: MODULEID
    description: Module identification contains a unique peripheral identification number. The assignments are maintained in a central database for all of the platform modules to ensure uniqueness.
    bit_offset: 16
    bit_size: 16
fieldset/DMA_TRIG:
  description: Interrupt clear extension.
  fields:
  - name: MEMRESIFG
    description: Raw interrupt status for MEMRES0. This bit is set to 1 when MEMRES0 is loaded with a new conversion result. Reading MEMRES0 register will clear this bit, or when the corresponding bit in ICLR is set to 1.
    bit_offset: 8
    bit_size: 1
    array:
      len: 12
      stride: 1
fieldset/DMA_TRIG_IIDX:
  description: Interrupt index.
  fields:
  - name: STAT
    description: Interrupt index status.
    bit_offset: 0
    bit_size: 10
    enum: DMA_TRIG_IIDX_STAT
fieldset/EVT_MODE:
  description: Event Mode.
  fields:
  - name: CPU
    description: Event line mode select for event corresponding to IPSTANDARD.INT_EVENT0.
    bit_offset: 0
    bit_size: 2
    enum: INT_CFG
  - name: EVT1_CFG
    description: Event line mode select for event corresponding to IPSTANDARD.INT_EVENT1.
    bit_offset: 2
    bit_size: 2
    enum: EVT1_CFG
fieldset/FPUB_1:
  description: Publisher Configuration Register.
  fields:
  - name: CHANID
    description: 0 = disconnected. 1-15 = connected to channelID = CHANID.
    bit_offset: 0
    bit_size: 4
    enum: FPUB_1_CHANID
fieldset/FSUB_0:
  description: Subscriber Configuration Register.
  fields:
  - name: CHANID
    description: 0 = disconnected. 1-15 = connected to channelID = CHANID.
    bit_offset: 0
    bit_size: 4
    enum: FSUB_0_CHANID
fieldset/GEN_EVENT:
  description: Interrupt clear.
  fields:
  - name: HIGHIFG
    description: Raw interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 2
    bit_size: 1
  - name: LOWIFG
    description: Raw interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator. This bit is reset to 0 by IIDX read or when corresponding bit in ICLR_EX is set to 1.
    bit_offset: 3
    bit_size: 1
  - name: INIFG
    description: Mask INIFG in MIS_EX register.
    bit_offset: 4
    bit_size: 1
  - name: MEMRESIFG0
    description: Raw interrupt status for MEMRES0. This bit is set to 1 when MEMRES0 is loaded with a new conversion result. Reading MEMRES0 register will clear this bit, or when the corresponding bit in ICLR is set to 1.
    bit_offset: 8
    bit_size: 1
fieldset/GEN_EVENT_IIDX:
  description: Interrupt index.
  fields:
  - name: STAT
    description: Interrupt index status.
    bit_offset: 0
    bit_size: 10
    enum: GEN_EVENT_IIDX_STAT
fieldset/MEMCTL:
  description: Conversion Memory Control Register.
  fields:
  - name: CHANSEL
    description: Input channel select.
    bit_offset: 0
    bit_size: 5
    enum: CHANSEL
  - name: VRSEL
    description: 'Voltage reference selection. VEREFM must be connected to on-board ground when external reference option is selected. Note: Writing value 0x3 defaults to INTREF.'
    bit_offset: 8
    bit_size: 2
    enum: VRSEL
  - name: STIME
    description: Selects the source of sample timer period between SCOMP0 and SCOMP1.
    bit_offset: 12
    bit_size: 1
    enum: STIME
  - name: AVGEN
    description: Enable hardware averaging.
    bit_offset: 16
    bit_size: 1
  - name: BCSEN
    description: Enable burn out current source.
    bit_offset: 20
    bit_size: 1
  - name: TRIG
    description: Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.
    bit_offset: 24
    bit_size: 1
    enum: TRIG
  - name: WINCOMP
    description: Enable window comparator.
    bit_offset: 28
    bit_size: 1
fieldset/MEMRES:
  description: MEMRES result register.
  fields:
  - name: DATA
    bit_offset: 0
    bit_size: 16
fieldset/PWREN:
  description: Power enable.
  fields:
  - name: ENABLE
    description: Enable the power.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    description: KEY to allow Power State Change 26h = KEY to allow write access to this register
    bit_offset: 24
    bit_size: 8
    enum: PWREN_KEY
fieldset/RSTCTL:
  description: Reset Control.
  fields:
  - name: RESETASSERT
    description: Assert reset to the peripheral.
    bit_offset: 0
    bit_size: 1
  - name: RESETSTKYCLR
    description: Clear the RESETSTKY bit in the STAT register.
    bit_offset: 1
    bit_size: 1
  - name: KEY
    description: Unlock key B1h = KEY to allow write access to this register
    bit_offset: 24
    bit_size: 8
    enum: RESET_KEY
fieldset/SCOMP0:
  description: Sample Time Compare 0 Register.
  fields:
  - name: VAL
    description: 'Specifies the number of sample clocks. When VAL = 0 or 1, number of sample clocks = Sample clock divide value. When VAL > 1, number of sample clocks = VAL x Sample clock divide value. Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4). Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles.'
    bit_offset: 0
    bit_size: 10
fieldset/SCOMP1:
  description: Sample Time Compare 1 Register.
  fields:
  - name: VAL
    description: 'Specifies the number of sample clocks. When VAL = 0 or 1, number of sample clocks = Sample clock divide value. When VAL > 1, number of sample clocks = VAL x Sample clock divide value. Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4). Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles.'
    bit_offset: 0
    bit_size: 10
fieldset/STAT:
  description: Status Register.
  fields:
  - name: RESETSTKY
    description: This bit indicates, if the peripheral was reset, since this bit was cleared by RESETSTKYCLR in the RSTCTL register.
    bit_offset: 16
    bit_size: 1
fieldset/STATUS:
  description: Status Register.
  fields:
  - name: BUSY
    description: Busy. This bit indicates that an active ADC sample or conversion operation is in progress.
    bit_offset: 0
    bit_size: 1
  - name: REFBUFRDY
    description: Indicates reference buffer is powered up and ready.
    bit_offset: 1
    bit_size: 1
fieldset/WCHIGH:
  description: Window Comparator High Threshold Register.
  fields:
  - name: DATA
    description: If DF = 0, unsigned binary format has to be used. The threshold value has to be right aligned, with the MSB on the left. For 10-bits and 8-bits resolution, unused bit have to be 0s. If DF = 1, 2s-complement format has to be used. The value based on the resolution has to be left aligned with the LSB on the right. For 10-bits and 8-bits resolution, unused bit have to be 0s.
    bit_offset: 0
    bit_size: 16
fieldset/WCLOW:
  description: Window Comparator Low Threshold Register.
  fields:
  - name: DATA
    description: If DF = 0, unsigned binary format has to be used. The value based on the resolution has to be right aligned with the MSB on the left. For 10-bits and 8-bits resolution, unused bits have to be 0s. If DF = 1, 2s-complement format has to be used. The value based on the resolution has to be left aligned with the LSB on the right. For 10-bits and 8-bits resolution, unused bits have to be 0s.
    bit_offset: 0
    bit_size: 16
enum/AVGD:
  bit_size: 3
  variants:
  - name: SHIFT0
    description: No shift.
    value: 0
  - name: SHIFT1
    description: 1 bit shift.
    value: 1
  - name: SHIFT2
    description: 2 bit shift.
    value: 2
  - name: SHIFT3
    description: 3 bit shift.
    value: 3
  - name: SHIFT4
    description: 4 bit shift.
    value: 4
  - name: SHIFT5
    description: 5 bit shift.
    value: 5
  - name: SHIFT6
    description: 6 bit shift.
    value: 6
  - name: SHIFT7
    description: 7 bit shift.
    value: 7
enum/AVGN:
  bit_size: 3
  variants:
  - name: DISABLE
    description: Disables averager.
    value: 0
  - name: AVG_2
    description: Averages 2 conversions before storing in MEMRESx register.
    value: 1
  - name: AVG_4
    description: Averages 4 conversions before storing in MEMRESx register.
    value: 2
  - name: AVG_8
    description: Averages 8 conversions before storing in MEMRESx register.
    value: 3
  - name: AVG_16
    description: Averages 16 conversions before storing in MEMRESx register.
    value: 4
  - name: AVG_32
    description: Averages 32 conversions before storing in MEMRESx register.
    value: 5
  - name: AVG_64
    description: Averages 64 conversions before storing in MEMRESx register.
    value: 6
  - name: AVG_128
    description: Averages 128 conversions before storing in MEMRESx register.
    value: 7
enum/CHANSEL:
  bit_size: 5
  variants:
  - name: CHAN_0
    description: Selects channel 0.
    value: 0
  - name: CHAN_1
    description: Selects channel 1.
    value: 1
  - name: CHAN_2
    description: Selects channel 2.
    value: 2
  - name: CHAN_3
    description: Selects channel 3.
    value: 3
  - name: CHAN_4
    description: Selects channel 4.
    value: 4
  - name: CHAN_5
    description: Selects channel 5.
    value: 5
  - name: CHAN_6
    description: Selects channel 6.
    value: 6
  - name: CHAN_7
    description: Selects channel 7.
    value: 7
  - name: CHAN_8
    description: Selects channel 8.
    value: 8
  - name: CHAN_9
    description: Selects channel 9.
    value: 9
  - name: CHAN_10
    description: Selects channel 10.
    value: 10
  - name: CHAN_11
    description: Selects channel 11.
    value: 11
  - name: CHAN_12
    description: Selects channel 12.
    value: 12
  - name: CHAN_13
    description: Selects channel 13.
    value: 13
  - name: CHAN_14
    description: Selects channel 14.
    value: 14
  - name: CHAN_15
    description: Selects channel 15.
    value: 15
  - name: CHAN_16
    description: Selects channel 16.
    value: 16
  - name: CHAN_17
    description: Selects channel 17.
    value: 17
  - name: CHAN_18
    description: Selects channel 18.
    value: 18
  - name: CHAN_19
    description: Selects channel 19.
    value: 19
  - name: CHAN_20
    description: Selects channel 20.
    value: 20
  - name: CHAN_21
    description: Selects channel 21.
    value: 21
  - name: CHAN_22
    description: Selects channel 22.
    value: 22
  - name: CHAN_23
    description: Selects channel 23.
    value: 23
  - name: CHAN_24
    description: Selects channel 24.
    value: 24
  - name: CHAN_25
    description: Selects channel 25.
    value: 25
  - name: CHAN_26
    description: Selects channel 26.
    value: 26
  - name: CHAN_27
    description: Selects channel 27.
    value: 27
  - name: CHAN_28
    description: Selects channel 28.
    value: 28
  - name: CHAN_29
    description: Selects channel 29.
    value: 29
  - name: CHAN_30
    description: Selects channel 30.
    value: 30
  - name: CHAN_31
    description: Selects channel 31.
    value: 31
enum/CLKCFG_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 169
enum/CONSEQ:
  bit_size: 2
  variants:
  - name: SINGLE
    description: ADC channel in MEMCTLx pointed by STARTADD will be converted once.
    value: 0
  - name: SEQUENCE
    description: ADC channel sequence pointed by STARTADD and ENDADD will be converted once.
    value: 1
  - name: REPEATSINGLE
    description: ADC channel in MEMCTLx pointed by STARTADD will be converted repeatedly.
    value: 2
  - name: REPEATSEQUENCE
    description: ADC channel sequence pointed by STARTADD and ENDADD will be converted repeatedly.
    value: 3
enum/CPU_INT_IIDX_STAT:
  bit_size: 10
  variants:
  - name: NO_INTR
    description: No bit is set means there is no pending interrupt request.
    value: 0
  - name: OVIFG
    description: MEMRESx overflow interrupt.
    value: 1
  - name: TOVIFG
    description: Sequence Conversion time overflow interrupt.
    value: 2
  - name: HIGHIFG
    description: High threshold compare interrupt.
    value: 3
  - name: LOWIFG
    description: Low threshold compare interrupt.
    value: 4
  - name: INIFG
    description: Primary Sequence In range comparator interrupt.
    value: 5
  - name: DMADONE
    description: DMA done interrupt, generated on DMA transfer completion,.
    value: 6
  - name: UVIFG
    description: MEMRESx underflow interrupt.
    value: 7
  - name: MEMRESIFG0
    description: MEMRES0 data loaded interrupt.
    value: 9
  - name: MEMRESIFG1
    description: MEMRES1 data loaded interrupt.
    value: 10
  - name: MEMRESIFG2
    description: MEMRES2 data loaded interrupt.
    value: 11
  - name: MEMRESIFG3
    description: MEMRES3 data loaded interrupt.
    value: 12
  - name: MEMRESIFG4
    description: MEMRES4 data loaded interrupt.
    value: 13
  - name: MEMRESIFG5
    description: MEMRES5 data loaded interrupt.
    value: 14
  - name: MEMRESIFG6
    description: MEMRES6 data loaded interrupt.
    value: 15
  - name: MEMRESIFG7
    description: MEMRES7 data loaded interrupt.
    value: 16
  - name: MEMRESIFG8
    description: MEMRES8 data loaded interrupt.
    value: 17
  - name: MEMRESIFG9
    description: MEMRES9 data loaded interrupt.
    value: 18
  - name: MEMRESIFG10
    description: MEMRES10 data loaded interrupt.
    value: 19
  - name: MEMRESIFG11
    description: MEMRES11 data loaded interrupt.
    value: 20
  - name: MEMRESIFG12
    description: MEMRES12 data loaded interrupt.
    value: 21
  - name: MEMRESIFG13
    description: MEMRES13 data loaded interrupt.
    value: 22
  - name: MEMRESIFG14
    description: MEMRES14 data loaded interrupt.
    value: 23
  - name: MEMRESIFG15
    description: MEMRES15 data loaded interrupt.
    value: 24
  - name: MEMRESIFG16
    description: MEMRES16 data loaded interrupt.
    value: 25
  - name: MEMRESIFG17
    description: MEMRES17 data loaded interrupt.
    value: 26
  - name: MEMRESIFG18
    description: MEMRES18 data loaded interrupt.
    value: 27
  - name: MEMRESIFG19
    description: MEMRES19 data loaded interrupt.
    value: 28
  - name: MEMRESIFG20
    description: MEMRES20 data loaded interrupt.
    value: 29
  - name: MEMRESIFG21
    description: MEMRES21 data loaded interrupt.
    value: 30
  - name: MEMRESIFG22
    description: MEMRES22 data loaded interrupt.
    value: 31
  - name: MEMRESIFG23
    description: MEMRES23 data loaded interrupt.
    value: 32
enum/DMA_TRIG_IIDX_STAT:
  bit_size: 10
  variants:
  - name: NO_INTR
    description: No bit is set means there is no pending interrupt request.
    value: 0
  - name: MEMRESIFG0
    description: MEMRES0 data loaded interrupt.
    value: 9
  - name: MEMRESIFG1
    description: MEMRES1 data loaded interrupt.
    value: 10
  - name: MEMRESIFG2
    description: MEMRES2 data loaded interrupt.
    value: 11
  - name: MEMRESIFG3
    description: MEMRES3 data loaded interrupt.
    value: 12
  - name: MEMRESIFG4
    description: MEMRES4 data loaded interrupt.
    value: 13
  - name: MEMRESIFG5
    description: MEMRES5 data loaded interrupt.
    value: 14
  - name: MEMRESIFG6
    description: MEMRES6 data loaded interrupt.
    value: 15
  - name: MEMRESIFG7
    description: MEMRES7 data loaded interrupt.
    value: 16
  - name: MEMRESIFG8
    description: MEMRES8 data loaded interrupt.
    value: 17
  - name: MEMRESIFG9
    description: MEMRES9 data loaded interrupt.
    value: 18
  - name: MEMRESIFG10
    description: MEMRES10 data loaded interrupt.
    value: 19
  - name: MEMRESIFG11
    description: MEMRES11 data loaded interrupt.
    value: 20
  - name: MEMRESIFG12
    description: MEMRES12 data loaded interrupt.
    value: 21
  - name: MEMRESIFG13
    description: MEMRES13 data loaded interrupt.
    value: 22
  - name: MEMRESIFG14
    description: MEMRES14 data loaded interrupt.
    value: 23
  - name: MEMRESIFG15
    description: MEMRES15 data loaded interrupt.
    value: 24
  - name: MEMRESIFG16
    description: MEMRES16 data loaded interrupt.
    value: 25
  - name: MEMRESIFG17
    description: MEMRES17 data loaded interrupt.
    value: 26
  - name: MEMRESIFG18
    description: MEMRES18 data loaded interrupt.
    value: 27
  - name: MEMRESIFG19
    description: MEMRES19 data loaded interrupt.
    value: 28
  - name: MEMRESIFG20
    description: MEMRES20 data loaded interrupt.
    value: 29
  - name: MEMRESIFG21
    description: MEMRES21 data loaded interrupt.
    value: 30
  - name: MEMRESIFG22
    description: MEMRES22 data loaded interrupt.
    value: 31
  - name: MEMRESIFG23
    description: MEMRES23 data loaded interrupt.
    value: 32
enum/ENDADD:
  bit_size: 5
  variants:
  - name: ADDR_00
    description: MEMCTL0 is selected as end address of sequence.
    value: 0
  - name: ADDR_01
    description: MEMCTL1 is selected as end address of sequence.
    value: 1
  - name: ADDR_02
    description: MEMCTL2 is selected as end address of sequence.
    value: 2
  - name: ADDR_03
    description: MEMCTL3 is selected as end address of sequence.
    value: 3
  - name: ADDR_04
    description: MEMCTL4 is selected as end address of sequence.
    value: 4
  - name: ADDR_05
    description: MEMCTL5 is selected as end address of sequence.
    value: 5
  - name: ADDR_06
    description: MEMCTL6 is selected as end address of sequence.
    value: 6
  - name: ADDR_07
    description: MEMCTL7 is selected as end address of sequence.
    value: 7
  - name: ADDR_08
    description: MEMCTL8 is selected as end address of sequence.
    value: 8
  - name: ADDR_09
    description: MEMCTL9 is selected as end address of sequence.
    value: 9
  - name: ADDR_10
    description: MEMCTL10 is selected as end address of sequence.
    value: 10
  - name: ADDR_11
    description: MEMCTL11 is selected as end address of sequence.
    value: 11
  - name: ADDR_12
    description: MEMCTL12 is selected as end address of sequence.
    value: 12
  - name: ADDR_13
    description: MEMCTL13 is selected as end address of sequence.
    value: 13
  - name: ADDR_14
    description: MEMCTL14 is selected as end address of sequence.
    value: 14
  - name: ADDR_15
    description: MEMCTL15 is selected as end address of sequence.
    value: 15
  - name: ADDR_16
    description: MEMCTL16 is selected as end address of sequence.
    value: 16
  - name: ADDR_17
    description: MEMCTL17 is selected as end address of sequence.
    value: 17
  - name: ADDR_18
    description: MEMCTL18 is selected as end address of sequence.
    value: 18
  - name: ADDR_19
    description: MEMCTL19 is selected as end address of sequence.
    value: 19
  - name: ADDR_20
    description: MEMCTL20 is selected as end address of sequence.
    value: 20
  - name: ADDR_21
    description: MEMCTL21 is selected as end address of sequence.
    value: 21
  - name: ADDR_22
    description: MEMCTL22 is selected as end address of sequence.
    value: 22
  - name: ADDR_23
    description: MEMCTL23 is selected as end address of sequence.
    value: 23
enum/EVT1_CFG:
  bit_size: 2
  variants:
  - name: DISABLE
    description: The interrupt or event line is disabled.
    value: 0
  - name: SOFTWARE
    description: The interrupt or event line is in software mode. Software must clear the RIS.
    value: 1
  - name: HARDWARE
    description: The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag.
    value: 2
enum/FPUB_1_CHANID:
  bit_size: 4
  variants:
  - name: UNCONNECTED
    description: A value of 0 specifies that the event is not connected.
    value: 0
enum/FRANGE:
  bit_size: 3
  variants:
  - name: RANGE1TO4
    description: 1 to 4 MHz.
    value: 0
  - name: RANGE4TO8
    description: '>4 to 8 MHz.'
    value: 1
  - name: RANGE8TO16
    description: '>8 to 16 MHz.'
    value: 2
  - name: RANGE16TO20
    description: '>16 to 20 MHz.'
    value: 3
  - name: RANGE20TO24
    description: '>20 to 24 MHz.'
    value: 4
  - name: RANGE24TO32
    description: '>24 to 32 MHz.'
    value: 5
  - name: RANGE32TO40
    description: '>32 to 40 MHz.'
    value: 6
  - name: RANGE40TO48
    description: '>40 to 48 MHz.'
    value: 7
enum/FSUB_0_CHANID:
  bit_size: 4
  variants:
  - name: UNCONNECTED
    description: A value of 0 specifies that the event is not connected.
    value: 0
enum/GEN_EVENT_IIDX_STAT:
  bit_size: 10
  variants:
  - name: NO_INTR
    description: No bit is set means there is no pending interrupt request.
    value: 0
  - name: HIGHIFG
    description: High threshold compare interrupt.
    value: 3
  - name: LOWIFG
    description: Low threshold compare interrupt.
    value: 4
  - name: INIFG
    description: Primary Sequence In range comparator interrupt.
    value: 5
  - name: MEMRESIFG0
    description: MEMRES0 data loaded interrupt.
    value: 9
enum/INT_CFG:
  bit_size: 2
  variants:
  - name: DISABLE
    description: The interrupt or event line is disabled.
    value: 0
  - name: SOFTWARE
    description: The interrupt or event line is in software mode. Software must clear the RIS.
    value: 1
  - name: HARDWARE
    description: The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag.
    value: 2
enum/PWRDN:
  bit_size: 1
  variants:
  - name: AUTO
    description: ADC is powered down on completion of a conversion if there is no pending trigger.
    value: 0
  - name: MANUAL
    description: ADC remains powered on as long as it is enabled through software.
    value: 1
enum/PWREN_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 38
enum/RES:
  bit_size: 2
  variants:
  - name: BIT_12
    description: 12-bits resolution.
    value: 0
  - name: BIT_10
    description: 10-bits resolution.
    value: 1
  - name: BIT_8
    description: 8-bits resolution.
    value: 2
enum/RESET_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 177
enum/SAMPCLK:
  bit_size: 2
  variants:
  - name: ULPCLK
    description: ULPCLK is the source of ADC sample clock.
    value: 0
  - name: SYSOSC
    description: SYSOSC is the source of ADC sample clock.
    value: 1
  - name: HFCLK
    description: HFCLK clock is the source of ADC sample clock.
    value: 2
enum/SAMPCNT:
  bit_size: 5
  variants:
  - name: MIN
    description: Minimum value.
    value: 0
  - name: MAX
    description: Maximum value.
    value: 24
enum/SAMPMODE:
  bit_size: 1
  variants:
  - name: AUTO
    description: Sample timer high phase is used as sample signal.
    value: 0
  - name: MANUAL
    description: Software trigger is used as sample signal.
    value: 1
enum/SC:
  bit_size: 1
  variants:
  - name: STOP
    description: When SAMPMODE is set to MANUAL, clearing this bit will end the sample phase and the conversion phase will start. When SAMPMODE is set to AUTO, writing 0 has no effect.
    value: 0
  - name: START
    description: When SAMPMODE is set to MANUAL, setting this bit will start the sample phase. Sample phase will last as long as this bit is set. When SAMPMODE is set to AUTO, setting this bit will trigger the timer based sample time.
    value: 1
enum/SCLKDIV:
  bit_size: 3
  variants:
  - name: DIV_BY_1
    description: Do not divide clock source.
    value: 0
  - name: DIV_BY_2
    description: Divide clock source by 2.
    value: 1
  - name: DIV_BY_4
    description: Divide clock source by 4.
    value: 2
  - name: DIV_BY_8
    description: Divide clock source by 8.
    value: 3
  - name: DIV_BY_16
    description: Divide clock source by 16.
    value: 4
  - name: DIV_BY_24
    description: Divide clock source by 24.
    value: 5
  - name: DIV_BY_32
    description: Divide clock source by 32.
    value: 6
  - name: DIV_BY_48
    description: Divide clock source by 48.
    value: 7
enum/STARTADD:
  bit_size: 5
  variants:
  - name: ADDR_00
    description: MEMCTL0 is selected as start address of a sequence or for a single conversion.
    value: 0
  - name: ADDR_01
    description: MEMCTL1 is selected as start address of a sequence or for a single conversion.
    value: 1
  - name: ADDR_02
    description: MEMCTL2 is selected as start address of a sequence or for a single conversion.
    value: 2
  - name: ADDR_03
    description: MEMCTL3 is selected as start address of a sequence or for a single conversion.
    value: 3
  - name: ADDR_04
    description: MEMCTL4 is selected as start address of a sequence or for a single conversion.
    value: 4
  - name: ADDR_05
    description: MEMCTL5 is selected as start address of a sequence or for a single conversion.
    value: 5
  - name: ADDR_06
    description: MEMCTL6 is selected as start address of a sequence or for a single conversion.
    value: 6
  - name: ADDR_07
    description: MEMCTL7 is selected as start address of a sequence or for a single conversion.
    value: 7
  - name: ADDR_08
    description: MEMCTL8 is selected as start address of a sequence or for a single conversion.
    value: 8
  - name: ADDR_09
    description: MEMCTL9 is selected as start address of a sequence or for a single conversion.
    value: 9
  - name: ADDR_10
    description: MEMCTL10 is selected as start address of a sequence or for a single conversion.
    value: 10
  - name: ADDR_11
    description: MEMCTL11 is selected as start address of a sequence or for a single conversion.
    value: 11
  - name: ADDR_12
    description: MEMCTL12 is selected as start address of a sequence or for a single conversion.
    value: 12
  - name: ADDR_13
    description: MEMCTL13 is selected as start address of a sequence or for a single conversion.
    value: 13
  - name: ADDR_14
    description: MEMCTL14 is selected as start address of a sequence or for a single conversion.
    value: 14
  - name: ADDR_15
    description: MEMCTL15 is selected as start address of a sequence or for a single conversion.
    value: 15
  - name: ADDR_16
    description: MEMCTL16 is selected as start address of a sequence or for a single conversion.
    value: 16
  - name: ADDR_17
    description: MEMCTL17 is selected as start address of a sequence or for a single conversion.
    value: 17
  - name: ADDR_18
    description: MEMCTL18 is selected as start address of a sequence or for a single conversion.
    value: 18
  - name: ADDR_19
    description: MEMCTL19 is selected as start address of a sequence or for a single conversion.
    value: 19
  - name: ADDR_20
    description: MEMCTL20 is selected as start address of a sequence or for a single conversion.
    value: 20
  - name: ADDR_21
    description: MEMCTL21 is selected as start address of a sequence or for a single conversion.
    value: 21
  - name: ADDR_22
    description: MEMCTL22 is selected as start address of a sequence or for a single conversion.
    value: 22
  - name: ADDR_23
    description: MEMCTL23 is selected as start address of a sequence or for a single conversion.
    value: 23
enum/STIME:
  bit_size: 1
  variants:
  - name: SEL_SCOMP0
    description: Select SCOMP0.
    value: 0
  - name: SEL_SCOMP1
    description: Select SCOMP1.
    value: 1
enum/TRIG:
  bit_size: 1
  variants:
  - name: AUTO_NEXT
    description: Next conversion is automatic.
    value: 0
  - name: TRIGGER_NEXT
    description: Next conversion requires a trigger.
    value: 1
enum/TRIGSRC:
  bit_size: 1
  variants:
  - name: SOFTWARE
    description: Software trigger.
    value: 0
  - name: EVENT
    description: Hardware event trigger.
    value: 1
enum/VRSEL:
  bit_size: 2
  variants:
  - name: VDDA
    description: VDDA reference.
    value: 0
  - name: EXTREF
    description: External reference from pin.
    value: 1
  - name: INTREF
    description: Internal reference.
    value: 2
