# Modular-Verilog-Design-of-Binary-Adders-From-Basic-Logic-to-Hierarchical-Integration
Verilog HDL simulation of Half Adder, Full Adder, and Full Adder using Half Adders. Demonstrates modular and hierarchical design of binary adders with complete testbenches, simulated on EDA Playground.
