#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 14:50:23 2025
# Process ID: 12820
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 7480.852 ; gain = 73.199 ; free physical = 4282 ; free virtual = 8216
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7604.430 ; gain = 67.832 ; free physical = 3448 ; free virtual = 7377
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7622.582 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7435
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7647.457 ; gain = 5.992 ; free physical = 3478 ; free virtual = 7408
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7695.480 ; gain = 6.000 ; free physical = 3486 ; free virtual = 7415
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory" to the wave window because it has 1048576 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory" to the wave window because it has 1048576 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[65535]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[5]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[4]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[3]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[2]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[1]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[0]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index 101 out of bound 100 downto 0
Time: 630 ns  Iteration: 1  Process: /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/line__23
  File: /home/hieu/workspace/vhdl_pj_end/Memory.vhd

HDL Line: /home/hieu/workspace/vhdl_pj_end/Memory.vhd:27
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7785.523 ; gain = 62.027 ; free physical = 3448 ; free virtual = 7378
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7851.555 ; gain = 62.023 ; free physical = 3409 ; free virtual = 7339
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/Din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7851.555 ; gain = 0.000 ; free physical = 3388 ; free virtual = 7318
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/init_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/W}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/base_output_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:149]
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:151]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:149]
ERROR: [VRFC 10-4982] syntax error near '(' [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:151]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
ERROR: [VRFC 10-435] cannot index the result of a type conversion [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:149]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Datapath.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8005.621 ; gain = 52.824 ; free physical = 3245 ; free virtual = 7176
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 0
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 0
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 0
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 0
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8026.641 ; gain = 0.000 ; free physical = 3250 ; free virtual = 7182
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6410 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8079.660 ; gain = 0.000 ; free physical = 3236 ; free virtual = 7168
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
log_wave {/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel} {/tb_IntegralImage/uut/DATAPATH_INST/addr_A} {/tb_IntegralImage/uut/DATAPATH_INST/addr_B} {/tb_IntegralImage/uut/DATAPATH_INST/addr_C} {/tb_IntegralImage/uut/DATAPATH_INST/addr_D} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_A}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_B}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_C}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_D}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 8890 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 1110
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 88
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 128
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 157
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 165
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 187
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 218
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 245
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 289
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 324
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 345
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 387
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 440
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 477
Time: 9430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 531
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 578
Time: 9470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 618
Time: 9490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 681
Time: 9510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 737
Time: 9530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 785
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 850
Time: 9570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 915
Time: 9590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 980
Time: 9610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
ERROR: [VRFC 10-2989] 'jsubmax' is not declared [/home/hieu/workspace/vhdl_pj_end/Controller.vhd:45]
ERROR: [VRFC 10-2989] 'isubmax' is not declared [/home/hieu/workspace/vhdl_pj_end/Controller.vhd:51]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/Controller.vhd:18]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/Controller.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/MyLib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8247.742 ; gain = 0.000 ; free physical = 3226 ; free virtual = 7159
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Wadd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8263.750 ; gain = 7.004 ; free physical = 3161 ; free virtual = 7095
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} {{/tb_IntegralImage/uut/DATAPATH_INST/J}} {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} {{/tb_IntegralImage/uut/DATAPATH_INST/Jsub}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} {{/tb_IntegralImage/uut/DATAPATH_INST/J}} {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} {{/tb_IntegralImage/uut/DATAPATH_INST/Jsub}} {{/tb_IntegralImage/uut/DATAPATH_INST/A}} {{/tb_IntegralImage/uut/DATAPATH_INST/B}} {{/tb_IntegralImage/uut/DATAPATH_INST/D}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/C}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Data_store}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8297.766 ; gain = 7.992 ; free physical = 3218 ; free virtual = 7151
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 7310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 7330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 7430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8313.773 ; gain = 7.992 ; free physical = 3218 ; free virtual = 7152
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 260
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 325
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 260
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 325
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 50
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 65
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 99
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 130
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 142
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 195
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 204
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 260
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 260
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 325
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8361.797 ; gain = 2.992 ; free physical = 3227 ; free virtual = 7161
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 24
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3801] use <= to assign to signal 'out_value' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:137]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3801] use <= to assign to signal 'out_value' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:137]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8497.863 ; gain = 0.000 ; free physical = 3244 ; free virtual = 7178
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 6570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 6590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 6610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 6630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 6650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 6670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 6690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 6710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 6730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 6750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 6770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 6790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 6810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 6830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 6850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 6870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 6890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 6910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 6930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 6950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 6970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 6990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 7110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 7130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 7150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 7170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 7190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 7210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 7230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 7250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 7270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 7290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 7310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 7310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 7330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 7330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 7350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 7350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 7370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 7370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 7390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 7410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 7410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 7430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 7430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 7450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 7450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8524.879 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7181
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8524.879 ; gain = 0.000 ; free physical = 3238 ; free virtual = 7172
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 0
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8571.898 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7176
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 0
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8571.898 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7177
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 0
Time: 9170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 9190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 9210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 9230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 9270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 9290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 9310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 9330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 9370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 9390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 9410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8609.918 ; gain = 8.004 ; free physical = 3233 ; free virtual = 7168
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,0) = 325
Time: 8310 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 137
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,1) = 0
Time: 8330 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 138
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,2) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 139
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,3) = 0
Time: 8370 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 140
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,4) = 0
Time: 8390 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 141
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,5) = 0
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 142
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(6,6) = 0
Time: 8430 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8625.926 ; gain = 8.000 ; free physical = 3244 ; free virtual = 7179
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8641.934 ; gain = 7.992 ; free physical = 3234 ; free virtual = 7170
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-3801] use <= to assign to signal 'out_value' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:135]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8697.961 ; gain = 0.000 ; free physical = 3201 ; free virtual = 7137
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 8 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 8 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 8100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 8100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 8300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 8300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8700 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8800 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 9 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 9 us  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 9050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 9100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 9100 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 9150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 9200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 9200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 9250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 9300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 9300 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 9350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 9400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 9400 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 9450 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 9500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 9500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 9550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8705.965 ; gain = 7.992 ; free physical = 3195 ; free virtual = 7131
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/Data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/RE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/WE}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/Dout}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
ERROR: [VRFC 10-4982] syntax error near 'VARIABLE' [/home/hieu/workspace/vhdl_pj_end/tb.vhd:125]
ERROR: [VRFC 10-2989] 'matrix_t' is not declared [/home/hieu/workspace/vhdl_pj_end/tb.vhd:125]
ERROR: [VRFC 10-2977] 'golden' is not a variable [/home/hieu/workspace/vhdl_pj_end/tb.vhd:128]
ERROR: [VRFC 10-2977] 'golden' is not a variable [/home/hieu/workspace/vhdl_pj_end/tb.vhd:131]
ERROR: [VRFC 10-2942] 'golden' is illegal in an expression [/home/hieu/workspace/vhdl_pj_end/tb.vhd:149]
ERROR: [VRFC 10-2942] 'golden' is illegal in an expression [/home/hieu/workspace/vhdl_pj_end/tb.vhd:147]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [/home/hieu/workspace/vhdl_pj_end/tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/hieu/workspace/vhdl_pj_end/tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7480 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7540 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7600 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7660 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7720 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 17
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 41
Time: 7780 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 42
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 50
Time: 7840 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 65
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 0
Time: 7900 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 40
Time: 7960 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 69
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 77
Time: 8020 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 99
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 130
Time: 8080 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 0
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 8140 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 44
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 79
Time: 8200 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 100
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 142
Time: 8260 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 195
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 0
Time: 8320 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8350 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 54
Time: 8380 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 101
Time: 8410 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 141
Time: 8440 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 204
Time: 8470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 260
Time: 8500 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 0
Time: 8530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8560 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 65
Time: 8590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 130
Time: 8620 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 195
Time: 8650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 260
Time: 8680 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 325
Time: 8710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9043.117 ; gain = 0.992 ; free physical = 3116 ; free virtual = 7053
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9059.125 ; gain = 8.000 ; free physical = 3121 ; free virtual = 7059
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6450 ns  Iteration: 3  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 100
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,0) = -2147483648
Time: 7470 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 101
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,1) = 204
Time: 7490 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 102
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,2) = 0
Time: 7510 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 103
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,3) = 0
Time: 7530 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 104
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,4) = 0
Time: 7550 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 105
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,5) = 0
Time: 7570 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(0,6) = 0
Time: 7590 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 106
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,0) = 0
Time: 7610 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 107
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,1) = 0
Time: 7630 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 108
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,2) = 0
Time: 7650 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 109
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,3) = 17
Time: 7670 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 110
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,4) = 41
Time: 7690 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 111
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,5) = 42
Time: 7710 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(1,6) = 50
Time: 7730 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 112
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,0) = 65
Time: 7750 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 113
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,1) = 0
Time: 7770 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 114
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,2) = 0
Time: 7790 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 115
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,3) = 40
Time: 7810 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 116
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,4) = 69
Time: 7830 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 117
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,5) = 77
Time: 7850 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(2,6) = 99
Time: 7870 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 118
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,0) = 130
Time: 7890 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 119
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,1) = 0
Time: 7910 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 120
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,2) = 0
Time: 7930 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 121
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,3) = 44
Time: 7950 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 122
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,4) = 79
Time: 7970 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 123
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,5) = 100
Time: 7990 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(3,6) = 142
Time: 8010 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 124
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,0) = 195
Time: 8030 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 125
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,1) = 0
Time: 8050 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 126
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,2) = 0
Time: 8070 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 127
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,3) = 54
Time: 8090 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 128
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,4) = 101
Time: 8110 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 129
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,5) = 141
Time: 8130 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(4,6) = 204
Time: 8150 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 130
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,0) = 260
Time: 8170 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 131
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,1) = 0
Time: 8190 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 132
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,2) = 0
Time: 8210 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 133
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,3) = 65
Time: 8230 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 134
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,4) = 130
Time: 8250 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 135
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,5) = 195
Time: 8270 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: mem_addr = 136
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
Note: J(5,6) = 260
Time: 8290 ns  Iteration: 0  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
