#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep 10 10:51:29 2023
# Process ID: 13328
# Current directory: C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6868 C:\z.C\SEM6\My\HDL\1Project\Verilog Processor\verilogProcessorV5\verilogProcessorV2\verilogProcessorV2.xpr
# Log file: C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/vivado.log
# Journal file: C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2'
INFO: [Project 1-313] Project file moved from 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV4/verilogProcessorV2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecorder
WARNING: [VRFC 10-3248] data object 'RtypeSub' is already declared [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
WARNING: [VRFC 10-3703] second declaration of 'RtypeSub' ignored [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscprocessor
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindecorder
Compiling module xil_defaultlib.aludecorder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscprocessor
Compiling module xil_defaultlib.instructionmem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1030.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecorder
WARNING: [VRFC 10-3248] data object 'RtypeSub' is already declared [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
WARNING: [VRFC 10-3703] second declaration of 'RtypeSub' ignored [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscprocessor
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindecorder
Compiling module xil_defaultlib.aludecorder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscprocessor
Compiling module xil_defaultlib.instructionmem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Simulation failed
$stop called at time : 150 ns : File "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1030.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecorder
WARNING: [VRFC 10-3248] data object 'RtypeSub' is already declared [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
WARNING: [VRFC 10-3703] second declaration of 'RtypeSub' ignored [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscprocessor
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindecorder
Compiling module xil_defaultlib.aludecorder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscprocessor
Compiling module xil_defaultlib.instructionmem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Simulation failed
$stop called at time : 150 ns : File "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecorder
WARNING: [VRFC 10-3248] data object 'RtypeSub' is already declared [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
WARNING: [VRFC 10-3703] second declaration of 'RtypeSub' ignored [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscprocessor
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindecorder
Compiling module xil_defaultlib.aludecorder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscprocessor
Compiling module xil_defaultlib.instructionmem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Simulation failed
$stop called at time : 150 ns : File "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecorder
WARNING: [VRFC 10-3248] data object 'RtypeSub' is already declared [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
WARNING: [VRFC 10-3703] second declaration of 'RtypeSub' ignored [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscprocessor
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindecorder
Compiling module xil_defaultlib.aludecorder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscprocessor
Compiling module xil_defaultlib.instructionmem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Simulation failed
$stop called at time : 150 ns : File "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecorder
WARNING: [VRFC 10-3248] data object 'RtypeSub' is already declared [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
WARNING: [VRFC 10-3703] second declaration of 'RtypeSub' ignored [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscprocessor
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v" Line 1. Module riscprocessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/maindecorder.v" Line 1. Module maindecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/aludecorder.v" Line 1. Module aludecorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/flopr.v" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder_pc.v" Line 1. Module adder_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/adder.v" Line 8. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/registerfile.v" Line 1. Module registerfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/extender.v" Line 1. Module extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux2.v" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/instructionmem.v" Line 1. Module instructionmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datamem.v" Line 1. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindecorder
Compiling module xil_defaultlib.aludecorder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscprocessor
Compiling module xil_defaultlib.instructionmem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.328 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1030.328 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/dmemory/RAM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim/instructionmemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.sim/sim_1/behav/xsim'
"xelab -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f79812246ab242b3b460cccf38e33e99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'WriteData' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sim_1/new/testbench.v:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ALUResult' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/riscprocessor.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'wd3' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'immext' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a' [C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/verilogProcessorV2.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.328 ; gain = 0.000
save_wave_config {C:/z.C/SEM6/My/HDL/1Project/Verilog Processor/verilogProcessorV5/verilogProcessorV2/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 12:41:58 2023...
