

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_stage_2_store'
================================================================
* Date:           Mon Oct 20 22:46:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49155|    49155|  0.492 ms|  0.492 ms|  49155|  49155|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- stage_2_store  |    49153|    49153|         3|          1|          1|  49152|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1421_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln1421"   --->   Operation 7 'read' 'sext_ln1421_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1421_cast = sext i63 %sext_ln1421_read"   --->   Operation 8 'sext' 'sext_ln1421_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_3, void @empty_9, void @empty_12, i32 64, i32 16, i32 256, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i16 %i" [activation_accelerator.cpp:1422]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1421_cast" [activation_accelerator.cpp:1421]   --->   Operation 14 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.10ns)   --->   "%icmp_ln1421 = icmp_eq  i16 %i_2, i16 49152" [activation_accelerator.cpp:1421]   --->   Operation 16 'icmp' 'icmp_ln1421' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln1421 = add i16 %i_2, i16 1" [activation_accelerator.cpp:1421]   --->   Operation 18 'add' 'add_ln1421' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1421 = br i1 %icmp_ln1421, void %for.inc34.split, void %if.end37.loopexit13.exitStub" [activation_accelerator.cpp:1421]   --->   Operation 19 'br' 'br_ln1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i_2, i32 4, i32 15" [activation_accelerator.cpp:1422]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1422 = zext i12 %lshr_ln" [activation_accelerator.cpp:1422]   --->   Operation 21 'zext' 'zext_ln1422' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 23 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 24 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 25 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 26 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 27 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 28 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 29 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 30 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 31 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 32 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 33 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 34 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 35 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 36 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 37 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1422 = trunc i16 %i_2" [activation_accelerator.cpp:1422]   --->   Operation 38 'trunc' 'trunc_ln1422' <Predicate = (!icmp_ln1421)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30" [activation_accelerator.cpp:1422]   --->   Operation 39 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31" [activation_accelerator.cpp:1422]   --->   Operation 40 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32" [activation_accelerator.cpp:1422]   --->   Operation 41 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33" [activation_accelerator.cpp:1422]   --->   Operation 42 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34" [activation_accelerator.cpp:1422]   --->   Operation 43 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35" [activation_accelerator.cpp:1422]   --->   Operation 44 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" [activation_accelerator.cpp:1422]   --->   Operation 45 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" [activation_accelerator.cpp:1422]   --->   Operation 46 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" [activation_accelerator.cpp:1422]   --->   Operation 47 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" [activation_accelerator.cpp:1422]   --->   Operation 48 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:1422]   --->   Operation 49 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_36 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:1422]   --->   Operation 50 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_36' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_37 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:1422]   --->   Operation 51 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_37' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_38 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:1422]   --->   Operation 52 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_38' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_39 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:1422]   --->   Operation 53 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_39' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_40 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:1422]   --->   Operation 54 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_40' <Predicate = (!icmp_ln1421)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln1421 = store i16 %add_ln1421, i16 %i" [activation_accelerator.cpp:1421]   --->   Operation 55 'store' 'store_ln1421' <Predicate = (!icmp_ln1421)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30" [activation_accelerator.cpp:1422]   --->   Operation 56 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31" [activation_accelerator.cpp:1422]   --->   Operation 57 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32" [activation_accelerator.cpp:1422]   --->   Operation 58 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33" [activation_accelerator.cpp:1422]   --->   Operation 59 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34" [activation_accelerator.cpp:1422]   --->   Operation 60 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35" [activation_accelerator.cpp:1422]   --->   Operation 61 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" [activation_accelerator.cpp:1422]   --->   Operation 62 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" [activation_accelerator.cpp:1422]   --->   Operation 63 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" [activation_accelerator.cpp:1422]   --->   Operation 64 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" [activation_accelerator.cpp:1422]   --->   Operation 65 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:1422]   --->   Operation 66 'load' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_36 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:1422]   --->   Operation 67 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_37 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:1422]   --->   Operation 68 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_38 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:1422]   --->   Operation 69 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_39 = load i12 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:1422]   --->   Operation 70 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_40 = load i12 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:1422]   --->   Operation 71 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3072> <RAM>
ST_2 : Operation 72 [1/1] (0.48ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_36, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_37, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_38, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_39, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_40, i4 %trunc_ln1422" [activation_accelerator.cpp:1422]   --->   Operation 72 'mux' 'tmp' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln1421)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln1421 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [activation_accelerator.cpp:1421]   --->   Operation 73 'specloopname' 'specloopname_ln1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (7.30ns)   --->   "%write_ln1422 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:1422]   --->   Operation 74 'write' 'write_ln1422' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1421 = br void %for.inc34" [activation_accelerator.cpp:1421]   --->   Operation 75 'br' 'br_ln1421' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:1422) on local variable 'i' [26]  (0 ns)
	'add' operation ('add_ln1421', activation_accelerator.cpp:1421) [32]  (0.853 ns)
	'store' operation ('store_ln1421', activation_accelerator.cpp:1421) of variable 'add_ln1421', activation_accelerator.cpp:1421 on local variable 'i' [73]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.73ns
The critical path consists of the following:
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40', activation_accelerator.cpp:1422) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' [55]  (1.24 ns)
	'mux' operation ('tmp', activation_accelerator.cpp:1422) [71]  (0.489 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln1422', activation_accelerator.cpp:1422) on port 'gmem2' (activation_accelerator.cpp:1422) [72]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
