# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8257 kB (elbread=427 elab2=7652 kernel=177 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:21 AM, Monday, November 25, 2024
#  Simulation has been initialized
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# EXECUTION:: NOTE   : Simulation finished
# EXECUTION:: Time: 3340 ns,  Iteration: 0,  Instance: /RICSVCORE_tb,  Process: main_sim.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:26 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Error: COMP96_0664: RISCV_TB_PROGRAM&REQUEST.vhd : (53, 9): Value 16 out of range 0 to 15.
# Error: COMP96_0077: RISCV_TB_PROGRAM&REQUEST.vhd : (32, 54): Undefined type of expression. Expected type 'instruction_array'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:29 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:30 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:32 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Library Manager: Library "riscvcore" contents cleared.
acom -reorder -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Top-level unit(s) detected:
# Entity => RICSVCORE_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:33 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Stopped at time 50 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 106 in process of instance "/RICSVCORE_tb/main_sim".
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:33 AM, Monday, November 25, 2024
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:33 AM, Monday, November 25, 2024
#  Simulation has been initialized
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:33 AM, Monday, November 25, 2024
#  Simulation has been initialized
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
acom -reorder -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Top-level unit(s) detected:
# Entity => RICSVCORE_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:35 AM, Monday, November 25, 2024
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:35 AM, Monday, November 25, 2024
#  Simulation has been initialized
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:38 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Stopped at time 390 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 115 in process of instance "/RICSVCORE_tb/main_sim".
step
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:38 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7535 kB (elbread=427 elab2=6935 kernel=173 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:38 AM, Monday, November 25, 2024
#  Simulation has been initialized
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 1900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 2100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 2200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 2300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 2400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8255 kB (elbread=427 elab2=7651 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:39 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:39 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Stopped at time 60 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 70 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 80 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 90 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 100 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 110 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 120 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 130 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 140 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 150 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 160 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 170 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 180 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 190 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 200 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 210 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 220 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 230 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 260 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 270 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 290 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 300 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 310 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 320 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 330 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 340 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 350 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 360 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 370 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 380 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 109 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 390 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 110 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 390 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 113 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: stopped at time: 490 ns
run 100 ns
# KERNEL: Stopped at time 500 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:40 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: Stopped at time 390 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 400 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 410 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 420 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 430 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 440 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 450 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 460 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 470 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 480 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 490 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 500 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
run 100 ns
# KERNEL: stopped at time: 2300 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  12:43 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: Stopped at time 390 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 400 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 410 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 420 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 430 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 440 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 450 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 460 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 470 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 480 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 490 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 500 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 510 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 520 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 530 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 540 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 550 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 560 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 570 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 580 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 590 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 600 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 610 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Error: COMP96_0664: RISCV_TB_PROGRAM&REQUEST.vhd : (65, 1): Value 22 out of range 0 to 21.
# Error: COMP96_0077: RISCV_TB_PROGRAM&REQUEST.vhd : (32, 54): Undefined type of expression. Expected type 'instruction_array'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8255 kB (elbread=427 elab2=7651 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  1:05 AM, Monday, November 25, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: Stopped at time 510 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 520 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 530 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 540 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 550 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 560 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 570 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 580 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 590 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 600 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 610 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 620 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 630 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 640 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 650 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 660 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 670 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 680 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 690 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 700 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 710 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 720 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 730 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 740 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 750 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 760 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 770 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8255 kB (elbread=427 elab2=7651 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  1:08 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: Stopped at time 510 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 520 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 530 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 540 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 550 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 560 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 570 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 580 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 590 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 600 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 610 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 620 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 630 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 640 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8255 kB (elbread=427 elab2=7651 kernel=176 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\chrisnielsen\Desktop\Senior Design Project\RISCVCORE\RISCVCORE\src\wave.asdb
#  1:13 AM, Monday, November 25, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__42.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: Stopped at time 510 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 520 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 530 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 540 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 550 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 560 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 570 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 580 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 590 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 600 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 610 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 620 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 630 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 640 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 650 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 660 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 670 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 680 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 690 ns + 0.
# Stopped in "C:/Users/chrisnielsen/Desktop/Senior Design Project/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 1