{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 12:30:19 2020 " "Info: Processing started: Tue Sep 15 12:30:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/adder_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/adder_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bits-rtl " "Info: Found design unit 1: adder_8bits-rtl" {  } { { "../src/adder_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/adder_8bits.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Info: Found entity 1: adder_8bits" {  } { { "../src/adder_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/adder_8bits.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/codeur_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/codeur_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codeur_bcd-rtl " "Info: Found design unit 1: codeur_bcd-rtl" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 codeur_bcd " "Info: Found entity 1: codeur_bcd" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/compare_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/compare_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bits-rtl " "Info: Found design unit 1: compare_4bits-rtl" {  } { { "../src/compare_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compare_4bits.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bits " "Info: Found entity 1: compare_4bits" {  } { { "../src/compare_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compare_4bits.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/compt_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/compt_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compt_4bits-rtl " "Info: Found design unit 1: compt_4bits-rtl" {  } { { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compt_4bits.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compt_4bits " "Info: Found entity 1: compt_4bits" {  } { { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compt_4bits.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/control_part.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/control_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_part-rtl " "Info: Found design unit 1: control_part-rtl" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_part " "Info: Found entity 1: control_part" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/demux_2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/demux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_2_1-rtl " "Info: Found design unit 1: demux_2_1-rtl" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_2_1 " "Info: Found entity 1: demux_2_1" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/memoire_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/memoire_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_16bits-rtl " "Info: Found design unit 1: memoire_16bits-rtl" {  } { { "../src/memoire_16bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/memoire_16bits.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memoire_16bits " "Info: Found entity 1: memoire_16bits" {  } { { "../src/memoire_16bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/memoire_16bits.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/mux_2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-rtl " "Info: Found design unit 1: mux_2_1-rtl" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Info: Found entity 1: mux_2_1" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/not_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-rtl " "Info: Found design unit 1: not_gate-rtl" {  } { { "../src/not_gate.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/not_gate.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Info: Found entity 1: not_gate" {  } { { "../src/not_gate.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/not_gate.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/operative_part.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/operative_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operative_part-rtl " "Info: Found design unit 1: operative_part-rtl" {  } { { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 operative_part " "Info: Found entity 1: operative_part" {  } { { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/reg_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/reg_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4bits-rtl " "Info: Found design unit 1: reg_4bits-rtl" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_4bits " "Info: Found entity 1: reg_4bits" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/reg_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/reg_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bits-rtl " "Info: Found design unit 1: reg_8bits-rtl" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bits " "Info: Found entity 1: reg_8bits" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/seven_sg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/seven_sg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_sg-rtl " "Info: Found design unit 1: seven_sg-rtl" {  } { { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_sg " "Info: Found entity 1: seven_sg" {  } { { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Info: Found design unit 1: top-rtl" {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_part control_part:CTRL_PART " "Info: Elaborating entity \"control_part\" for hierarchy \"control_part:CTRL_PART\"" {  } { { "../src/top.vhd" "CTRL_PART" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_reg4 control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"en_reg4\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_compt control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"en_compt\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_mem control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"en_mem\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_reg8 control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"rst_reg8\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_reg8 control_part.vhd(88) " "Info (10041): Inferred latch for \"rst_reg8\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel control_part.vhd(88) " "Info (10041): Inferred latch for \"sel\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_mem control_part.vhd(88) " "Info (10041): Inferred latch for \"en_mem\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_compt control_part.vhd(88) " "Info (10041): Inferred latch for \"en_compt\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_reg4 control_part.vhd(88) " "Info (10041): Inferred latch for \"en_reg4\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operative_part operative_part:OP_PART " "Info: Elaborating entity \"operative_part\" for hierarchy \"operative_part:OP_PART\"" {  } { { "../src/top.vhd" "OP_PART" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeur_bcd operative_part:OP_PART\|codeur_bcd:Codeur " "Info: Elaborating entity \"codeur_bcd\" for hierarchy \"operative_part:OP_PART\|codeur_bcd:Codeur\"" {  } { { "../src/operative_part.vhd" "Codeur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4bits operative_part:OP_PART\|reg_4bits:Registre4bit " "Info: Elaborating entity \"reg_4bits\" for hierarchy \"operative_part:OP_PART\|reg_4bits:Registre4bit\"" {  } { { "../src/operative_part.vhd" "Registre4bit" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_sg operative_part:OP_PART\|seven_sg:Affich1 " "Info: Elaborating entity \"seven_sg\" for hierarchy \"operative_part:OP_PART\|seven_sg:Affich1\"" {  } { { "../src/operative_part.vhd" "Affich1" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg_out seven_sg.vhd(39) " "Warning (10631): VHDL Process Statement warning at seven_sg.vhd(39): inferring latch(es) for signal or variable \"seg_out\", which holds its previous value in one or more paths through the process" {  } { { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bits operative_part:OP_PART\|compare_4bits:Comparateur " "Info: Elaborating entity \"compare_4bits\" for hierarchy \"operative_part:OP_PART\|compare_4bits:Comparateur\"" {  } { { "../src/operative_part.vhd" "Comparateur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compt_4bits operative_part:OP_PART\|compt_4bits:Compteur " "Info: Elaborating entity \"compt_4bits\" for hierarchy \"operative_part:OP_PART\|compt_4bits:Compteur\"" {  } { { "../src/operative_part.vhd" "Compteur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 operative_part:OP_PART\|mux_2_1:Multiplexeur " "Info: Elaborating entity \"mux_2_1\" for hierarchy \"operative_part:OP_PART\|mux_2_1:Multiplexeur\"" {  } { { "../src/operative_part.vhd" "Multiplexeur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output\[0\]\" at mux_2_1.vhd(42)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output\[1\]\" at mux_2_1.vhd(42)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output\[2\]\" at mux_2_1.vhd(42)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output\[3\]\" at mux_2_1.vhd(42)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bits operative_part:OP_PART\|adder_8bits:Additionneur " "Info: Elaborating entity \"adder_8bits\" for hierarchy \"operative_part:OP_PART\|adder_8bits:Additionneur\"" {  } { { "../src/operative_part.vhd" "Additionneur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bits operative_part:OP_PART\|reg_8bits:Registre8bit1 " "Info: Elaborating entity \"reg_8bits\" for hierarchy \"operative_part:OP_PART\|reg_8bits:Registre8bit1\"" {  } { { "../src/operative_part.vhd" "Registre8bit1" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire_16bits operative_part:OP_PART\|memoire_16bits:Memoire " "Info: Elaborating entity \"memoire_16bits\" for hierarchy \"operative_part:OP_PART\|memoire_16bits:Memoire\"" {  } { { "../src/operative_part.vhd" "Memoire" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2_1 operative_part:OP_PART\|demux_2_1:Demuxtiplex " "Info: Elaborating entity \"demux_2_1\" for hierarchy \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\"" {  } { { "../src/operative_part.vhd" "Demuxtiplex" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[0\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[0\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[1\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[1\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[2\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[2\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[3\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[3\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[4\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[4\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[5\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[5\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[6\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[6\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[7\] demux_2_1.vhd(45) " "Info (10041): Inferred latch for \"output2\[7\]\" at demux_2_1.vhd(45)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[0\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[0\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[1\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[1\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[2\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[2\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[3\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[3\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[4\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[4\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[5\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[5\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[6\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[6\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[7\] demux_2_1.vhd(44) " "Info (10041): Inferred latch for \"output1\[7\]\" at demux_2_1.vhd(44)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate operative_part:OP_PART\|not_gate:Porte_Not " "Info: Elaborating entity \"not_gate\" for hierarchy \"operative_part:OP_PART\|not_gate:Porte_Not\"" {  } { { "../src/operative_part.vhd" "Porte_Not" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[1\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 33 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[0\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 33 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[2\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 33 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[3\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 33 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control_part:CTRL_PART\|rst_reg8 control_part:CTRL_PART\|en_reg4 " "Info: Duplicate LATCH primitive \"control_part:CTRL_PART\|rst_reg8\" merged with LATCH primitive \"control_part:CTRL_PART\|en_reg4\"" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 37 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_part:CTRL_PART\|en_reg4 " "Warning: Latch control_part:CTRL_PART\|en_reg4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_part:CTRL_PART\|c_state.S1 " "Warning: Ports D and ENA on the latch are fed by the same signal control_part:CTRL_PART\|c_state.S1" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_part:CTRL_PART\|en_mem " "Warning: Latch control_part:CTRL_PART\|en_mem has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_part:CTRL_PART\|c_state.S4 " "Warning: Ports D and ENA on the latch are fed by the same signal control_part:CTRL_PART\|c_state.S4" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Info: Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Info: Implemented 106 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 12:30:21 2020 " "Info: Processing ended: Tue Sep 15 12:30:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
