verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" \
"../../../bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/baa9/src/detector_top_wrapper_v.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" \
"../../../bd/design_1/ipshared/baa9/src/DelayGenerator.sv" \
"../../../bd/design_1/ipshared/baa9/src/detector.sv" \
"../../../bd/design_1/ipshared/baa9/src/detector_top.sv" \
"../../../bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv" \
"../../../bd/design_1/ipshared/baa9/src/pos_edge_det.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" \
"../../../bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_detector_0_0/sim/design_1_AXI_detector_0_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
