
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004574  08004574  00014574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045e4  080045e4  000200b0  2**0
                  CONTENTS
  4 .ARM          00000000  080045e4  080045e4  000200b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080045e4  080045e4  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045e4  080045e4  000145e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045e8  080045e8  000145e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  080045ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b0  2**0
                  CONTENTS
 10 .bss          000000d4  200000b0  200000b0  000200b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000184  20000184  000200b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009342  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c49  00000000  00000000  00029422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000780  00000000  00000000  0002b070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000698  00000000  00000000  0002b7f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000026c7  00000000  00000000  0002be88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a956  00000000  00000000  0002e54f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1dec  00000000  00000000  00038ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000eac91  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020b4  00000000  00000000  000eace4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800455c 	.word	0x0800455c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	0800455c 	.word	0x0800455c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b09a      	sub	sp, #104	; 0x68
 8000274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 fbff 	bl	8000a78 <HAL_Init>

  /* USER CODE BEGIN Init */
  uint8_t string[100];
  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 800027a:	2200      	movs	r2, #0
 800027c:	492b      	ldr	r1, [pc, #172]	; (800032c <main+0xbc>)
 800027e:	2004      	movs	r0, #4
 8000280:	f000 fa16 	bl	80006b0 <SerialInitialise>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000284:	f000 f864 	bl	8000350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000288:	f000 f956 	bl	8000538 <MX_GPIO_Init>
  MX_DMA_Init();
 800028c:	f000 f936 	bl	80004fc <MX_DMA_Init>
  MX_ADC1_Init();
 8000290:	f000 f8b6 	bl	8000400 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000294:	4b26      	ldr	r3, [pc, #152]	; (8000330 <main+0xc0>)
 8000296:	667b      	str	r3, [r7, #100]	; 0x64
  *led_register = 0b10101010;
 8000298:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800029a:	22aa      	movs	r2, #170	; 0xaa
 800029c:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcResults, adcChannels);
 800029e:	2302      	movs	r3, #2
 80002a0:	461a      	mov	r2, r3
 80002a2:	4924      	ldr	r1, [pc, #144]	; (8000334 <main+0xc4>)
 80002a4:	4824      	ldr	r0, [pc, #144]	; (8000338 <main+0xc8>)
 80002a6:	f000 fe65 	bl	8000f74 <HAL_ADC_Start_DMA>
	  while (adcConvComplete == 0)
 80002aa:	bf00      	nop
 80002ac:	4b23      	ldr	r3, [pc, #140]	; (800033c <main+0xcc>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d0fb      	beq.n	80002ac <main+0x3c>
	  {

	  }
	  adcConvComplete = 0;
 80002b4:	4b21      	ldr	r3, [pc, #132]	; (800033c <main+0xcc>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]

	  pitch = adcResults[0]/(4000/12);
 80002ba:	4b1e      	ldr	r3, [pc, #120]	; (8000334 <main+0xc4>)
 80002bc:	881b      	ldrh	r3, [r3, #0]
 80002be:	b29a      	uxth	r2, r3
 80002c0:	4b1f      	ldr	r3, [pc, #124]	; (8000340 <main+0xd0>)
 80002c2:	fba3 1302 	umull	r1, r3, r3, r2
 80002c6:	1ad2      	subs	r2, r2, r3
 80002c8:	0852      	lsrs	r2, r2, #1
 80002ca:	4413      	add	r3, r2
 80002cc:	0a1b      	lsrs	r3, r3, #8
 80002ce:	b29b      	uxth	r3, r3
 80002d0:	b2da      	uxtb	r2, r3
 80002d2:	4b1c      	ldr	r3, [pc, #112]	; (8000344 <main+0xd4>)
 80002d4:	701a      	strb	r2, [r3, #0]
	  *led_register = (0b00000001<<pitch)-1;
 80002d6:	4b1b      	ldr	r3, [pc, #108]	; (8000344 <main+0xd4>)
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	461a      	mov	r2, r3
 80002dc:	2301      	movs	r3, #1
 80002de:	4093      	lsls	r3, r2
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	3b01      	subs	r3, #1
 80002e4:	b2da      	uxtb	r2, r3
 80002e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80002e8:	701a      	strb	r2, [r3, #0]

	  yaw = adcResults[1]/(4000/12);
 80002ea:	4b12      	ldr	r3, [pc, #72]	; (8000334 <main+0xc4>)
 80002ec:	885b      	ldrh	r3, [r3, #2]
 80002ee:	b29a      	uxth	r2, r3
 80002f0:	4b13      	ldr	r3, [pc, #76]	; (8000340 <main+0xd0>)
 80002f2:	fba3 1302 	umull	r1, r3, r3, r2
 80002f6:	1ad2      	subs	r2, r2, r3
 80002f8:	0852      	lsrs	r2, r2, #1
 80002fa:	4413      	add	r3, r2
 80002fc:	0a1b      	lsrs	r3, r3, #8
 80002fe:	b29b      	uxth	r3, r3
 8000300:	b2da      	uxtb	r2, r3
 8000302:	4b11      	ldr	r3, [pc, #68]	; (8000348 <main+0xd8>)
 8000304:	701a      	strb	r2, [r3, #0]
	  sprintf(string,"%hu,%hu\r\n",pitch,yaw);
 8000306:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <main+0xd4>)
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	461a      	mov	r2, r3
 800030c:	4b0e      	ldr	r3, [pc, #56]	; (8000348 <main+0xd8>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	4638      	mov	r0, r7
 8000312:	490e      	ldr	r1, [pc, #56]	; (800034c <main+0xdc>)
 8000314:	f003 fcb4 	bl	8003c80 <siprintf>
	  SerialOutputString(string, &USART1_PORT);
 8000318:	463b      	mov	r3, r7
 800031a:	4904      	ldr	r1, [pc, #16]	; (800032c <main+0xbc>)
 800031c:	4618      	mov	r0, r3
 800031e:	f000 fa54 	bl	80007ca <SerialOutputString>
	  HAL_Delay(100);
 8000322:	2064      	movs	r0, #100	; 0x64
 8000324:	f000 fc0e 	bl	8000b44 <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcResults, adcChannels);
 8000328:	e7b9      	b.n	800029e <main+0x2e>
 800032a:	bf00      	nop
 800032c:	20000000 	.word	0x20000000
 8000330:	48001015 	.word	0x48001015
 8000334:	20000160 	.word	0x20000160
 8000338:	200000cc 	.word	0x200000cc
 800033c:	20000164 	.word	0x20000164
 8000340:	899c0f61 	.word	0x899c0f61
 8000344:	20000168 	.word	0x20000168
 8000348:	20000169 	.word	0x20000169
 800034c:	08004574 	.word	0x08004574

08000350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b09e      	sub	sp, #120	; 0x78
 8000354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000356:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800035a:	2228      	movs	r2, #40	; 0x28
 800035c:	2100      	movs	r1, #0
 800035e:	4618      	mov	r0, r3
 8000360:	f003 fc86 	bl	8003c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000364:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000368:	2200      	movs	r2, #0
 800036a:	601a      	str	r2, [r3, #0]
 800036c:	605a      	str	r2, [r3, #4]
 800036e:	609a      	str	r2, [r3, #8]
 8000370:	60da      	str	r2, [r3, #12]
 8000372:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000374:	463b      	mov	r3, r7
 8000376:	223c      	movs	r2, #60	; 0x3c
 8000378:	2100      	movs	r1, #0
 800037a:	4618      	mov	r0, r3
 800037c:	f003 fc78 	bl	8003c70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000380:	2302      	movs	r3, #2
 8000382:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000384:	2301      	movs	r3, #1
 8000386:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000388:	2310      	movs	r3, #16
 800038a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800038c:	2302      	movs	r3, #2
 800038e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000390:	2300      	movs	r3, #0
 8000392:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000394:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000398:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800039e:	4618      	mov	r0, r3
 80003a0:	f002 f868 	bl	8002474 <HAL_RCC_OscConfig>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80003aa:	f000 f97b 	bl	80006a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ae:	230f      	movs	r3, #15
 80003b0:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b2:	2302      	movs	r3, #2
 80003b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003c8:	2101      	movs	r1, #1
 80003ca:	4618      	mov	r0, r3
 80003cc:	f003 f890 	bl	80034f0 <HAL_RCC_ClockConfig>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003d6:	f000 f965 	bl	80006a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80003da:	2380      	movs	r3, #128	; 0x80
 80003dc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80003de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e4:	463b      	mov	r3, r7
 80003e6:	4618      	mov	r0, r3
 80003e8:	f003 fa68 	bl	80038bc <HAL_RCCEx_PeriphCLKConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80003f2:	f000 f957 	bl	80006a4 <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3778      	adds	r7, #120	; 0x78
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b08a      	sub	sp, #40	; 0x28
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000406:	f107 031c 	add.w	r3, r7, #28
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	605a      	str	r2, [r3, #4]
 800041a:	609a      	str	r2, [r3, #8]
 800041c:	60da      	str	r2, [r3, #12]
 800041e:	611a      	str	r2, [r3, #16]
 8000420:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000422:	4b35      	ldr	r3, [pc, #212]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000424:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800042a:	4b33      	ldr	r3, [pc, #204]	; (80004f8 <MX_ADC1_Init+0xf8>)
 800042c:	2200      	movs	r2, #0
 800042e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000430:	4b31      	ldr	r3, [pc, #196]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000432:	2200      	movs	r2, #0
 8000434:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000436:	4b30      	ldr	r3, [pc, #192]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000438:	2201      	movs	r2, #1
 800043a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800043c:	4b2e      	ldr	r3, [pc, #184]	; (80004f8 <MX_ADC1_Init+0xf8>)
 800043e:	2200      	movs	r2, #0
 8000440:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000442:	4b2d      	ldr	r3, [pc, #180]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000444:	2200      	movs	r2, #0
 8000446:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800044a:	4b2b      	ldr	r3, [pc, #172]	; (80004f8 <MX_ADC1_Init+0xf8>)
 800044c:	2200      	movs	r2, #0
 800044e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000450:	4b29      	ldr	r3, [pc, #164]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000452:	2201      	movs	r2, #1
 8000454:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000456:	4b28      	ldr	r3, [pc, #160]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000458:	2200      	movs	r2, #0
 800045a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800045c:	4b26      	ldr	r3, [pc, #152]	; (80004f8 <MX_ADC1_Init+0xf8>)
 800045e:	2202      	movs	r2, #2
 8000460:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000462:	4b25      	ldr	r3, [pc, #148]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000464:	2200      	movs	r2, #0
 8000466:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800046a:	4b23      	ldr	r3, [pc, #140]	; (80004f8 <MX_ADC1_Init+0xf8>)
 800046c:	2204      	movs	r2, #4
 800046e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000470:	4b21      	ldr	r3, [pc, #132]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000472:	2200      	movs	r2, #0
 8000474:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000476:	4b20      	ldr	r3, [pc, #128]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000478:	2200      	movs	r2, #0
 800047a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800047c:	481e      	ldr	r0, [pc, #120]	; (80004f8 <MX_ADC1_Init+0xf8>)
 800047e:	f000 fb99 	bl	8000bb4 <HAL_ADC_Init>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000488:	f000 f90c 	bl	80006a4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800048c:	2300      	movs	r3, #0
 800048e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000490:	f107 031c 	add.w	r3, r7, #28
 8000494:	4619      	mov	r1, r3
 8000496:	4818      	ldr	r0, [pc, #96]	; (80004f8 <MX_ADC1_Init+0xf8>)
 8000498:	f001 f974 	bl	8001784 <HAL_ADCEx_MultiModeConfigChannel>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80004a2:	f000 f8ff 	bl	80006a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80004a6:	2302      	movs	r3, #2
 80004a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	4619      	mov	r1, r3
 80004c2:	480d      	ldr	r0, [pc, #52]	; (80004f8 <MX_ADC1_Init+0xf8>)
 80004c4:	f000 fe72 	bl	80011ac <HAL_ADC_ConfigChannel>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80004ce:	f000 f8e9 	bl	80006a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80004d2:	2301      	movs	r3, #1
 80004d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004d6:	2302      	movs	r3, #2
 80004d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	4619      	mov	r1, r3
 80004de:	4806      	ldr	r0, [pc, #24]	; (80004f8 <MX_ADC1_Init+0xf8>)
 80004e0:	f000 fe64 	bl	80011ac <HAL_ADC_ConfigChannel>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80004ea:	f000 f8db 	bl	80006a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004ee:	bf00      	nop
 80004f0:	3728      	adds	r7, #40	; 0x28
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	200000cc 	.word	0x200000cc

080004fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000502:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <MX_DMA_Init+0x38>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a0b      	ldr	r2, [pc, #44]	; (8000534 <MX_DMA_Init+0x38>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	6153      	str	r3, [r2, #20]
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <MX_DMA_Init+0x38>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	607b      	str	r3, [r7, #4]
 8000518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	2100      	movs	r1, #0
 800051e:	200b      	movs	r0, #11
 8000520:	f001 fc2d 	bl	8001d7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000524:	200b      	movs	r0, #11
 8000526:	f001 fc46 	bl	8001db6 <HAL_NVIC_EnableIRQ>

}
 800052a:	bf00      	nop
 800052c:	3708      	adds	r7, #8
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40021000 	.word	0x40021000

08000538 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b08a      	sub	sp, #40	; 0x28
 800053c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	2200      	movs	r2, #0
 8000544:	601a      	str	r2, [r3, #0]
 8000546:	605a      	str	r2, [r3, #4]
 8000548:	609a      	str	r2, [r3, #8]
 800054a:	60da      	str	r2, [r3, #12]
 800054c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800054e:	4b4a      	ldr	r3, [pc, #296]	; (8000678 <MX_GPIO_Init+0x140>)
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	4a49      	ldr	r2, [pc, #292]	; (8000678 <MX_GPIO_Init+0x140>)
 8000554:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000558:	6153      	str	r3, [r2, #20]
 800055a:	4b47      	ldr	r3, [pc, #284]	; (8000678 <MX_GPIO_Init+0x140>)
 800055c:	695b      	ldr	r3, [r3, #20]
 800055e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000562:	613b      	str	r3, [r7, #16]
 8000564:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000566:	4b44      	ldr	r3, [pc, #272]	; (8000678 <MX_GPIO_Init+0x140>)
 8000568:	695b      	ldr	r3, [r3, #20]
 800056a:	4a43      	ldr	r2, [pc, #268]	; (8000678 <MX_GPIO_Init+0x140>)
 800056c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000570:	6153      	str	r3, [r2, #20]
 8000572:	4b41      	ldr	r3, [pc, #260]	; (8000678 <MX_GPIO_Init+0x140>)
 8000574:	695b      	ldr	r3, [r3, #20]
 8000576:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800057e:	4b3e      	ldr	r3, [pc, #248]	; (8000678 <MX_GPIO_Init+0x140>)
 8000580:	695b      	ldr	r3, [r3, #20]
 8000582:	4a3d      	ldr	r2, [pc, #244]	; (8000678 <MX_GPIO_Init+0x140>)
 8000584:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000588:	6153      	str	r3, [r2, #20]
 800058a:	4b3b      	ldr	r3, [pc, #236]	; (8000678 <MX_GPIO_Init+0x140>)
 800058c:	695b      	ldr	r3, [r3, #20]
 800058e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000592:	60bb      	str	r3, [r7, #8]
 8000594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	4b38      	ldr	r3, [pc, #224]	; (8000678 <MX_GPIO_Init+0x140>)
 8000598:	695b      	ldr	r3, [r3, #20]
 800059a:	4a37      	ldr	r2, [pc, #220]	; (8000678 <MX_GPIO_Init+0x140>)
 800059c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a0:	6153      	str	r3, [r2, #20]
 80005a2:	4b35      	ldr	r3, [pc, #212]	; (8000678 <MX_GPIO_Init+0x140>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ae:	4b32      	ldr	r3, [pc, #200]	; (8000678 <MX_GPIO_Init+0x140>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	4a31      	ldr	r2, [pc, #196]	; (8000678 <MX_GPIO_Init+0x140>)
 80005b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005b8:	6153      	str	r3, [r2, #20]
 80005ba:	4b2f      	ldr	r3, [pc, #188]	; (8000678 <MX_GPIO_Init+0x140>)
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80005c6:	2200      	movs	r2, #0
 80005c8:	f64f 7108 	movw	r1, #65288	; 0xff08
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <MX_GPIO_Init+0x144>)
 80005ce:	f001 ff39 	bl	8002444 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80005d2:	2337      	movs	r3, #55	; 0x37
 80005d4:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005d6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80005da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005e0:	f107 0314 	add.w	r3, r7, #20
 80005e4:	4619      	mov	r1, r3
 80005e6:	4825      	ldr	r0, [pc, #148]	; (800067c <MX_GPIO_Init+0x144>)
 80005e8:	f001 fdb2 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80005ec:	f64f 7308 	movw	r3, #65288	; 0xff08
 80005f0:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f2:	2301      	movs	r3, #1
 80005f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fa:	2300      	movs	r3, #0
 80005fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005fe:	f107 0314 	add.w	r3, r7, #20
 8000602:	4619      	mov	r1, r3
 8000604:	481d      	ldr	r0, [pc, #116]	; (800067c <MX_GPIO_Init+0x144>)
 8000606:	f001 fda3 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MISOA7_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800060a:	23e0      	movs	r3, #224	; 0xe0
 800060c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800060e:	2302      	movs	r3, #2
 8000610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000616:	2300      	movs	r3, #0
 8000618:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800061a:	2305      	movs	r3, #5
 800061c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000628:	f001 fd92 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pins : DM_Pin DP_Pin */
  GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800062c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000632:	2302      	movs	r3, #2
 8000634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800063a:	2303      	movs	r3, #3
 800063c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800063e:	230e      	movs	r3, #14
 8000640:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	4619      	mov	r1, r3
 8000648:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800064c:	f001 fd80 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000650:	23c0      	movs	r3, #192	; 0xc0
 8000652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000654:	2312      	movs	r3, #18
 8000656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	2300      	movs	r3, #0
 800065e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000660:	2304      	movs	r3, #4
 8000662:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_GPIO_Init+0x148>)
 800066c:	f001 fd70 	bl	8002150 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000670:	bf00      	nop
 8000672:	3728      	adds	r7, #40	; 0x28
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40021000 	.word	0x40021000
 800067c:	48001000 	.word	0x48001000
 8000680:	48000400 	.word	0x48000400

08000684 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	adcConvComplete = 1;
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800068e:	2201      	movs	r2, #1
 8000690:	601a      	str	r2, [r3, #0]
}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	20000164 	.word	0x20000164

080006a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a8:	b672      	cpsid	i
}
 80006aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ac:	e7fe      	b.n	80006ac <Error_Handler+0x8>
	...

080006b0 <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 80006b0:	b480      	push	{r7}
 80006b2:	b087      	sub	sp, #28
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	63da      	str	r2, [r3, #60]	; 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80006c2:	4b34      	ldr	r3, [pc, #208]	; (8000794 <SerialInitialise+0xe4>)
 80006c4:	69db      	ldr	r3, [r3, #28]
 80006c6:	4a33      	ldr	r2, [pc, #204]	; (8000794 <SerialInitialise+0xe4>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006cc:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80006ce:	4b31      	ldr	r3, [pc, #196]	; (8000794 <SerialInitialise+0xe4>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	4a30      	ldr	r2, [pc, #192]	; (8000794 <SerialInitialise+0xe4>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	6a1b      	ldr	r3, [r3, #32]
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d106      	bne.n	80006f0 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80006e2:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <SerialInitialise+0xe4>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a2b      	ldr	r2, [pc, #172]	; (8000794 <SerialInitialise+0xe4>)
 80006e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80006ec:	6153      	str	r3, [r2, #20]
		break;
 80006ee:	e000      	b.n	80006f2 <SerialInitialise+0x42>
	default:
		break;
 80006f0:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80006fa:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000700:	68ba      	ldr	r2, [r7, #8]
 8000702:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000704:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800070a:	68ba      	ldr	r2, [r7, #8]
 800070c:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	69d9      	ldr	r1, [r3, #28]
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	699b      	ldr	r3, [r3, #24]
 8000722:	430a      	orrs	r2, r1
 8000724:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	2b04      	cmp	r3, #4
 8000730:	d821      	bhi.n	8000776 <SerialInitialise+0xc6>
 8000732:	a201      	add	r2, pc, #4	; (adr r2, 8000738 <SerialInitialise+0x88>)
 8000734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000738:	0800074d 	.word	0x0800074d
 800073c:	08000755 	.word	0x08000755
 8000740:	0800075d 	.word	0x0800075d
 8000744:	08000765 	.word	0x08000765
 8000748:	0800076d 	.word	0x0800076d
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	2246      	movs	r2, #70	; 0x46
 8000750:	801a      	strh	r2, [r3, #0]
		break;
 8000752:	e010      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	2246      	movs	r2, #70	; 0x46
 8000758:	801a      	strh	r2, [r3, #0]
		break;
 800075a:	e00c      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	2246      	movs	r2, #70	; 0x46
 8000760:	801a      	strh	r2, [r3, #0]
		break;
 8000762:	e008      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	2246      	movs	r2, #70	; 0x46
 8000768:	801a      	strh	r2, [r3, #0]
		break;
 800076a:	e004      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8000772:	801a      	strh	r2, [r3, #0]
		break;
 8000774:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	f042 020d 	orr.w	r2, r2, #13
 8000784:	601a      	str	r2, [r3, #0]
}
 8000786:	bf00      	nop
 8000788:	371c      	adds	r7, #28
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40021000 	.word	0x40021000

08000798 <SerialOutputChar>:
	NVIC_EnableIRQ(USART1_IRQn);

	__enable_irq();
}

void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	6039      	str	r1, [r7, #0]
 80007a2:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 80007a4:	bf00      	nop
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d0f8      	beq.n	80007a6 <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	691b      	ldr	r3, [r3, #16]
 80007b8:	79fa      	ldrb	r2, [r7, #7]
 80007ba:	b292      	uxth	r2, r2
 80007bc:	801a      	strh	r2, [r3, #0]
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b084      	sub	sp, #16
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
 80007d2:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 80007d8:	e00b      	b.n	80007f2 <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	6839      	ldr	r1, [r7, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ffd9 	bl	8000798 <SerialOutputChar>
		counter++;
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	3301      	adds	r3, #1
 80007ea:	60fb      	str	r3, [r7, #12]
		pt++;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3301      	adds	r3, #1
 80007f0:	607b      	str	r3, [r7, #4]
	while(*pt) {
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1ef      	bne.n	80007da <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d003      	beq.n	800080a <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000806:	68f8      	ldr	r0, [r7, #12]
 8000808:	4798      	blx	r3
}
 800080a:	bf00      	nop
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_MspInit+0x44>)
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <HAL_MspInit+0x44>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6193      	str	r3, [r2, #24]
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_MspInit+0x44>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <HAL_MspInit+0x44>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	4a08      	ldr	r2, [pc, #32]	; (8000858 <HAL_MspInit+0x44>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800083c:	61d3      	str	r3, [r2, #28]
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <HAL_MspInit+0x44>)
 8000840:	69db      	ldr	r3, [r3, #28]
 8000842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800084a:	2007      	movs	r0, #7
 800084c:	f001 fa8c 	bl	8001d68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000850:	bf00      	nop
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40021000 	.word	0x40021000

0800085c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800087c:	d14c      	bne.n	8000918 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800087e:	4b28      	ldr	r3, [pc, #160]	; (8000920 <HAL_ADC_MspInit+0xc4>)
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	4a27      	ldr	r2, [pc, #156]	; (8000920 <HAL_ADC_MspInit+0xc4>)
 8000884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000888:	6153      	str	r3, [r2, #20]
 800088a:	4b25      	ldr	r3, [pc, #148]	; (8000920 <HAL_ADC_MspInit+0xc4>)
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	4b22      	ldr	r3, [pc, #136]	; (8000920 <HAL_ADC_MspInit+0xc4>)
 8000898:	695b      	ldr	r3, [r3, #20]
 800089a:	4a21      	ldr	r2, [pc, #132]	; (8000920 <HAL_ADC_MspInit+0xc4>)
 800089c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008a0:	6153      	str	r3, [r2, #20]
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <HAL_ADC_MspInit+0xc4>)
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008ae:	2303      	movs	r3, #3
 80008b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b2:	2303      	movs	r3, #3
 80008b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ba:	f107 0314 	add.w	r3, r7, #20
 80008be:	4619      	mov	r1, r3
 80008c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c4:	f001 fc44 	bl	8002150 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80008c8:	4b16      	ldr	r3, [pc, #88]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008ca:	4a17      	ldr	r2, [pc, #92]	; (8000928 <HAL_ADC_MspInit+0xcc>)
 80008cc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008ce:	4b15      	ldr	r3, [pc, #84]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80008d4:	4b13      	ldr	r3, [pc, #76]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008dc:	2280      	movs	r2, #128	; 0x80
 80008de:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008e0:	4b10      	ldr	r3, [pc, #64]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008e6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008e8:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008ee:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80008fc:	4809      	ldr	r0, [pc, #36]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 80008fe:	f001 fa74 	bl	8001dea <HAL_DMA_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000908:	f7ff fecc 	bl	80006a4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	4a05      	ldr	r2, [pc, #20]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 8000910:	639a      	str	r2, [r3, #56]	; 0x38
 8000912:	4a04      	ldr	r2, [pc, #16]	; (8000924 <HAL_ADC_MspInit+0xc8>)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000918:	bf00      	nop
 800091a:	3728      	adds	r7, #40	; 0x28
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40021000 	.word	0x40021000
 8000924:	2000011c 	.word	0x2000011c
 8000928:	40020008 	.word	0x40020008

0800092c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000930:	e7fe      	b.n	8000930 <NMI_Handler+0x4>

08000932 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000932:	b480      	push	{r7}
 8000934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000936:	e7fe      	b.n	8000936 <HardFault_Handler+0x4>

08000938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800093c:	e7fe      	b.n	800093c <MemManage_Handler+0x4>

0800093e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000942:	e7fe      	b.n	8000942 <BusFault_Handler+0x4>

08000944 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <UsageFault_Handler+0x4>

0800094a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr

08000966 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000966:	b480      	push	{r7}
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000978:	f000 f8c4 	bl	8000b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}

08000980 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000984:	4802      	ldr	r0, [pc, #8]	; (8000990 <DMA1_Channel1_IRQHandler+0x10>)
 8000986:	f001 fad6 	bl	8001f36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	2000011c 	.word	0x2000011c

08000994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800099c:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <_sbrk+0x5c>)
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <_sbrk+0x60>)
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a8:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <_sbrk+0x64>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d102      	bne.n	80009b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <_sbrk+0x64>)
 80009b2:	4a12      	ldr	r2, [pc, #72]	; (80009fc <_sbrk+0x68>)
 80009b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <_sbrk+0x64>)
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4413      	add	r3, r2
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d207      	bcs.n	80009d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c4:	f003 f92a 	bl	8003c1c <__errno>
 80009c8:	4603      	mov	r3, r0
 80009ca:	220c      	movs	r2, #12
 80009cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ce:	f04f 33ff 	mov.w	r3, #4294967295
 80009d2:	e009      	b.n	80009e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d4:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <_sbrk+0x64>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009da:	4b07      	ldr	r3, [pc, #28]	; (80009f8 <_sbrk+0x64>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4413      	add	r3, r2
 80009e2:	4a05      	ldr	r2, [pc, #20]	; (80009f8 <_sbrk+0x64>)
 80009e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e6:	68fb      	ldr	r3, [r7, #12]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3718      	adds	r7, #24
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	2000a000 	.word	0x2000a000
 80009f4:	00000400 	.word	0x00000400
 80009f8:	2000016c 	.word	0x2000016c
 80009fc:	20000188 	.word	0x20000188

08000a00 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <SystemInit+0x20>)
 8000a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a0a:	4a05      	ldr	r2, [pc, #20]	; (8000a20 <SystemInit+0x20>)
 8000a0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a5c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a28:	f7ff ffea 	bl	8000a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a2c:	480c      	ldr	r0, [pc, #48]	; (8000a60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a2e:	490d      	ldr	r1, [pc, #52]	; (8000a64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a30:	4a0d      	ldr	r2, [pc, #52]	; (8000a68 <LoopForever+0xe>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a34:	e002      	b.n	8000a3c <LoopCopyDataInit>

08000a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a3a:	3304      	adds	r3, #4

08000a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a40:	d3f9      	bcc.n	8000a36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a42:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a44:	4c0a      	ldr	r4, [pc, #40]	; (8000a70 <LoopForever+0x16>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a48:	e001      	b.n	8000a4e <LoopFillZerobss>

08000a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a4c:	3204      	adds	r2, #4

08000a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a50:	d3fb      	bcc.n	8000a4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a52:	f003 f8e9 	bl	8003c28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a56:	f7ff fc0b 	bl	8000270 <main>

08000a5a <LoopForever>:

LoopForever:
    b LoopForever
 8000a5a:	e7fe      	b.n	8000a5a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a5c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a64:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8000a68:	080045ec 	.word	0x080045ec
  ldr r2, =_sbss
 8000a6c:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8000a70:	20000184 	.word	0x20000184

08000a74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a74:	e7fe      	b.n	8000a74 <ADC1_2_IRQHandler>
	...

08000a78 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <HAL_Init+0x28>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a07      	ldr	r2, [pc, #28]	; (8000aa0 <HAL_Init+0x28>)
 8000a82:	f043 0310 	orr.w	r3, r3, #16
 8000a86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f001 f96d 	bl	8001d68 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f000 f808 	bl	8000aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a94:	f7ff febe 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40022000 	.word	0x40022000

08000aa4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aac:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_InitTick+0x54>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <HAL_InitTick+0x58>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 f985 	bl	8001dd2 <HAL_SYSTICK_Config>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e00e      	b.n	8000af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b0f      	cmp	r3, #15
 8000ad6:	d80a      	bhi.n	8000aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	f001 f94d 	bl	8001d7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae4:	4a06      	ldr	r2, [pc, #24]	; (8000b00 <HAL_InitTick+0x5c>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e000      	b.n	8000af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000040 	.word	0x20000040
 8000afc:	20000048 	.word	0x20000048
 8000b00:	20000044 	.word	0x20000044

08000b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <HAL_IncTick+0x20>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_IncTick+0x24>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4413      	add	r3, r2
 8000b14:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <HAL_IncTick+0x24>)
 8000b16:	6013      	str	r3, [r2, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000048 	.word	0x20000048
 8000b28:	20000170 	.word	0x20000170

08000b2c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <HAL_GetTick+0x14>)
 8000b32:	681b      	ldr	r3, [r3, #0]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000170 	.word	0x20000170

08000b44 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b4c:	f7ff ffee 	bl	8000b2c <HAL_GetTick>
 8000b50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b5c:	d005      	beq.n	8000b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <HAL_Delay+0x44>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4413      	add	r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b6a:	bf00      	nop
 8000b6c:	f7ff ffde 	bl	8000b2c <HAL_GetTick>
 8000b70:	4602      	mov	r2, r0
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d8f7      	bhi.n	8000b6c <HAL_Delay+0x28>
  {
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000048 	.word	0x20000048

08000b8c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000ba8:	bf00      	nop
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b09a      	sub	sp, #104	; 0x68
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d101      	bne.n	8000bd4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	e1c9      	b.n	8000f68 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	691b      	ldr	r3, [r3, #16]
 8000bd8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bde:	f003 0310 	and.w	r3, r3, #16
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d176      	bne.n	8000cd4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d152      	bne.n	8000c94 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f7ff fe27 	bl	800085c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d13b      	bne.n	8000c94 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f000 ff6d 	bl	8001afc <ADC_Disable>
 8000c22:	4603      	mov	r3, r0
 8000c24:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2c:	f003 0310 	and.w	r3, r3, #16
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d12f      	bne.n	8000c94 <HAL_ADC_Init+0xe0>
 8000c34:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d12b      	bne.n	8000c94 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c40:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c44:	f023 0302 	bic.w	r3, r3, #2
 8000c48:	f043 0202 	orr.w	r2, r3, #2
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	689a      	ldr	r2, [r3, #8]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000c5e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c6e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c70:	4b86      	ldr	r3, [pc, #536]	; (8000e8c <HAL_ADC_Init+0x2d8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a86      	ldr	r2, [pc, #536]	; (8000e90 <HAL_ADC_Init+0x2dc>)
 8000c76:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7a:	0c9a      	lsrs	r2, r3, #18
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c86:	e002      	b.n	8000c8e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d1f9      	bne.n	8000c88 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d007      	beq.n	8000cb2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000cac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000cb0:	d110      	bne.n	8000cd4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb6:	f023 0312 	bic.w	r3, r3, #18
 8000cba:	f043 0210 	orr.w	r2, r3, #16
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc6:	f043 0201 	orr.w	r2, r3, #1
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd8:	f003 0310 	and.w	r3, r3, #16
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	f040 8136 	bne.w	8000f4e <HAL_ADC_Init+0x39a>
 8000ce2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f040 8131 	bne.w	8000f4e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f040 8129 	bne.w	8000f4e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d00:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000d04:	f043 0202 	orr.w	r2, r3, #2
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d14:	d004      	beq.n	8000d20 <HAL_ADC_Init+0x16c>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a5e      	ldr	r2, [pc, #376]	; (8000e94 <HAL_ADC_Init+0x2e0>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d101      	bne.n	8000d24 <HAL_ADC_Init+0x170>
 8000d20:	4b5d      	ldr	r3, [pc, #372]	; (8000e98 <HAL_ADC_Init+0x2e4>)
 8000d22:	e000      	b.n	8000d26 <HAL_ADC_Init+0x172>
 8000d24:	4b5d      	ldr	r3, [pc, #372]	; (8000e9c <HAL_ADC_Init+0x2e8>)
 8000d26:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d30:	d102      	bne.n	8000d38 <HAL_ADC_Init+0x184>
 8000d32:	4b58      	ldr	r3, [pc, #352]	; (8000e94 <HAL_ADC_Init+0x2e0>)
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	e01a      	b.n	8000d6e <HAL_ADC_Init+0x1ba>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a55      	ldr	r2, [pc, #340]	; (8000e94 <HAL_ADC_Init+0x2e0>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d103      	bne.n	8000d4a <HAL_ADC_Init+0x196>
 8000d42:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	e011      	b.n	8000d6e <HAL_ADC_Init+0x1ba>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a54      	ldr	r2, [pc, #336]	; (8000ea0 <HAL_ADC_Init+0x2ec>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d102      	bne.n	8000d5a <HAL_ADC_Init+0x1a6>
 8000d54:	4b53      	ldr	r3, [pc, #332]	; (8000ea4 <HAL_ADC_Init+0x2f0>)
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	e009      	b.n	8000d6e <HAL_ADC_Init+0x1ba>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a51      	ldr	r2, [pc, #324]	; (8000ea4 <HAL_ADC_Init+0x2f0>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d102      	bne.n	8000d6a <HAL_ADC_Init+0x1b6>
 8000d64:	4b4e      	ldr	r3, [pc, #312]	; (8000ea0 <HAL_ADC_Init+0x2ec>)
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	e001      	b.n	8000d6e <HAL_ADC_Init+0x1ba>
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	f003 0303 	and.w	r3, r3, #3
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d108      	bne.n	8000d8e <HAL_ADC_Init+0x1da>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d101      	bne.n	8000d8e <HAL_ADC_Init+0x1da>
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e000      	b.n	8000d90 <HAL_ADC_Init+0x1dc>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d11c      	bne.n	8000dce <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d94:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d010      	beq.n	8000dbc <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	f003 0303 	and.w	r3, r3, #3
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d107      	bne.n	8000db6 <HAL_ADC_Init+0x202>
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d101      	bne.n	8000db6 <HAL_ADC_Init+0x202>
 8000db2:	2301      	movs	r3, #1
 8000db4:	e000      	b.n	8000db8 <HAL_ADC_Init+0x204>
 8000db6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d108      	bne.n	8000dce <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000dbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000dbe:	689b      	ldr	r3, [r3, #8]
 8000dc0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	431a      	orrs	r2, r3
 8000dca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000dcc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	7e5b      	ldrb	r3, [r3, #25]
 8000dd2:	035b      	lsls	r3, r3, #13
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000dd8:	2a01      	cmp	r2, #1
 8000dda:	d002      	beq.n	8000de2 <HAL_ADC_Init+0x22e>
 8000ddc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000de0:	e000      	b.n	8000de4 <HAL_ADC_Init+0x230>
 8000de2:	2200      	movs	r2, #0
 8000de4:	431a      	orrs	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	431a      	orrs	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000df4:	4313      	orrs	r3, r2
 8000df6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d11b      	bne.n	8000e3a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7e5b      	ldrb	r3, [r3, #25]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d109      	bne.n	8000e1e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	045a      	lsls	r2, r3, #17
 8000e12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e14:	4313      	orrs	r3, r2
 8000e16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e1a:	663b      	str	r3, [r7, #96]	; 0x60
 8000e1c:	e00d      	b.n	8000e3a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000e26:	f043 0220 	orr.w	r2, r3, #32
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e32:	f043 0201 	orr.w	r2, r3, #1
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d03a      	beq.n	8000eb8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a16      	ldr	r2, [pc, #88]	; (8000ea0 <HAL_ADC_Init+0x2ec>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d004      	beq.n	8000e56 <HAL_ADC_Init+0x2a2>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a14      	ldr	r2, [pc, #80]	; (8000ea4 <HAL_ADC_Init+0x2f0>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d128      	bne.n	8000ea8 <HAL_ADC_Init+0x2f4>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e5a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000e5e:	d012      	beq.n	8000e86 <HAL_ADC_Init+0x2d2>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e68:	d00a      	beq.n	8000e80 <HAL_ADC_Init+0x2cc>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e6e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000e72:	d002      	beq.n	8000e7a <HAL_ADC_Init+0x2c6>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e78:	e018      	b.n	8000eac <HAL_ADC_Init+0x2f8>
 8000e7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e7e:	e015      	b.n	8000eac <HAL_ADC_Init+0x2f8>
 8000e80:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000e84:	e012      	b.n	8000eac <HAL_ADC_Init+0x2f8>
 8000e86:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000e8a:	e00f      	b.n	8000eac <HAL_ADC_Init+0x2f8>
 8000e8c:	20000040 	.word	0x20000040
 8000e90:	431bde83 	.word	0x431bde83
 8000e94:	50000100 	.word	0x50000100
 8000e98:	50000300 	.word	0x50000300
 8000e9c:	50000700 	.word	0x50000700
 8000ea0:	50000400 	.word	0x50000400
 8000ea4:	50000500 	.word	0x50000500
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	f003 030c 	and.w	r3, r3, #12
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d114      	bne.n	8000ef0 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	6812      	ldr	r2, [r2, #0]
 8000ed0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ed4:	f023 0302 	bic.w	r3, r3, #2
 8000ed8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	7e1b      	ldrb	r3, [r3, #24]
 8000ede:	039a      	lsls	r2, r3, #14
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000eec:	4313      	orrs	r3, r2
 8000eee:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	68da      	ldr	r2, [r3, #12]
 8000ef6:	4b1e      	ldr	r3, [pc, #120]	; (8000f70 <HAL_ADC_Init+0x3bc>)
 8000ef8:	4013      	ands	r3, r2
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	6812      	ldr	r2, [r2, #0]
 8000efe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000f00:	430b      	orrs	r3, r1
 8000f02:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d10c      	bne.n	8000f26 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f023 010f 	bic.w	r1, r3, #15
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	1e5a      	subs	r2, r3, #1
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	430a      	orrs	r2, r1
 8000f22:	631a      	str	r2, [r3, #48]	; 0x30
 8000f24:	e007      	b.n	8000f36 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f022 020f 	bic.w	r2, r2, #15
 8000f34:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f40:	f023 0303 	bic.w	r3, r3, #3
 8000f44:	f043 0201 	orr.w	r2, r3, #1
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	641a      	str	r2, [r3, #64]	; 0x40
 8000f4c:	e00a      	b.n	8000f64 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f52:	f023 0312 	bic.w	r3, r3, #18
 8000f56:	f043 0210 	orr.w	r2, r3, #16
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000f64:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3768      	adds	r7, #104	; 0x68
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	fff0c007 	.word	0xfff0c007

08000f74 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f80:	2300      	movs	r3, #0
 8000f82:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	f003 0304 	and.w	r3, r3, #4
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f040 80f7 	bne.w	8001182 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d101      	bne.n	8000fa2 <HAL_ADC_Start_DMA+0x2e>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	e0f2      	b.n	8001188 <HAL_ADC_Start_DMA+0x214>
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fb2:	d004      	beq.n	8000fbe <HAL_ADC_Start_DMA+0x4a>
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a75      	ldr	r2, [pc, #468]	; (8001190 <HAL_ADC_Start_DMA+0x21c>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d109      	bne.n	8000fd2 <HAL_ADC_Start_DMA+0x5e>
 8000fbe:	4b75      	ldr	r3, [pc, #468]	; (8001194 <HAL_ADC_Start_DMA+0x220>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	f003 031f 	and.w	r3, r3, #31
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	bf0c      	ite	eq
 8000fca:	2301      	moveq	r3, #1
 8000fcc:	2300      	movne	r3, #0
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	e008      	b.n	8000fe4 <HAL_ADC_Start_DMA+0x70>
 8000fd2:	4b71      	ldr	r3, [pc, #452]	; (8001198 <HAL_ADC_Start_DMA+0x224>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	f003 031f 	and.w	r3, r3, #31
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	bf0c      	ite	eq
 8000fde:	2301      	moveq	r3, #1
 8000fe0:	2300      	movne	r3, #0
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f000 80c5 	beq.w	8001174 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000fea:	68f8      	ldr	r0, [r7, #12]
 8000fec:	f000 fd22 	bl	8001a34 <ADC_Enable>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000ff4:	7dfb      	ldrb	r3, [r7, #23]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f040 80b7 	bne.w	800116a <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001004:	f023 0301 	bic.w	r3, r3, #1
 8001008:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001018:	d004      	beq.n	8001024 <HAL_ADC_Start_DMA+0xb0>
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a5c      	ldr	r2, [pc, #368]	; (8001190 <HAL_ADC_Start_DMA+0x21c>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d106      	bne.n	8001032 <HAL_ADC_Start_DMA+0xbe>
 8001024:	4b5b      	ldr	r3, [pc, #364]	; (8001194 <HAL_ADC_Start_DMA+0x220>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f003 031f 	and.w	r3, r3, #31
 800102c:	2b00      	cmp	r3, #0
 800102e:	d010      	beq.n	8001052 <HAL_ADC_Start_DMA+0xde>
 8001030:	e005      	b.n	800103e <HAL_ADC_Start_DMA+0xca>
 8001032:	4b59      	ldr	r3, [pc, #356]	; (8001198 <HAL_ADC_Start_DMA+0x224>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	f003 031f 	and.w	r3, r3, #31
 800103a:	2b00      	cmp	r3, #0
 800103c:	d009      	beq.n	8001052 <HAL_ADC_Start_DMA+0xde>
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001046:	d004      	beq.n	8001052 <HAL_ADC_Start_DMA+0xde>
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a53      	ldr	r2, [pc, #332]	; (800119c <HAL_ADC_Start_DMA+0x228>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d115      	bne.n	800107e <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d036      	beq.n	80010da <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001070:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001074:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800107c:	e02d      	b.n	80010da <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001092:	d004      	beq.n	800109e <HAL_ADC_Start_DMA+0x12a>
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a3d      	ldr	r2, [pc, #244]	; (8001190 <HAL_ADC_Start_DMA+0x21c>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d10a      	bne.n	80010b4 <HAL_ADC_Start_DMA+0x140>
 800109e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bf14      	ite	ne
 80010ac:	2301      	movne	r3, #1
 80010ae:	2300      	moveq	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e008      	b.n	80010c6 <HAL_ADC_Start_DMA+0x152>
 80010b4:	4b39      	ldr	r3, [pc, #228]	; (800119c <HAL_ADC_Start_DMA+0x228>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	bf14      	ite	ne
 80010c0:	2301      	movne	r3, #1
 80010c2:	2300      	moveq	r3, #0
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d007      	beq.n	80010da <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010e6:	d106      	bne.n	80010f6 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ec:	f023 0206 	bic.w	r2, r3, #6
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	645a      	str	r2, [r3, #68]	; 0x44
 80010f4:	e002      	b.n	80010fc <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	2200      	movs	r2, #0
 80010fa:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001108:	4a25      	ldr	r2, [pc, #148]	; (80011a0 <HAL_ADC_Start_DMA+0x22c>)
 800110a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001110:	4a24      	ldr	r2, [pc, #144]	; (80011a4 <HAL_ADC_Start_DMA+0x230>)
 8001112:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001118:	4a23      	ldr	r2, [pc, #140]	; (80011a8 <HAL_ADC_Start_DMA+0x234>)
 800111a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	221c      	movs	r2, #28
 8001122:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f042 0210 	orr.w	r2, r2, #16
 8001132:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	68da      	ldr	r2, [r3, #12]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f042 0201 	orr.w	r2, r2, #1
 8001142:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	3340      	adds	r3, #64	; 0x40
 800114e:	4619      	mov	r1, r3
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f000 fe90 	bl	8001e78 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	689a      	ldr	r2, [r3, #8]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f042 0204 	orr.w	r2, r2, #4
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	e00d      	b.n	8001186 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	2200      	movs	r2, #0
 800116e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001172:	e008      	b.n	8001186 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001180:	e001      	b.n	8001186 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001182:	2302      	movs	r3, #2
 8001184:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001186:	7dfb      	ldrb	r3, [r7, #23]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	50000100 	.word	0x50000100
 8001194:	50000300 	.word	0x50000300
 8001198:	50000700 	.word	0x50000700
 800119c:	50000400 	.word	0x50000400
 80011a0:	08001969 	.word	0x08001969
 80011a4:	080019e3 	.word	0x080019e3
 80011a8:	080019ff 	.word	0x080019ff

080011ac <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b09b      	sub	sp, #108	; 0x6c
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80011bc:	2300      	movs	r3, #0
 80011be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d101      	bne.n	80011ce <HAL_ADC_ConfigChannel+0x22>
 80011ca:	2302      	movs	r3, #2
 80011cc:	e2ca      	b.n	8001764 <HAL_ADC_ConfigChannel+0x5b8>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2201      	movs	r2, #1
 80011d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f040 82ae 	bne.w	8001742 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d81c      	bhi.n	8001228 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	4613      	mov	r3, r2
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	4413      	add	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	461a      	mov	r2, r3
 8001202:	231f      	movs	r3, #31
 8001204:	4093      	lsls	r3, r2
 8001206:	43db      	mvns	r3, r3
 8001208:	4019      	ands	r1, r3
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	4613      	mov	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	fa00 f203 	lsl.w	r2, r0, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	430a      	orrs	r2, r1
 8001224:	631a      	str	r2, [r3, #48]	; 0x30
 8001226:	e063      	b.n	80012f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	2b09      	cmp	r3, #9
 800122e:	d81e      	bhi.n	800126e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	3b1e      	subs	r3, #30
 8001244:	221f      	movs	r2, #31
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	4019      	ands	r1, r3
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	6818      	ldr	r0, [r3, #0]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685a      	ldr	r2, [r3, #4]
 8001256:	4613      	mov	r3, r2
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	4413      	add	r3, r2
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	3b1e      	subs	r3, #30
 8001260:	fa00 f203 	lsl.w	r2, r0, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	430a      	orrs	r2, r1
 800126a:	635a      	str	r2, [r3, #52]	; 0x34
 800126c:	e040      	b.n	80012f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2b0e      	cmp	r3, #14
 8001274:	d81e      	bhi.n	80012b4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	3b3c      	subs	r3, #60	; 0x3c
 800128a:	221f      	movs	r2, #31
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	4019      	ands	r1, r3
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	3b3c      	subs	r3, #60	; 0x3c
 80012a6:	fa00 f203 	lsl.w	r2, r0, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	430a      	orrs	r2, r1
 80012b0:	639a      	str	r2, [r3, #56]	; 0x38
 80012b2:	e01d      	b.n	80012f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	4613      	mov	r3, r2
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	4413      	add	r3, r2
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	3b5a      	subs	r3, #90	; 0x5a
 80012c8:	221f      	movs	r2, #31
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43db      	mvns	r3, r3
 80012d0:	4019      	ands	r1, r3
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	6818      	ldr	r0, [r3, #0]
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685a      	ldr	r2, [r3, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	3b5a      	subs	r3, #90	; 0x5a
 80012e4:	fa00 f203 	lsl.w	r2, r0, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	430a      	orrs	r2, r1
 80012ee:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 030c 	and.w	r3, r3, #12
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f040 80e5 	bne.w	80014ca <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2b09      	cmp	r3, #9
 8001306:	d91c      	bls.n	8001342 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6999      	ldr	r1, [r3, #24]
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4613      	mov	r3, r2
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	3b1e      	subs	r3, #30
 800131a:	2207      	movs	r2, #7
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	4019      	ands	r1, r3
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	6898      	ldr	r0, [r3, #8]
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4613      	mov	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4413      	add	r3, r2
 8001332:	3b1e      	subs	r3, #30
 8001334:	fa00 f203 	lsl.w	r2, r0, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	430a      	orrs	r2, r1
 800133e:	619a      	str	r2, [r3, #24]
 8001340:	e019      	b.n	8001376 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	6959      	ldr	r1, [r3, #20]
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4613      	mov	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	4413      	add	r3, r2
 8001352:	2207      	movs	r2, #7
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	4019      	ands	r1, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	6898      	ldr	r0, [r3, #8]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	fa00 f203 	lsl.w	r2, r0, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	695a      	ldr	r2, [r3, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	08db      	lsrs	r3, r3, #3
 8001382:	f003 0303 	and.w	r3, r3, #3
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	3b01      	subs	r3, #1
 8001394:	2b03      	cmp	r3, #3
 8001396:	d84f      	bhi.n	8001438 <HAL_ADC_ConfigChannel+0x28c>
 8001398:	a201      	add	r2, pc, #4	; (adr r2, 80013a0 <HAL_ADC_ConfigChannel+0x1f4>)
 800139a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139e:	bf00      	nop
 80013a0:	080013b1 	.word	0x080013b1
 80013a4:	080013d3 	.word	0x080013d3
 80013a8:	080013f5 	.word	0x080013f5
 80013ac:	08001417 	.word	0x08001417
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013b6:	4b9a      	ldr	r3, [pc, #616]	; (8001620 <HAL_ADC_ConfigChannel+0x474>)
 80013b8:	4013      	ands	r3, r2
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	0691      	lsls	r1, r2, #26
 80013c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013c2:	430a      	orrs	r2, r1
 80013c4:	431a      	orrs	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013ce:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013d0:	e07e      	b.n	80014d0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80013d8:	4b91      	ldr	r3, [pc, #580]	; (8001620 <HAL_ADC_ConfigChannel+0x474>)
 80013da:	4013      	ands	r3, r2
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	0691      	lsls	r1, r2, #26
 80013e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013e4:	430a      	orrs	r2, r1
 80013e6:	431a      	orrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013f0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013f2:	e06d      	b.n	80014d0 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80013fa:	4b89      	ldr	r3, [pc, #548]	; (8001620 <HAL_ADC_ConfigChannel+0x474>)
 80013fc:	4013      	ands	r3, r2
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	0691      	lsls	r1, r2, #26
 8001404:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001406:	430a      	orrs	r2, r1
 8001408:	431a      	orrs	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001412:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001414:	e05c      	b.n	80014d0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800141c:	4b80      	ldr	r3, [pc, #512]	; (8001620 <HAL_ADC_ConfigChannel+0x474>)
 800141e:	4013      	ands	r3, r2
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	6812      	ldr	r2, [r2, #0]
 8001424:	0691      	lsls	r1, r2, #26
 8001426:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001428:	430a      	orrs	r2, r1
 800142a:	431a      	orrs	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001434:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001436:	e04b      	b.n	80014d0 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800143e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	069b      	lsls	r3, r3, #26
 8001448:	429a      	cmp	r2, r3
 800144a:	d107      	bne.n	800145c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800145a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001462:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	069b      	lsls	r3, r3, #26
 800146c:	429a      	cmp	r2, r3
 800146e:	d107      	bne.n	8001480 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800147e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001486:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	069b      	lsls	r3, r3, #26
 8001490:	429a      	cmp	r2, r3
 8001492:	d107      	bne.n	80014a4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80014a2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80014aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	069b      	lsls	r3, r3, #26
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d10a      	bne.n	80014ce <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80014c6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80014c8:	e001      	b.n	80014ce <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80014ca:	bf00      	nop
 80014cc:	e000      	b.n	80014d0 <HAL_ADC_ConfigChannel+0x324>
      break;
 80014ce:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d108      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x344>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0301 	and.w	r3, r3, #1
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d101      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x344>
 80014ec:	2301      	movs	r3, #1
 80014ee:	e000      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x346>
 80014f0:	2300      	movs	r3, #0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f040 8130 	bne.w	8001758 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d00f      	beq.n	8001520 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2201      	movs	r2, #1
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43da      	mvns	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	400a      	ands	r2, r1
 800151a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800151e:	e049      	b.n	80015b4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2201      	movs	r2, #1
 800152e:	409a      	lsls	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	430a      	orrs	r2, r1
 8001536:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b09      	cmp	r3, #9
 8001540:	d91c      	bls.n	800157c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6999      	ldr	r1, [r3, #24]
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4613      	mov	r3, r2
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4413      	add	r3, r2
 8001552:	3b1b      	subs	r3, #27
 8001554:	2207      	movs	r2, #7
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43db      	mvns	r3, r3
 800155c:	4019      	ands	r1, r3
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	6898      	ldr	r0, [r3, #8]
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	3b1b      	subs	r3, #27
 800156e:	fa00 f203 	lsl.w	r2, r0, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	430a      	orrs	r2, r1
 8001578:	619a      	str	r2, [r3, #24]
 800157a:	e01b      	b.n	80015b4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6959      	ldr	r1, [r3, #20]
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	1c5a      	adds	r2, r3, #1
 8001588:	4613      	mov	r3, r2
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	4413      	add	r3, r2
 800158e:	2207      	movs	r2, #7
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	4019      	ands	r1, r3
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	6898      	ldr	r0, [r3, #8]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	1c5a      	adds	r2, r3, #1
 80015a2:	4613      	mov	r3, r2
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	fa00 f203 	lsl.w	r2, r0, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015bc:	d004      	beq.n	80015c8 <HAL_ADC_ConfigChannel+0x41c>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a18      	ldr	r2, [pc, #96]	; (8001624 <HAL_ADC_ConfigChannel+0x478>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d101      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x420>
 80015c8:	4b17      	ldr	r3, [pc, #92]	; (8001628 <HAL_ADC_ConfigChannel+0x47c>)
 80015ca:	e000      	b.n	80015ce <HAL_ADC_ConfigChannel+0x422>
 80015cc:	4b17      	ldr	r3, [pc, #92]	; (800162c <HAL_ADC_ConfigChannel+0x480>)
 80015ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b10      	cmp	r3, #16
 80015d6:	d105      	bne.n	80015e4 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80015d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d015      	beq.n	8001610 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80015e8:	2b11      	cmp	r3, #17
 80015ea:	d105      	bne.n	80015f8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d00b      	beq.n	8001610 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015fc:	2b12      	cmp	r3, #18
 80015fe:	f040 80ab 	bne.w	8001758 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001602:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800160a:	2b00      	cmp	r3, #0
 800160c:	f040 80a4 	bne.w	8001758 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001618:	d10a      	bne.n	8001630 <HAL_ADC_ConfigChannel+0x484>
 800161a:	4b02      	ldr	r3, [pc, #8]	; (8001624 <HAL_ADC_ConfigChannel+0x478>)
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	e022      	b.n	8001666 <HAL_ADC_ConfigChannel+0x4ba>
 8001620:	83fff000 	.word	0x83fff000
 8001624:	50000100 	.word	0x50000100
 8001628:	50000300 	.word	0x50000300
 800162c:	50000700 	.word	0x50000700
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a4e      	ldr	r2, [pc, #312]	; (8001770 <HAL_ADC_ConfigChannel+0x5c4>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d103      	bne.n	8001642 <HAL_ADC_ConfigChannel+0x496>
 800163a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	e011      	b.n	8001666 <HAL_ADC_ConfigChannel+0x4ba>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a4b      	ldr	r2, [pc, #300]	; (8001774 <HAL_ADC_ConfigChannel+0x5c8>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d102      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x4a6>
 800164c:	4b4a      	ldr	r3, [pc, #296]	; (8001778 <HAL_ADC_ConfigChannel+0x5cc>)
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	e009      	b.n	8001666 <HAL_ADC_ConfigChannel+0x4ba>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a48      	ldr	r2, [pc, #288]	; (8001778 <HAL_ADC_ConfigChannel+0x5cc>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d102      	bne.n	8001662 <HAL_ADC_ConfigChannel+0x4b6>
 800165c:	4b45      	ldr	r3, [pc, #276]	; (8001774 <HAL_ADC_ConfigChannel+0x5c8>)
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	e001      	b.n	8001666 <HAL_ADC_ConfigChannel+0x4ba>
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	f003 0303 	and.w	r3, r3, #3
 8001670:	2b01      	cmp	r3, #1
 8001672:	d108      	bne.n	8001686 <HAL_ADC_ConfigChannel+0x4da>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	2b01      	cmp	r3, #1
 8001680:	d101      	bne.n	8001686 <HAL_ADC_ConfigChannel+0x4da>
 8001682:	2301      	movs	r3, #1
 8001684:	e000      	b.n	8001688 <HAL_ADC_ConfigChannel+0x4dc>
 8001686:	2300      	movs	r3, #0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d150      	bne.n	800172e <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800168c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800168e:	2b00      	cmp	r3, #0
 8001690:	d010      	beq.n	80016b4 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	2b01      	cmp	r3, #1
 800169c:	d107      	bne.n	80016ae <HAL_ADC_ConfigChannel+0x502>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d101      	bne.n	80016ae <HAL_ADC_ConfigChannel+0x502>
 80016aa:	2301      	movs	r3, #1
 80016ac:	e000      	b.n	80016b0 <HAL_ADC_ConfigChannel+0x504>
 80016ae:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d13c      	bne.n	800172e <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b10      	cmp	r3, #16
 80016ba:	d11d      	bne.n	80016f8 <HAL_ADC_ConfigChannel+0x54c>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016c4:	d118      	bne.n	80016f8 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80016c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80016ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016d0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016d2:	4b2a      	ldr	r3, [pc, #168]	; (800177c <HAL_ADC_ConfigChannel+0x5d0>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a2a      	ldr	r2, [pc, #168]	; (8001780 <HAL_ADC_ConfigChannel+0x5d4>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	0c9a      	lsrs	r2, r3, #18
 80016de:	4613      	mov	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016e8:	e002      	b.n	80016f0 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f9      	bne.n	80016ea <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016f6:	e02e      	b.n	8001756 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b11      	cmp	r3, #17
 80016fe:	d10b      	bne.n	8001718 <HAL_ADC_ConfigChannel+0x56c>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001708:	d106      	bne.n	8001718 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800170a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001712:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001714:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001716:	e01e      	b.n	8001756 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2b12      	cmp	r3, #18
 800171e:	d11a      	bne.n	8001756 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001728:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800172a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800172c:	e013      	b.n	8001756 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	f043 0220 	orr.w	r2, r3, #32
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001740:	e00a      	b.n	8001758 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	f043 0220 	orr.w	r2, r3, #32
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001754:	e000      	b.n	8001758 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001756:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001760:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001764:	4618      	mov	r0, r3
 8001766:	376c      	adds	r7, #108	; 0x6c
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	50000100 	.word	0x50000100
 8001774:	50000400 	.word	0x50000400
 8001778:	50000500 	.word	0x50000500
 800177c:	20000040 	.word	0x20000040
 8001780:	431bde83 	.word	0x431bde83

08001784 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001784:	b480      	push	{r7}
 8001786:	b099      	sub	sp, #100	; 0x64
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800179c:	d102      	bne.n	80017a4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800179e:	4b6d      	ldr	r3, [pc, #436]	; (8001954 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	e01a      	b.n	80017da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a6a      	ldr	r2, [pc, #424]	; (8001954 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d103      	bne.n	80017b6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80017ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	e011      	b.n	80017da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a67      	ldr	r2, [pc, #412]	; (8001958 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d102      	bne.n	80017c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80017c0:	4b66      	ldr	r3, [pc, #408]	; (800195c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	e009      	b.n	80017da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a64      	ldr	r2, [pc, #400]	; (800195c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d102      	bne.n	80017d6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80017d0:	4b61      	ldr	r3, [pc, #388]	; (8001958 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	e001      	b.n	80017da <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0b0      	b.n	8001946 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d101      	bne.n	80017f2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80017ee:	2302      	movs	r3, #2
 80017f0:	e0a9      	b.n	8001946 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2201      	movs	r2, #1
 80017f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f003 0304 	and.w	r3, r3, #4
 8001804:	2b00      	cmp	r3, #0
 8001806:	f040 808d 	bne.w	8001924 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	2b00      	cmp	r3, #0
 8001814:	f040 8086 	bne.w	8001924 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001820:	d004      	beq.n	800182c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a4b      	ldr	r2, [pc, #300]	; (8001954 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d101      	bne.n	8001830 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800182c:	4b4c      	ldr	r3, [pc, #304]	; (8001960 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800182e:	e000      	b.n	8001832 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001830:	4b4c      	ldr	r3, [pc, #304]	; (8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8001832:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d040      	beq.n	80018be <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800183c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	6859      	ldr	r1, [r3, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800184e:	035b      	lsls	r3, r3, #13
 8001850:	430b      	orrs	r3, r1
 8001852:	431a      	orrs	r2, r3
 8001854:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001856:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 0303 	and.w	r3, r3, #3
 8001862:	2b01      	cmp	r3, #1
 8001864:	d108      	bne.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	2b01      	cmp	r3, #1
 8001872:	d101      	bne.n	8001878 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001878:	2300      	movs	r3, #0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d15c      	bne.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	2b01      	cmp	r3, #1
 8001888:	d107      	bne.n	800189a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	2b01      	cmp	r3, #1
 8001894:	d101      	bne.n	800189a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001896:	2301      	movs	r3, #1
 8001898:	e000      	b.n	800189c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800189a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800189c:	2b00      	cmp	r3, #0
 800189e:	d14b      	bne.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80018a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80018a8:	f023 030f 	bic.w	r3, r3, #15
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	6811      	ldr	r1, [r2, #0]
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	6892      	ldr	r2, [r2, #8]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	431a      	orrs	r2, r3
 80018b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018ba:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80018bc:	e03c      	b.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80018be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018c8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 0303 	and.w	r3, r3, #3
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d108      	bne.n	80018ea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d101      	bne.n	80018ea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80018e6:	2301      	movs	r3, #1
 80018e8:	e000      	b.n	80018ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80018ea:	2300      	movs	r3, #0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d123      	bne.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 0303 	and.w	r3, r3, #3
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d107      	bne.n	800190c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b01      	cmp	r3, #1
 8001906:	d101      	bne.n	800190c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800190c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800190e:	2b00      	cmp	r3, #0
 8001910:	d112      	bne.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001912:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800191a:	f023 030f 	bic.w	r3, r3, #15
 800191e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001920:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001922:	e009      	b.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001928:	f043 0220 	orr.w	r2, r3, #32
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001936:	e000      	b.n	800193a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001938:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001942:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001946:	4618      	mov	r0, r3
 8001948:	3764      	adds	r7, #100	; 0x64
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	50000100 	.word	0x50000100
 8001958:	50000400 	.word	0x50000400
 800195c:	50000500 	.word	0x50000500
 8001960:	50000300 	.word	0x50000300
 8001964:	50000700 	.word	0x50000700

08001968 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001974:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800197e:	2b00      	cmp	r3, #0
 8001980:	d126      	bne.n	80019d0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001998:	2b00      	cmp	r3, #0
 800199a:	d115      	bne.n	80019c8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d111      	bne.n	80019c8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d105      	bne.n	80019c8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	f043 0201 	orr.w	r2, r3, #1
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f7fe fe5b 	bl	8000684 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80019ce:	e004      	b.n	80019da <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	4798      	blx	r3
}
 80019da:	bf00      	nop
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b084      	sub	sp, #16
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	f7ff f8cb 	bl	8000b8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b084      	sub	sp, #16
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1c:	f043 0204 	orr.w	r2, r3, #4
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f7ff f8bb 	bl	8000ba0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
	...

08001a34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d108      	bne.n	8001a60 <ADC_Enable+0x2c>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <ADC_Enable+0x2c>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <ADC_Enable+0x2e>
 8001a60:	2300      	movs	r3, #0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d143      	bne.n	8001aee <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <ADC_Enable+0xc4>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d00d      	beq.n	8001a90 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	f043 0210 	orr.w	r2, r3, #16
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a84:	f043 0201 	orr.w	r2, r3, #1
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e02f      	b.n	8001af0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	689a      	ldr	r2, [r3, #8]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f042 0201 	orr.w	r2, r2, #1
 8001a9e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001aa0:	f7ff f844 	bl	8000b2c <HAL_GetTick>
 8001aa4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001aa6:	e01b      	b.n	8001ae0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001aa8:	f7ff f840 	bl	8000b2c <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d914      	bls.n	8001ae0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d00d      	beq.n	8001ae0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	f043 0210 	orr.w	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e007      	b.n	8001af0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d1dc      	bne.n	8001aa8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	8000003f 	.word	0x8000003f

08001afc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d108      	bne.n	8001b28 <ADC_Disable+0x2c>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d101      	bne.n	8001b28 <ADC_Disable+0x2c>
 8001b24:	2301      	movs	r3, #1
 8001b26:	e000      	b.n	8001b2a <ADC_Disable+0x2e>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d047      	beq.n	8001bbe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 030d 	and.w	r3, r3, #13
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d10f      	bne.n	8001b5c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0202 	orr.w	r2, r2, #2
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2203      	movs	r2, #3
 8001b52:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001b54:	f7fe ffea 	bl	8000b2c <HAL_GetTick>
 8001b58:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b5a:	e029      	b.n	8001bb0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	f043 0210 	orr.w	r2, r3, #16
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6c:	f043 0201 	orr.w	r2, r3, #1
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e023      	b.n	8001bc0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b78:	f7fe ffd8 	bl	8000b2c <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d914      	bls.n	8001bb0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d10d      	bne.n	8001bb0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b98:	f043 0210 	orr.w	r2, r3, #16
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba4:	f043 0201 	orr.w	r2, r3, #1
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e007      	b.n	8001bc0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d0dc      	beq.n	8001b78 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <__NVIC_SetPriorityGrouping+0x44>)
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001be4:	4013      	ands	r3, r2
 8001be6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bfa:	4a04      	ldr	r2, [pc, #16]	; (8001c0c <__NVIC_SetPriorityGrouping+0x44>)
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	60d3      	str	r3, [r2, #12]
}
 8001c00:	bf00      	nop
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c14:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <__NVIC_GetPriorityGrouping+0x18>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	0a1b      	lsrs	r3, r3, #8
 8001c1a:	f003 0307 	and.w	r3, r3, #7
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	db0b      	blt.n	8001c56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	f003 021f 	and.w	r2, r3, #31
 8001c44:	4907      	ldr	r1, [pc, #28]	; (8001c64 <__NVIC_EnableIRQ+0x38>)
 8001c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4a:	095b      	lsrs	r3, r3, #5
 8001c4c:	2001      	movs	r0, #1
 8001c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000e100 	.word	0xe000e100

08001c68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	6039      	str	r1, [r7, #0]
 8001c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	db0a      	blt.n	8001c92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	490c      	ldr	r1, [pc, #48]	; (8001cb4 <__NVIC_SetPriority+0x4c>)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	0112      	lsls	r2, r2, #4
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c90:	e00a      	b.n	8001ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	b2da      	uxtb	r2, r3
 8001c96:	4908      	ldr	r1, [pc, #32]	; (8001cb8 <__NVIC_SetPriority+0x50>)
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	3b04      	subs	r3, #4
 8001ca0:	0112      	lsls	r2, r2, #4
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	761a      	strb	r2, [r3, #24]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	e000e100 	.word	0xe000e100
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b089      	sub	sp, #36	; 0x24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f1c3 0307 	rsb	r3, r3, #7
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	bf28      	it	cs
 8001cda:	2304      	movcs	r3, #4
 8001cdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	2b06      	cmp	r3, #6
 8001ce4:	d902      	bls.n	8001cec <NVIC_EncodePriority+0x30>
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3b03      	subs	r3, #3
 8001cea:	e000      	b.n	8001cee <NVIC_EncodePriority+0x32>
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	401a      	ands	r2, r3
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d04:	f04f 31ff 	mov.w	r1, #4294967295
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0e:	43d9      	mvns	r1, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d14:	4313      	orrs	r3, r2
         );
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3724      	adds	r7, #36	; 0x24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d34:	d301      	bcc.n	8001d3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d36:	2301      	movs	r3, #1
 8001d38:	e00f      	b.n	8001d5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d3a:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <SysTick_Config+0x40>)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d42:	210f      	movs	r1, #15
 8001d44:	f04f 30ff 	mov.w	r0, #4294967295
 8001d48:	f7ff ff8e 	bl	8001c68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d4c:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <SysTick_Config+0x40>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d52:	4b04      	ldr	r3, [pc, #16]	; (8001d64 <SysTick_Config+0x40>)
 8001d54:	2207      	movs	r2, #7
 8001d56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	e000e010 	.word	0xe000e010

08001d68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f7ff ff29 	bl	8001bc8 <__NVIC_SetPriorityGrouping>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b086      	sub	sp, #24
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	4603      	mov	r3, r0
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d90:	f7ff ff3e 	bl	8001c10 <__NVIC_GetPriorityGrouping>
 8001d94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	68b9      	ldr	r1, [r7, #8]
 8001d9a:	6978      	ldr	r0, [r7, #20]
 8001d9c:	f7ff ff8e 	bl	8001cbc <NVIC_EncodePriority>
 8001da0:	4602      	mov	r2, r0
 8001da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001da6:	4611      	mov	r1, r2
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ff5d 	bl	8001c68 <__NVIC_SetPriority>
}
 8001dae:	bf00      	nop
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff31 	bl	8001c2c <__NVIC_EnableIRQ>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff ffa2 	bl	8001d24 <SysTick_Config>
 8001de0:	4603      	mov	r3, r0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b084      	sub	sp, #16
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e037      	b.n	8001e70 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2202      	movs	r2, #2
 8001e04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001e16:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001e1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f940 	bl	80020d8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}  
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_DMA_Start_IT+0x20>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e04a      	b.n	8001f2e <HAL_DMA_Start_IT+0xb6>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d13a      	bne.n	8001f20 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2202      	movs	r2, #2
 8001eae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	68b9      	ldr	r1, [r7, #8]
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f000 f8d4 	bl	800207c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d008      	beq.n	8001eee <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 020e 	orr.w	r2, r2, #14
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	e00f      	b.n	8001f0e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f042 020a 	orr.w	r2, r2, #10
 8001efc:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 0204 	bic.w	r2, r2, #4
 8001f0c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f042 0201 	orr.w	r2, r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	e005      	b.n	8001f2c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001f2c:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b084      	sub	sp, #16
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	2204      	movs	r2, #4
 8001f54:	409a      	lsls	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d024      	beq.n	8001fa8 <HAL_DMA_IRQHandler+0x72>
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d01f      	beq.n	8001fa8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0320 	and.w	r3, r3, #32
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d107      	bne.n	8001f86 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f022 0204 	bic.w	r2, r2, #4
 8001f84:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f8e:	2104      	movs	r1, #4
 8001f90:	fa01 f202 	lsl.w	r2, r1, r2
 8001f94:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d06a      	beq.n	8002074 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001fa6:	e065      	b.n	8002074 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fac:	2202      	movs	r2, #2
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d02c      	beq.n	8002012 <HAL_DMA_IRQHandler+0xdc>
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d027      	beq.n	8002012 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10b      	bne.n	8001fe8 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 020a 	bic.w	r2, r2, #10
 8001fde:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff0:	2102      	movs	r1, #2
 8001ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002004:	2b00      	cmp	r3, #0
 8002006:	d035      	beq.n	8002074 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002010:	e030      	b.n	8002074 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	2208      	movs	r2, #8
 8002018:	409a      	lsls	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d028      	beq.n	8002074 <HAL_DMA_IRQHandler+0x13e>
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	f003 0308 	and.w	r3, r3, #8
 8002028:	2b00      	cmp	r3, #0
 800202a:	d023      	beq.n	8002074 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 020e 	bic.w	r2, r2, #14
 800203a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002044:	2101      	movs	r1, #1
 8002046:	fa01 f202 	lsl.w	r2, r1, r2
 800204a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2201      	movs	r2, #1
 8002056:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	2b00      	cmp	r3, #0
 8002068:	d004      	beq.n	8002074 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	4798      	blx	r3
    }
  }
}  
 8002072:	e7ff      	b.n	8002074 <HAL_DMA_IRQHandler+0x13e>
 8002074:	bf00      	nop
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
 8002088:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002092:	2101      	movs	r1, #1
 8002094:	fa01 f202 	lsl.w	r2, r1, r2
 8002098:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b10      	cmp	r3, #16
 80020a8:	d108      	bne.n	80020bc <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020ba:	e007      	b.n	80020cc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68ba      	ldr	r2, [r7, #8]
 80020c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	60da      	str	r2, [r3, #12]
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b14      	ldr	r3, [pc, #80]	; (8002138 <DMA_CalcBaseAndBitshift+0x60>)
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d80f      	bhi.n	800210c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	4b12      	ldr	r3, [pc, #72]	; (800213c <DMA_CalcBaseAndBitshift+0x64>)
 80020f4:	4413      	add	r3, r2
 80020f6:	4a12      	ldr	r2, [pc, #72]	; (8002140 <DMA_CalcBaseAndBitshift+0x68>)
 80020f8:	fba2 2303 	umull	r2, r3, r2, r3
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	009a      	lsls	r2, r3, #2
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a0f      	ldr	r2, [pc, #60]	; (8002144 <DMA_CalcBaseAndBitshift+0x6c>)
 8002108:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800210a:	e00e      	b.n	800212a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	461a      	mov	r2, r3
 8002112:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <DMA_CalcBaseAndBitshift+0x70>)
 8002114:	4413      	add	r3, r2
 8002116:	4a0a      	ldr	r2, [pc, #40]	; (8002140 <DMA_CalcBaseAndBitshift+0x68>)
 8002118:	fba2 2303 	umull	r2, r3, r2, r3
 800211c:	091b      	lsrs	r3, r3, #4
 800211e:	009a      	lsls	r2, r3, #2
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a09      	ldr	r2, [pc, #36]	; (800214c <DMA_CalcBaseAndBitshift+0x74>)
 8002128:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40020407 	.word	0x40020407
 800213c:	bffdfff8 	.word	0xbffdfff8
 8002140:	cccccccd 	.word	0xcccccccd
 8002144:	40020000 	.word	0x40020000
 8002148:	bffdfbf8 	.word	0xbffdfbf8
 800214c:	40020400 	.word	0x40020400

08002150 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002150:	b480      	push	{r7}
 8002152:	b087      	sub	sp, #28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800215e:	e154      	b.n	800240a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2101      	movs	r1, #1
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	fa01 f303 	lsl.w	r3, r1, r3
 800216c:	4013      	ands	r3, r2
 800216e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 8146 	beq.w	8002404 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0303 	and.w	r3, r3, #3
 8002180:	2b01      	cmp	r3, #1
 8002182:	d005      	beq.n	8002190 <HAL_GPIO_Init+0x40>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 0303 	and.w	r3, r3, #3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d130      	bne.n	80021f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	2203      	movs	r2, #3
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	4013      	ands	r3, r2
 80021a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021c6:	2201      	movs	r2, #1
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4013      	ands	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	091b      	lsrs	r3, r3, #4
 80021dc:	f003 0201 	and.w	r2, r3, #1
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	d017      	beq.n	800222e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	2203      	movs	r2, #3
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b02      	cmp	r3, #2
 8002238:	d123      	bne.n	8002282 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	08da      	lsrs	r2, r3, #3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3208      	adds	r2, #8
 8002242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002246:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	220f      	movs	r2, #15
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4013      	ands	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	691a      	ldr	r2, [r3, #16]
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f003 0307 	and.w	r3, r3, #7
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	4313      	orrs	r3, r2
 8002272:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	08da      	lsrs	r2, r3, #3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3208      	adds	r2, #8
 800227c:	6939      	ldr	r1, [r7, #16]
 800227e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	2203      	movs	r2, #3
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4013      	ands	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 0203 	and.w	r2, r3, #3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80a0 	beq.w	8002404 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c4:	4b58      	ldr	r3, [pc, #352]	; (8002428 <HAL_GPIO_Init+0x2d8>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a57      	ldr	r2, [pc, #348]	; (8002428 <HAL_GPIO_Init+0x2d8>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b55      	ldr	r3, [pc, #340]	; (8002428 <HAL_GPIO_Init+0x2d8>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022dc:	4a53      	ldr	r2, [pc, #332]	; (800242c <HAL_GPIO_Init+0x2dc>)
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	089b      	lsrs	r3, r3, #2
 80022e2:	3302      	adds	r3, #2
 80022e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	220f      	movs	r2, #15
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	4013      	ands	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002306:	d019      	beq.n	800233c <HAL_GPIO_Init+0x1ec>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a49      	ldr	r2, [pc, #292]	; (8002430 <HAL_GPIO_Init+0x2e0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d013      	beq.n	8002338 <HAL_GPIO_Init+0x1e8>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a48      	ldr	r2, [pc, #288]	; (8002434 <HAL_GPIO_Init+0x2e4>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d00d      	beq.n	8002334 <HAL_GPIO_Init+0x1e4>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a47      	ldr	r2, [pc, #284]	; (8002438 <HAL_GPIO_Init+0x2e8>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d007      	beq.n	8002330 <HAL_GPIO_Init+0x1e0>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a46      	ldr	r2, [pc, #280]	; (800243c <HAL_GPIO_Init+0x2ec>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d101      	bne.n	800232c <HAL_GPIO_Init+0x1dc>
 8002328:	2304      	movs	r3, #4
 800232a:	e008      	b.n	800233e <HAL_GPIO_Init+0x1ee>
 800232c:	2305      	movs	r3, #5
 800232e:	e006      	b.n	800233e <HAL_GPIO_Init+0x1ee>
 8002330:	2303      	movs	r3, #3
 8002332:	e004      	b.n	800233e <HAL_GPIO_Init+0x1ee>
 8002334:	2302      	movs	r3, #2
 8002336:	e002      	b.n	800233e <HAL_GPIO_Init+0x1ee>
 8002338:	2301      	movs	r3, #1
 800233a:	e000      	b.n	800233e <HAL_GPIO_Init+0x1ee>
 800233c:	2300      	movs	r3, #0
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	f002 0203 	and.w	r2, r2, #3
 8002344:	0092      	lsls	r2, r2, #2
 8002346:	4093      	lsls	r3, r2
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800234e:	4937      	ldr	r1, [pc, #220]	; (800242c <HAL_GPIO_Init+0x2dc>)
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	089b      	lsrs	r3, r3, #2
 8002354:	3302      	adds	r3, #2
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800235c:	4b38      	ldr	r3, [pc, #224]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	43db      	mvns	r3, r3
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4013      	ands	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d003      	beq.n	8002380 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002380:	4a2f      	ldr	r2, [pc, #188]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002386:	4b2e      	ldr	r3, [pc, #184]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	43db      	mvns	r3, r3
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023aa:	4a25      	ldr	r2, [pc, #148]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023b0:	4b23      	ldr	r3, [pc, #140]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	43db      	mvns	r3, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023d4:	4a1a      	ldr	r2, [pc, #104]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023da:	4b19      	ldr	r3, [pc, #100]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	43db      	mvns	r3, r3
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4013      	ands	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023fe:	4a10      	ldr	r2, [pc, #64]	; (8002440 <HAL_GPIO_Init+0x2f0>)
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	3301      	adds	r3, #1
 8002408:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	fa22 f303 	lsr.w	r3, r2, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	f47f aea3 	bne.w	8002160 <HAL_GPIO_Init+0x10>
  }
}
 800241a:	bf00      	nop
 800241c:	bf00      	nop
 800241e:	371c      	adds	r7, #28
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	40021000 	.word	0x40021000
 800242c:	40010000 	.word	0x40010000
 8002430:	48000400 	.word	0x48000400
 8002434:	48000800 	.word	0x48000800
 8002438:	48000c00 	.word	0x48000c00
 800243c:	48001000 	.word	0x48001000
 8002440:	40010400 	.word	0x40010400

08002444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	807b      	strh	r3, [r7, #2]
 8002450:	4613      	mov	r3, r2
 8002452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002454:	787b      	ldrb	r3, [r7, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002460:	e002      	b.n	8002468 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002462:	887a      	ldrh	r2, [r7, #2]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800247a:	af00      	add	r7, sp, #0
 800247c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002480:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002484:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002486:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800248a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d102      	bne.n	800249a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	f001 b823 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800249a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800249e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 817d 	beq.w	80027aa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024b0:	4bbc      	ldr	r3, [pc, #752]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 030c 	and.w	r3, r3, #12
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d00c      	beq.n	80024d6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024bc:	4bb9      	ldr	r3, [pc, #740]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 030c 	and.w	r3, r3, #12
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d15c      	bne.n	8002582 <HAL_RCC_OscConfig+0x10e>
 80024c8:	4bb6      	ldr	r3, [pc, #728]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024d4:	d155      	bne.n	8002582 <HAL_RCC_OscConfig+0x10e>
 80024d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024da:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024de:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80024e2:	fa93 f3a3 	rbit	r3, r3
 80024e6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024ea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ee:	fab3 f383 	clz	r3, r3
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	095b      	lsrs	r3, r3, #5
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d102      	bne.n	8002508 <HAL_RCC_OscConfig+0x94>
 8002502:	4ba8      	ldr	r3, [pc, #672]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	e015      	b.n	8002534 <HAL_RCC_OscConfig+0xc0>
 8002508:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800250c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002510:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002514:	fa93 f3a3 	rbit	r3, r3
 8002518:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800251c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002520:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002524:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002530:	4b9c      	ldr	r3, [pc, #624]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002538:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800253c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002540:	fa92 f2a2 	rbit	r2, r2
 8002544:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002548:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800254c:	fab2 f282 	clz	r2, r2
 8002550:	b2d2      	uxtb	r2, r2
 8002552:	f042 0220 	orr.w	r2, r2, #32
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	f002 021f 	and.w	r2, r2, #31
 800255c:	2101      	movs	r1, #1
 800255e:	fa01 f202 	lsl.w	r2, r1, r2
 8002562:	4013      	ands	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 811f 	beq.w	80027a8 <HAL_RCC_OscConfig+0x334>
 800256a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800256e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 8116 	bne.w	80027a8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	f000 bfaf 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002586:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002592:	d106      	bne.n	80025a2 <HAL_RCC_OscConfig+0x12e>
 8002594:	4b83      	ldr	r3, [pc, #524]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a82      	ldr	r2, [pc, #520]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 800259a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	e036      	b.n	8002610 <HAL_RCC_OscConfig+0x19c>
 80025a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10c      	bne.n	80025cc <HAL_RCC_OscConfig+0x158>
 80025b2:	4b7c      	ldr	r3, [pc, #496]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a7b      	ldr	r2, [pc, #492]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	4b79      	ldr	r3, [pc, #484]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a78      	ldr	r2, [pc, #480]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	e021      	b.n	8002610 <HAL_RCC_OscConfig+0x19c>
 80025cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025dc:	d10c      	bne.n	80025f8 <HAL_RCC_OscConfig+0x184>
 80025de:	4b71      	ldr	r3, [pc, #452]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a70      	ldr	r2, [pc, #448]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	4b6e      	ldr	r3, [pc, #440]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a6d      	ldr	r2, [pc, #436]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	e00b      	b.n	8002610 <HAL_RCC_OscConfig+0x19c>
 80025f8:	4b6a      	ldr	r3, [pc, #424]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a69      	ldr	r2, [pc, #420]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80025fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002602:	6013      	str	r3, [r2, #0]
 8002604:	4b67      	ldr	r3, [pc, #412]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a66      	ldr	r2, [pc, #408]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 800260a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800260e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002610:	4b64      	ldr	r3, [pc, #400]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002614:	f023 020f 	bic.w	r2, r3, #15
 8002618:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800261c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	495f      	ldr	r1, [pc, #380]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002626:	4313      	orrs	r3, r2
 8002628:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800262a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800262e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d059      	beq.n	80026ee <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263a:	f7fe fa77 	bl	8000b2c <HAL_GetTick>
 800263e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002642:	e00a      	b.n	800265a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002644:	f7fe fa72 	bl	8000b2c <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b64      	cmp	r3, #100	; 0x64
 8002652:	d902      	bls.n	800265a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	f000 bf43 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
 800265a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800265e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002662:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002666:	fa93 f3a3 	rbit	r3, r3
 800266a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800266e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002672:	fab3 f383 	clz	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	095b      	lsrs	r3, r3, #5
 800267a:	b2db      	uxtb	r3, r3
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b01      	cmp	r3, #1
 8002684:	d102      	bne.n	800268c <HAL_RCC_OscConfig+0x218>
 8002686:	4b47      	ldr	r3, [pc, #284]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	e015      	b.n	80026b8 <HAL_RCC_OscConfig+0x244>
 800268c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002690:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002694:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002698:	fa93 f3a3 	rbit	r3, r3
 800269c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80026a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026a4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80026a8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80026ac:	fa93 f3a3 	rbit	r3, r3
 80026b0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80026b4:	4b3b      	ldr	r3, [pc, #236]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026bc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80026c0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026c4:	fa92 f2a2 	rbit	r2, r2
 80026c8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80026cc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026d0:	fab2 f282 	clz	r2, r2
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	f042 0220 	orr.w	r2, r2, #32
 80026da:	b2d2      	uxtb	r2, r2
 80026dc:	f002 021f 	and.w	r2, r2, #31
 80026e0:	2101      	movs	r1, #1
 80026e2:	fa01 f202 	lsl.w	r2, r1, r2
 80026e6:	4013      	ands	r3, r2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0ab      	beq.n	8002644 <HAL_RCC_OscConfig+0x1d0>
 80026ec:	e05d      	b.n	80027aa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ee:	f7fe fa1d 	bl	8000b2c <HAL_GetTick>
 80026f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f6:	e00a      	b.n	800270e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f8:	f7fe fa18 	bl	8000b2c <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b64      	cmp	r3, #100	; 0x64
 8002706:	d902      	bls.n	800270e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	f000 bee9 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
 800270e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002712:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002716:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800271a:	fa93 f3a3 	rbit	r3, r3
 800271e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002722:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002726:	fab3 f383 	clz	r3, r3
 800272a:	b2db      	uxtb	r3, r3
 800272c:	095b      	lsrs	r3, r3, #5
 800272e:	b2db      	uxtb	r3, r3
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b01      	cmp	r3, #1
 8002738:	d102      	bne.n	8002740 <HAL_RCC_OscConfig+0x2cc>
 800273a:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	e015      	b.n	800276c <HAL_RCC_OscConfig+0x2f8>
 8002740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002744:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002748:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800274c:	fa93 f3a3 	rbit	r3, r3
 8002750:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002754:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002758:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800275c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002760:	fa93 f3a3 	rbit	r3, r3
 8002764:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002768:	4b0e      	ldr	r3, [pc, #56]	; (80027a4 <HAL_RCC_OscConfig+0x330>)
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002770:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002774:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002778:	fa92 f2a2 	rbit	r2, r2
 800277c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002780:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002784:	fab2 f282 	clz	r2, r2
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	f042 0220 	orr.w	r2, r2, #32
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	f002 021f 	and.w	r2, r2, #31
 8002794:	2101      	movs	r1, #1
 8002796:	fa01 f202 	lsl.w	r2, r1, r2
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1ab      	bne.n	80026f8 <HAL_RCC_OscConfig+0x284>
 80027a0:	e003      	b.n	80027aa <HAL_RCC_OscConfig+0x336>
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 817d 	beq.w	8002aba <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027c0:	4ba6      	ldr	r3, [pc, #664]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 030c 	and.w	r3, r3, #12
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00b      	beq.n	80027e4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027cc:	4ba3      	ldr	r3, [pc, #652]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 030c 	and.w	r3, r3, #12
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d172      	bne.n	80028be <HAL_RCC_OscConfig+0x44a>
 80027d8:	4ba0      	ldr	r3, [pc, #640]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d16c      	bne.n	80028be <HAL_RCC_OscConfig+0x44a>
 80027e4:	2302      	movs	r3, #2
 80027e6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80027ee:	fa93 f3a3 	rbit	r3, r3
 80027f2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80027f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	b2db      	uxtb	r3, r3
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b01      	cmp	r3, #1
 800280c:	d102      	bne.n	8002814 <HAL_RCC_OscConfig+0x3a0>
 800280e:	4b93      	ldr	r3, [pc, #588]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	e013      	b.n	800283c <HAL_RCC_OscConfig+0x3c8>
 8002814:	2302      	movs	r3, #2
 8002816:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800281e:	fa93 f3a3 	rbit	r3, r3
 8002822:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002826:	2302      	movs	r3, #2
 8002828:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800282c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002830:	fa93 f3a3 	rbit	r3, r3
 8002834:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002838:	4b88      	ldr	r3, [pc, #544]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	2202      	movs	r2, #2
 800283e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002842:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002846:	fa92 f2a2 	rbit	r2, r2
 800284a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800284e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	f042 0220 	orr.w	r2, r2, #32
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f002 021f 	and.w	r2, r2, #31
 8002862:	2101      	movs	r1, #1
 8002864:	fa01 f202 	lsl.w	r2, r1, r2
 8002868:	4013      	ands	r3, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00a      	beq.n	8002884 <HAL_RCC_OscConfig+0x410>
 800286e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002872:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d002      	beq.n	8002884 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	f000 be2e 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002884:	4b75      	ldr	r3, [pc, #468]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800288c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002890:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	21f8      	movs	r1, #248	; 0xf8
 800289a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80028a2:	fa91 f1a1 	rbit	r1, r1
 80028a6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80028aa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80028ae:	fab1 f181 	clz	r1, r1
 80028b2:	b2c9      	uxtb	r1, r1
 80028b4:	408b      	lsls	r3, r1
 80028b6:	4969      	ldr	r1, [pc, #420]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028bc:	e0fd      	b.n	8002aba <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 8088 	beq.w	80029e0 <HAL_RCC_OscConfig+0x56c>
 80028d0:	2301      	movs	r3, #1
 80028d2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80028e2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028e6:	fab3 f383 	clz	r3, r3
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	461a      	mov	r2, r3
 80028f8:	2301      	movs	r3, #1
 80028fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7fe f916 	bl	8000b2c <HAL_GetTick>
 8002900:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002904:	e00a      	b.n	800291c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002906:	f7fe f911 	bl	8000b2c <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d902      	bls.n	800291c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	f000 bde2 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
 800291c:	2302      	movs	r3, #2
 800291e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800292e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002932:	fab3 f383 	clz	r3, r3
 8002936:	b2db      	uxtb	r3, r3
 8002938:	095b      	lsrs	r3, r3, #5
 800293a:	b2db      	uxtb	r3, r3
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b01      	cmp	r3, #1
 8002944:	d102      	bne.n	800294c <HAL_RCC_OscConfig+0x4d8>
 8002946:	4b45      	ldr	r3, [pc, #276]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	e013      	b.n	8002974 <HAL_RCC_OscConfig+0x500>
 800294c:	2302      	movs	r3, #2
 800294e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002952:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002956:	fa93 f3a3 	rbit	r3, r3
 800295a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800295e:	2302      	movs	r3, #2
 8002960:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002964:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002968:	fa93 f3a3 	rbit	r3, r3
 800296c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002970:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 8002972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002974:	2202      	movs	r2, #2
 8002976:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800297a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800297e:	fa92 f2a2 	rbit	r2, r2
 8002982:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002986:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800298a:	fab2 f282 	clz	r2, r2
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	f042 0220 	orr.w	r2, r2, #32
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	f002 021f 	and.w	r2, r2, #31
 800299a:	2101      	movs	r1, #1
 800299c:	fa01 f202 	lsl.w	r2, r1, r2
 80029a0:	4013      	ands	r3, r2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0af      	beq.n	8002906 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b2d      	ldr	r3, [pc, #180]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	21f8      	movs	r1, #248	; 0xf8
 80029bc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80029c4:	fa91 f1a1 	rbit	r1, r1
 80029c8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80029cc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80029d0:	fab1 f181 	clz	r1, r1
 80029d4:	b2c9      	uxtb	r1, r1
 80029d6:	408b      	lsls	r3, r1
 80029d8:	4920      	ldr	r1, [pc, #128]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	600b      	str	r3, [r1, #0]
 80029de:	e06c      	b.n	8002aba <HAL_RCC_OscConfig+0x646>
 80029e0:	2301      	movs	r3, #1
 80029e2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80029f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029f6:	fab3 f383 	clz	r3, r3
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	461a      	mov	r2, r3
 8002a08:	2300      	movs	r3, #0
 8002a0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0c:	f7fe f88e 	bl	8000b2c <HAL_GetTick>
 8002a10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a16:	f7fe f889 	bl	8000b2c <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d902      	bls.n	8002a2c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	f000 bd5a 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a36:	fa93 f3a3 	rbit	r3, r3
 8002a3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002a3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d104      	bne.n	8002a60 <HAL_RCC_OscConfig+0x5ec>
 8002a56:	4b01      	ldr	r3, [pc, #4]	; (8002a5c <HAL_RCC_OscConfig+0x5e8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	e015      	b.n	8002a88 <HAL_RCC_OscConfig+0x614>
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	2302      	movs	r3, #2
 8002a62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a6a:	fa93 f3a3 	rbit	r3, r3
 8002a6e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a72:	2302      	movs	r3, #2
 8002a74:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a78:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a7c:	fa93 f3a3 	rbit	r3, r3
 8002a80:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002a84:	4bc8      	ldr	r3, [pc, #800]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	2202      	movs	r2, #2
 8002a8a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002a8e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002a92:	fa92 f2a2 	rbit	r2, r2
 8002a96:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002a9a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a9e:	fab2 f282 	clz	r2, r2
 8002aa2:	b2d2      	uxtb	r2, r2
 8002aa4:	f042 0220 	orr.w	r2, r2, #32
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	f002 021f 	and.w	r2, r2, #31
 8002aae:	2101      	movs	r1, #1
 8002ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1ad      	bne.n	8002a16 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002abe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8110 	beq.w	8002cf0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ad4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d079      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x760>
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002af2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af6:	fab3 f383 	clz	r3, r3
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	461a      	mov	r2, r3
 8002afe:	4bab      	ldr	r3, [pc, #684]	; (8002dac <HAL_RCC_OscConfig+0x938>)
 8002b00:	4413      	add	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	461a      	mov	r2, r3
 8002b06:	2301      	movs	r3, #1
 8002b08:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0a:	f7fe f80f 	bl	8000b2c <HAL_GetTick>
 8002b0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b12:	e00a      	b.n	8002b2a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b14:	f7fe f80a 	bl	8000b2c <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d902      	bls.n	8002b2a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	f000 bcdb 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b30:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b34:	fa93 f3a3 	rbit	r3, r3
 8002b38:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b40:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b44:	2202      	movs	r2, #2
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b4c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	fa93 f2a3 	rbit	r2, r3
 8002b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b68:	2202      	movs	r2, #2
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	fa93 f2a3 	rbit	r2, r3
 8002b7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b7e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b82:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b84:	4b88      	ldr	r3, [pc, #544]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002b86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b8c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002b90:	2102      	movs	r1, #2
 8002b92:	6019      	str	r1, [r3, #0]
 8002b94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b98:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	fa93 f1a3 	rbit	r1, r3
 8002ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002baa:	6019      	str	r1, [r3, #0]
  return result;
 8002bac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	fab3 f383 	clz	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0a0      	beq.n	8002b14 <HAL_RCC_OscConfig+0x6a0>
 8002bd2:	e08d      	b.n	8002cf0 <HAL_RCC_OscConfig+0x87c>
 8002bd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bd8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002bdc:	2201      	movs	r2, #1
 8002bde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	fa93 f2a3 	rbit	r2, r3
 8002bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002bf6:	601a      	str	r2, [r3, #0]
  return result;
 8002bf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bfc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c00:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c02:	fab3 f383 	clz	r3, r3
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b68      	ldr	r3, [pc, #416]	; (8002dac <HAL_RCC_OscConfig+0x938>)
 8002c0c:	4413      	add	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	461a      	mov	r2, r3
 8002c12:	2300      	movs	r3, #0
 8002c14:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c16:	f7fd ff89 	bl	8000b2c <HAL_GetTick>
 8002c1a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c1e:	e00a      	b.n	8002c36 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c20:	f7fd ff84 	bl	8000b2c <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d902      	bls.n	8002c36 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	f000 bc55 	b.w	80034e0 <HAL_RCC_OscConfig+0x106c>
 8002c36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c3a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c3e:	2202      	movs	r2, #2
 8002c40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c46:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	fa93 f2a3 	rbit	r2, r3
 8002c50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c54:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002c58:	601a      	str	r2, [r3, #0]
 8002c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c5e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c62:	2202      	movs	r2, #2
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c6a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	fa93 f2a3 	rbit	r2, r3
 8002c74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c78:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002c86:	2202      	movs	r2, #2
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	fa93 f2a3 	rbit	r2, r3
 8002c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c9c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002ca0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca2:	4b41      	ldr	r3, [pc, #260]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ca6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002caa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cae:	2102      	movs	r1, #2
 8002cb0:	6019      	str	r1, [r3, #0]
 8002cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	fa93 f1a3 	rbit	r1, r3
 8002cc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002cc8:	6019      	str	r1, [r3, #0]
  return result;
 8002cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cce:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	fab3 f383 	clz	r3, r3
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	f003 031f 	and.w	r3, r3, #31
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d197      	bne.n	8002c20 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 81a1 	beq.w	8003048 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d06:	2300      	movs	r3, #0
 8002d08:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d0c:	4b26      	ldr	r3, [pc, #152]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d116      	bne.n	8002d46 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d18:	4b23      	ldr	r3, [pc, #140]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	4a22      	ldr	r2, [pc, #136]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002d1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d22:	61d3      	str	r3, [r2, #28]
 8002d24:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002d2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d30:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002d34:	601a      	str	r2, [r3, #0]
 8002d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d3a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002d3e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002d40:	2301      	movs	r3, #1
 8002d42:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d46:	4b1a      	ldr	r3, [pc, #104]	; (8002db0 <HAL_RCC_OscConfig+0x93c>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d11a      	bne.n	8002d88 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d52:	4b17      	ldr	r3, [pc, #92]	; (8002db0 <HAL_RCC_OscConfig+0x93c>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a16      	ldr	r2, [pc, #88]	; (8002db0 <HAL_RCC_OscConfig+0x93c>)
 8002d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d5c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d5e:	f7fd fee5 	bl	8000b2c <HAL_GetTick>
 8002d62:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d66:	e009      	b.n	8002d7c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d68:	f7fd fee0 	bl	8000b2c <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b64      	cmp	r3, #100	; 0x64
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e3b1      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7c:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <HAL_RCC_OscConfig+0x93c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0ef      	beq.n	8002d68 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d10d      	bne.n	8002db4 <HAL_RCC_OscConfig+0x940>
 8002d98:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	4a02      	ldr	r2, [pc, #8]	; (8002da8 <HAL_RCC_OscConfig+0x934>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6213      	str	r3, [r2, #32]
 8002da4:	e03c      	b.n	8002e20 <HAL_RCC_OscConfig+0x9ac>
 8002da6:	bf00      	nop
 8002da8:	40021000 	.word	0x40021000
 8002dac:	10908120 	.word	0x10908120
 8002db0:	40007000 	.word	0x40007000
 8002db4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10c      	bne.n	8002dde <HAL_RCC_OscConfig+0x96a>
 8002dc4:	4bc1      	ldr	r3, [pc, #772]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	4ac0      	ldr	r2, [pc, #768]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002dca:	f023 0301 	bic.w	r3, r3, #1
 8002dce:	6213      	str	r3, [r2, #32]
 8002dd0:	4bbe      	ldr	r3, [pc, #760]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4abd      	ldr	r2, [pc, #756]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002dd6:	f023 0304 	bic.w	r3, r3, #4
 8002dda:	6213      	str	r3, [r2, #32]
 8002ddc:	e020      	b.n	8002e20 <HAL_RCC_OscConfig+0x9ac>
 8002dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002de2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	2b05      	cmp	r3, #5
 8002dec:	d10c      	bne.n	8002e08 <HAL_RCC_OscConfig+0x994>
 8002dee:	4bb7      	ldr	r3, [pc, #732]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	4ab6      	ldr	r2, [pc, #728]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	6213      	str	r3, [r2, #32]
 8002dfa:	4bb4      	ldr	r3, [pc, #720]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	4ab3      	ldr	r2, [pc, #716]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002e00:	f043 0301 	orr.w	r3, r3, #1
 8002e04:	6213      	str	r3, [r2, #32]
 8002e06:	e00b      	b.n	8002e20 <HAL_RCC_OscConfig+0x9ac>
 8002e08:	4bb0      	ldr	r3, [pc, #704]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4aaf      	ldr	r2, [pc, #700]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002e0e:	f023 0301 	bic.w	r3, r3, #1
 8002e12:	6213      	str	r3, [r2, #32]
 8002e14:	4bad      	ldr	r3, [pc, #692]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	4aac      	ldr	r2, [pc, #688]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002e1a:	f023 0304 	bic.w	r3, r3, #4
 8002e1e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 8081 	beq.w	8002f34 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e32:	f7fd fe7b 	bl	8000b2c <HAL_GetTick>
 8002e36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3a:	e00b      	b.n	8002e54 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e3c:	f7fd fe76 	bl	8000b2c <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e345      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
 8002e54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e58:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e64:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	fa93 f2a3 	rbit	r2, r3
 8002e6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e72:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e7c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e80:	2202      	movs	r2, #2
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e88:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	fa93 f2a3 	rbit	r2, r3
 8002e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e96:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e9a:	601a      	str	r2, [r3, #0]
  return result;
 8002e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002ea4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	095b      	lsrs	r3, r3, #5
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	f043 0302 	orr.w	r3, r3, #2
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d102      	bne.n	8002ec0 <HAL_RCC_OscConfig+0xa4c>
 8002eba:	4b84      	ldr	r3, [pc, #528]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	e013      	b.n	8002ee8 <HAL_RCC_OscConfig+0xa74>
 8002ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ec8:	2202      	movs	r2, #2
 8002eca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ed0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	fa93 f2a3 	rbit	r2, r3
 8002eda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ede:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	4b79      	ldr	r3, [pc, #484]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eec:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002ef0:	2102      	movs	r1, #2
 8002ef2:	6011      	str	r1, [r2, #0]
 8002ef4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ef8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	fa92 f1a2 	rbit	r1, r2
 8002f02:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f06:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f0a:	6011      	str	r1, [r2, #0]
  return result;
 8002f0c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f10:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	fab2 f282 	clz	r2, r2
 8002f1a:	b2d2      	uxtb	r2, r2
 8002f1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	f002 021f 	and.w	r2, r2, #31
 8002f26:	2101      	movs	r1, #1
 8002f28:	fa01 f202 	lsl.w	r2, r1, r2
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d084      	beq.n	8002e3c <HAL_RCC_OscConfig+0x9c8>
 8002f32:	e07f      	b.n	8003034 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f34:	f7fd fdfa 	bl	8000b2c <HAL_GetTick>
 8002f38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f3c:	e00b      	b.n	8002f56 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f3e:	f7fd fdf5 	bl	8000b2c <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e2c4      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
 8002f56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f5a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f5e:	2202      	movs	r2, #2
 8002f60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f66:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	fa93 f2a3 	rbit	r2, r3
 8002f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f74:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f7e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f82:	2202      	movs	r2, #2
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	fa93 f2a3 	rbit	r2, r3
 8002f94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f98:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002f9c:	601a      	str	r2, [r3, #0]
  return result;
 8002f9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002fa6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa8:	fab3 f383 	clz	r3, r3
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	095b      	lsrs	r3, r3, #5
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	f043 0302 	orr.w	r3, r3, #2
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d102      	bne.n	8002fc2 <HAL_RCC_OscConfig+0xb4e>
 8002fbc:	4b43      	ldr	r3, [pc, #268]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	e013      	b.n	8002fea <HAL_RCC_OscConfig+0xb76>
 8002fc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002fca:	2202      	movs	r2, #2
 8002fcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	fa93 f2a3 	rbit	r2, r3
 8002fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	4b39      	ldr	r3, [pc, #228]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8002fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002fee:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	6011      	str	r1, [r2, #0]
 8002ff6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ffa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	fa92 f1a2 	rbit	r1, r2
 8003004:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003008:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800300c:	6011      	str	r1, [r2, #0]
  return result;
 800300e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003012:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	fab2 f282 	clz	r2, r2
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	f002 021f 	and.w	r2, r2, #31
 8003028:	2101      	movs	r1, #1
 800302a:	fa01 f202 	lsl.w	r2, r1, r2
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d184      	bne.n	8002f3e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003034:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003038:	2b01      	cmp	r3, #1
 800303a:	d105      	bne.n	8003048 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800303c:	4b23      	ldr	r3, [pc, #140]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	4a22      	ldr	r2, [pc, #136]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 8003042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003046:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	69db      	ldr	r3, [r3, #28]
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 8242 	beq.w	80034de <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800305a:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <HAL_RCC_OscConfig+0xc58>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f003 030c 	and.w	r3, r3, #12
 8003062:	2b08      	cmp	r3, #8
 8003064:	f000 8213 	beq.w	800348e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	2b02      	cmp	r3, #2
 8003076:	f040 8162 	bne.w	800333e <HAL_RCC_OscConfig+0xeca>
 800307a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003082:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003086:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003088:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800308c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	fa93 f2a3 	rbit	r2, r3
 8003096:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800309a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800309e:	601a      	str	r2, [r3, #0]
  return result;
 80030a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80030a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	461a      	mov	r2, r3
 80030bc:	2300      	movs	r3, #0
 80030be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c0:	f7fd fd34 	bl	8000b2c <HAL_GetTick>
 80030c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030c8:	e00c      	b.n	80030e4 <HAL_RCC_OscConfig+0xc70>
 80030ca:	bf00      	nop
 80030cc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d0:	f7fd fd2c 	bl	8000b2c <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e1fd      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
 80030e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80030ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	fa93 f2a3 	rbit	r2, r3
 8003100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003104:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003108:	601a      	str	r2, [r3, #0]
  return result;
 800310a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800310e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003112:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003114:	fab3 f383 	clz	r3, r3
 8003118:	b2db      	uxtb	r3, r3
 800311a:	095b      	lsrs	r3, r3, #5
 800311c:	b2db      	uxtb	r3, r3
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	b2db      	uxtb	r3, r3
 8003124:	2b01      	cmp	r3, #1
 8003126:	d102      	bne.n	800312e <HAL_RCC_OscConfig+0xcba>
 8003128:	4bb0      	ldr	r3, [pc, #704]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	e027      	b.n	800317e <HAL_RCC_OscConfig+0xd0a>
 800312e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003132:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003136:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800313a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003140:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	fa93 f2a3 	rbit	r2, r3
 800314a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800314e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003158:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800315c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003166:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	fa93 f2a3 	rbit	r2, r3
 8003170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003174:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	4b9c      	ldr	r3, [pc, #624]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 800317c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003182:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003186:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800318a:	6011      	str	r1, [r2, #0]
 800318c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003190:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003194:	6812      	ldr	r2, [r2, #0]
 8003196:	fa92 f1a2 	rbit	r1, r2
 800319a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800319e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031a2:	6011      	str	r1, [r2, #0]
  return result;
 80031a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031a8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031ac:	6812      	ldr	r2, [r2, #0]
 80031ae:	fab2 f282 	clz	r2, r2
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	f042 0220 	orr.w	r2, r2, #32
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	f002 021f 	and.w	r2, r2, #31
 80031be:	2101      	movs	r1, #1
 80031c0:	fa01 f202 	lsl.w	r2, r1, r2
 80031c4:	4013      	ands	r3, r2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d182      	bne.n	80030d0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ca:	4b88      	ldr	r3, [pc, #544]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80031d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80031de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	430b      	orrs	r3, r1
 80031ec:	497f      	ldr	r1, [pc, #508]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	604b      	str	r3, [r1, #4]
 80031f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80031fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003204:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	fa93 f2a3 	rbit	r2, r3
 800320e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003212:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003216:	601a      	str	r2, [r3, #0]
  return result;
 8003218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003220:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003222:	fab3 f383 	clz	r3, r3
 8003226:	b2db      	uxtb	r3, r3
 8003228:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800322c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	461a      	mov	r2, r3
 8003234:	2301      	movs	r3, #1
 8003236:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003238:	f7fd fc78 	bl	8000b2c <HAL_GetTick>
 800323c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003240:	e009      	b.n	8003256 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003242:	f7fd fc73 	bl	8000b2c <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e144      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
 8003256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800325a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800325e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003262:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003268:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	fa93 f2a3 	rbit	r2, r3
 8003272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003276:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800327a:	601a      	str	r2, [r3, #0]
  return result;
 800327c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003280:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003284:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	095b      	lsrs	r3, r3, #5
 800328e:	b2db      	uxtb	r3, r3
 8003290:	f043 0301 	orr.w	r3, r3, #1
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b01      	cmp	r3, #1
 8003298:	d102      	bne.n	80032a0 <HAL_RCC_OscConfig+0xe2c>
 800329a:	4b54      	ldr	r3, [pc, #336]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	e027      	b.n	80032f0 <HAL_RCC_OscConfig+0xe7c>
 80032a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80032a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032b2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	fa93 f2a3 	rbit	r2, r3
 80032bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ca:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80032ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	fa93 f2a3 	rbit	r2, r3
 80032e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	4b3f      	ldr	r3, [pc, #252]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032f4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80032f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032fc:	6011      	str	r1, [r2, #0]
 80032fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003302:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	fa92 f1a2 	rbit	r1, r2
 800330c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003310:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003314:	6011      	str	r1, [r2, #0]
  return result;
 8003316:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800331a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800331e:	6812      	ldr	r2, [r2, #0]
 8003320:	fab2 f282 	clz	r2, r2
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	f042 0220 	orr.w	r2, r2, #32
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	f002 021f 	and.w	r2, r2, #31
 8003330:	2101      	movs	r1, #1
 8003332:	fa01 f202 	lsl.w	r2, r1, r2
 8003336:	4013      	ands	r3, r2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d082      	beq.n	8003242 <HAL_RCC_OscConfig+0xdce>
 800333c:	e0cf      	b.n	80034de <HAL_RCC_OscConfig+0x106a>
 800333e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003342:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003346:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800334a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003350:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	fa93 f2a3 	rbit	r2, r3
 800335a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003362:	601a      	str	r2, [r3, #0]
  return result;
 8003364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003368:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800336c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336e:	fab3 f383 	clz	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003378:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	461a      	mov	r2, r3
 8003380:	2300      	movs	r3, #0
 8003382:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003384:	f7fd fbd2 	bl	8000b2c <HAL_GetTick>
 8003388:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800338c:	e009      	b.n	80033a2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800338e:	f7fd fbcd 	bl	8000b2c <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e09e      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
 80033a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033b4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	fa93 f2a3 	rbit	r2, r3
 80033be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80033c6:	601a      	str	r2, [r3, #0]
  return result;
 80033c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033cc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80033d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	f043 0301 	orr.w	r3, r3, #1
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d104      	bne.n	80033f0 <HAL_RCC_OscConfig+0xf7c>
 80033e6:	4b01      	ldr	r3, [pc, #4]	; (80033ec <HAL_RCC_OscConfig+0xf78>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	e029      	b.n	8003440 <HAL_RCC_OscConfig+0xfcc>
 80033ec:	40021000 	.word	0x40021000
 80033f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80033f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003402:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	fa93 f2a3 	rbit	r2, r3
 800340c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003410:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800341e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003428:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	fa93 f2a3 	rbit	r2, r3
 8003432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003436:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	4b2b      	ldr	r3, [pc, #172]	; (80034ec <HAL_RCC_OscConfig+0x1078>)
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003444:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003448:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800344c:	6011      	str	r1, [r2, #0]
 800344e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003452:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	fa92 f1a2 	rbit	r1, r2
 800345c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003460:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003464:	6011      	str	r1, [r2, #0]
  return result;
 8003466:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800346a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	fab2 f282 	clz	r2, r2
 8003474:	b2d2      	uxtb	r2, r2
 8003476:	f042 0220 	orr.w	r2, r2, #32
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	f002 021f 	and.w	r2, r2, #31
 8003480:	2101      	movs	r1, #1
 8003482:	fa01 f202 	lsl.w	r2, r1, r2
 8003486:	4013      	ands	r3, r2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d180      	bne.n	800338e <HAL_RCC_OscConfig+0xf1a>
 800348c:	e027      	b.n	80034de <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800348e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003492:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e01e      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034a2:	4b12      	ldr	r3, [pc, #72]	; (80034ec <HAL_RCC_OscConfig+0x1078>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034ae:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d10b      	bne.n	80034da <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80034c2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d001      	beq.n	80034de <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40021000 	.word	0x40021000

080034f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b09e      	sub	sp, #120	; 0x78
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e162      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003508:	4b90      	ldr	r3, [pc, #576]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d910      	bls.n	8003538 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003516:	4b8d      	ldr	r3, [pc, #564]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f023 0207 	bic.w	r2, r3, #7
 800351e:	498b      	ldr	r1, [pc, #556]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	4313      	orrs	r3, r2
 8003524:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003526:	4b89      	ldr	r3, [pc, #548]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e14a      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003544:	4b82      	ldr	r3, [pc, #520]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	497f      	ldr	r1, [pc, #508]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003552:	4313      	orrs	r3, r2
 8003554:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 80dc 	beq.w	800371c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d13c      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xf6>
 800356c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003570:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003574:	fa93 f3a3 	rbit	r3, r3
 8003578:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800357a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357c:	fab3 f383 	clz	r3, r3
 8003580:	b2db      	uxtb	r3, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	b2db      	uxtb	r3, r3
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b01      	cmp	r3, #1
 800358e:	d102      	bne.n	8003596 <HAL_RCC_ClockConfig+0xa6>
 8003590:	4b6f      	ldr	r3, [pc, #444]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	e00f      	b.n	80035b6 <HAL_RCC_ClockConfig+0xc6>
 8003596:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800359a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800359e:	fa93 f3a3 	rbit	r3, r3
 80035a2:	667b      	str	r3, [r7, #100]	; 0x64
 80035a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035a8:	663b      	str	r3, [r7, #96]	; 0x60
 80035aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035ac:	fa93 f3a3 	rbit	r3, r3
 80035b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035b2:	4b67      	ldr	r3, [pc, #412]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035ba:	65ba      	str	r2, [r7, #88]	; 0x58
 80035bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035be:	fa92 f2a2 	rbit	r2, r2
 80035c2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80035c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80035c6:	fab2 f282 	clz	r2, r2
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	f042 0220 	orr.w	r2, r2, #32
 80035d0:	b2d2      	uxtb	r2, r2
 80035d2:	f002 021f 	and.w	r2, r2, #31
 80035d6:	2101      	movs	r1, #1
 80035d8:	fa01 f202 	lsl.w	r2, r1, r2
 80035dc:	4013      	ands	r3, r2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d17b      	bne.n	80036da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e0f3      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d13c      	bne.n	8003668 <HAL_RCC_ClockConfig+0x178>
 80035ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035f2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fe:	fab3 f383 	clz	r3, r3
 8003602:	b2db      	uxtb	r3, r3
 8003604:	095b      	lsrs	r3, r3, #5
 8003606:	b2db      	uxtb	r3, r3
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b01      	cmp	r3, #1
 8003610:	d102      	bne.n	8003618 <HAL_RCC_ClockConfig+0x128>
 8003612:	4b4f      	ldr	r3, [pc, #316]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	e00f      	b.n	8003638 <HAL_RCC_ClockConfig+0x148>
 8003618:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800361c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	647b      	str	r3, [r7, #68]	; 0x44
 8003626:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800362a:	643b      	str	r3, [r7, #64]	; 0x40
 800362c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800362e:	fa93 f3a3 	rbit	r3, r3
 8003632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003634:	4b46      	ldr	r3, [pc, #280]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800363c:	63ba      	str	r2, [r7, #56]	; 0x38
 800363e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003640:	fa92 f2a2 	rbit	r2, r2
 8003644:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003648:	fab2 f282 	clz	r2, r2
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	f042 0220 	orr.w	r2, r2, #32
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	f002 021f 	and.w	r2, r2, #31
 8003658:	2101      	movs	r1, #1
 800365a:	fa01 f202 	lsl.w	r2, r1, r2
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d13a      	bne.n	80036da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0b2      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
 8003668:	2302      	movs	r3, #2
 800366a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003676:	fab3 f383 	clz	r3, r3
 800367a:	b2db      	uxtb	r3, r3
 800367c:	095b      	lsrs	r3, r3, #5
 800367e:	b2db      	uxtb	r3, r3
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d102      	bne.n	8003690 <HAL_RCC_ClockConfig+0x1a0>
 800368a:	4b31      	ldr	r3, [pc, #196]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	e00d      	b.n	80036ac <HAL_RCC_ClockConfig+0x1bc>
 8003690:	2302      	movs	r3, #2
 8003692:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003696:	fa93 f3a3 	rbit	r3, r3
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
 800369c:	2302      	movs	r3, #2
 800369e:	623b      	str	r3, [r7, #32]
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	61fb      	str	r3, [r7, #28]
 80036a8:	4b29      	ldr	r3, [pc, #164]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	2202      	movs	r2, #2
 80036ae:	61ba      	str	r2, [r7, #24]
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	fa92 f2a2 	rbit	r2, r2
 80036b6:	617a      	str	r2, [r7, #20]
  return result;
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	fab2 f282 	clz	r2, r2
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	f042 0220 	orr.w	r2, r2, #32
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	f002 021f 	and.w	r2, r2, #31
 80036ca:	2101      	movs	r1, #1
 80036cc:	fa01 f202 	lsl.w	r2, r1, r2
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e079      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036da:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f023 0203 	bic.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	491a      	ldr	r1, [pc, #104]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036ec:	f7fd fa1e 	bl	8000b2c <HAL_GetTick>
 80036f0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f2:	e00a      	b.n	800370a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f4:	f7fd fa1a 	bl	8000b2c <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003702:	4293      	cmp	r3, r2
 8003704:	d901      	bls.n	800370a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e061      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370a:	4b11      	ldr	r3, [pc, #68]	; (8003750 <HAL_RCC_ClockConfig+0x260>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 020c 	and.w	r2, r3, #12
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	429a      	cmp	r2, r3
 800371a:	d1eb      	bne.n	80036f4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800371c:	4b0b      	ldr	r3, [pc, #44]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d214      	bcs.n	8003754 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372a:	4b08      	ldr	r3, [pc, #32]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 0207 	bic.w	r2, r3, #7
 8003732:	4906      	ldr	r1, [pc, #24]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	4313      	orrs	r3, r2
 8003738:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b04      	ldr	r3, [pc, #16]	; (800374c <HAL_RCC_ClockConfig+0x25c>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d005      	beq.n	8003754 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e040      	b.n	80037ce <HAL_RCC_ClockConfig+0x2de>
 800374c:	40022000 	.word	0x40022000
 8003750:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d008      	beq.n	8003772 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003760:	4b1d      	ldr	r3, [pc, #116]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	491a      	ldr	r1, [pc, #104]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 800376e:	4313      	orrs	r3, r2
 8003770:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d009      	beq.n	8003792 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800377e:	4b16      	ldr	r3, [pc, #88]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4912      	ldr	r1, [pc, #72]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 800378e:	4313      	orrs	r3, r2
 8003790:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003792:	f000 f829 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 8003796:	4601      	mov	r1, r0
 8003798:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <HAL_RCC_ClockConfig+0x2e8>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037a0:	22f0      	movs	r2, #240	; 0xf0
 80037a2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	fa92 f2a2 	rbit	r2, r2
 80037aa:	60fa      	str	r2, [r7, #12]
  return result;
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	fab2 f282 	clz	r2, r2
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	40d3      	lsrs	r3, r2
 80037b6:	4a09      	ldr	r2, [pc, #36]	; (80037dc <HAL_RCC_ClockConfig+0x2ec>)
 80037b8:	5cd3      	ldrb	r3, [r2, r3]
 80037ba:	fa21 f303 	lsr.w	r3, r1, r3
 80037be:	4a08      	ldr	r2, [pc, #32]	; (80037e0 <HAL_RCC_ClockConfig+0x2f0>)
 80037c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80037c2:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <HAL_RCC_ClockConfig+0x2f4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fd f96c 	bl	8000aa4 <HAL_InitTick>
  
  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3778      	adds	r7, #120	; 0x78
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40021000 	.word	0x40021000
 80037dc:	08004580 	.word	0x08004580
 80037e0:	20000040 	.word	0x20000040
 80037e4:	20000044 	.word	0x20000044

080037e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b08b      	sub	sp, #44	; 0x2c
 80037ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61fb      	str	r3, [r7, #28]
 80037f2:	2300      	movs	r3, #0
 80037f4:	61bb      	str	r3, [r7, #24]
 80037f6:	2300      	movs	r3, #0
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003802:	4b29      	ldr	r3, [pc, #164]	; (80038a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 030c 	and.w	r3, r3, #12
 800380e:	2b04      	cmp	r3, #4
 8003810:	d002      	beq.n	8003818 <HAL_RCC_GetSysClockFreq+0x30>
 8003812:	2b08      	cmp	r3, #8
 8003814:	d003      	beq.n	800381e <HAL_RCC_GetSysClockFreq+0x36>
 8003816:	e03c      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003818:	4b24      	ldr	r3, [pc, #144]	; (80038ac <HAL_RCC_GetSysClockFreq+0xc4>)
 800381a:	623b      	str	r3, [r7, #32]
      break;
 800381c:	e03c      	b.n	8003898 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003824:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003828:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	fa92 f2a2 	rbit	r2, r2
 8003830:	607a      	str	r2, [r7, #4]
  return result;
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	fab2 f282 	clz	r2, r2
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	40d3      	lsrs	r3, r2
 800383c:	4a1c      	ldr	r2, [pc, #112]	; (80038b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800383e:	5cd3      	ldrb	r3, [r2, r3]
 8003840:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003842:	4b19      	ldr	r3, [pc, #100]	; (80038a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	220f      	movs	r2, #15
 800384c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	fa92 f2a2 	rbit	r2, r2
 8003854:	60fa      	str	r2, [r7, #12]
  return result;
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	fab2 f282 	clz	r2, r2
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	40d3      	lsrs	r3, r2
 8003860:	4a14      	ldr	r2, [pc, #80]	; (80038b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003862:	5cd3      	ldrb	r3, [r2, r3]
 8003864:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003870:	4a0e      	ldr	r2, [pc, #56]	; (80038ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	fbb2 f2f3 	udiv	r2, r2, r3
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	627b      	str	r3, [r7, #36]	; 0x24
 8003880:	e004      	b.n	800388c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	4a0c      	ldr	r2, [pc, #48]	; (80038b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003886:	fb02 f303 	mul.w	r3, r2, r3
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	623b      	str	r3, [r7, #32]
      break;
 8003890:	e002      	b.n	8003898 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003892:	4b06      	ldr	r3, [pc, #24]	; (80038ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003894:	623b      	str	r3, [r7, #32]
      break;
 8003896:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003898:	6a3b      	ldr	r3, [r7, #32]
}
 800389a:	4618      	mov	r0, r3
 800389c:	372c      	adds	r7, #44	; 0x2c
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	40021000 	.word	0x40021000
 80038ac:	007a1200 	.word	0x007a1200
 80038b0:	08004590 	.word	0x08004590
 80038b4:	080045a0 	.word	0x080045a0
 80038b8:	003d0900 	.word	0x003d0900

080038bc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b092      	sub	sp, #72	; 0x48
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80038cc:	2300      	movs	r3, #0
 80038ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 80d4 	beq.w	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038e0:	4b4e      	ldr	r3, [pc, #312]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10e      	bne.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ec:	4b4b      	ldr	r3, [pc, #300]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	4a4a      	ldr	r2, [pc, #296]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f6:	61d3      	str	r3, [r2, #28]
 80038f8:	4b48      	ldr	r3, [pc, #288]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003904:	2301      	movs	r3, #1
 8003906:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800390a:	4b45      	ldr	r3, [pc, #276]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003912:	2b00      	cmp	r3, #0
 8003914:	d118      	bne.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003916:	4b42      	ldr	r3, [pc, #264]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a41      	ldr	r2, [pc, #260]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800391c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003920:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003922:	f7fd f903 	bl	8000b2c <HAL_GetTick>
 8003926:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003928:	e008      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800392a:	f7fd f8ff 	bl	8000b2c <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b64      	cmp	r3, #100	; 0x64
 8003936:	d901      	bls.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e169      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393c:	4b38      	ldr	r3, [pc, #224]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003948:	4b34      	ldr	r3, [pc, #208]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394a:	6a1b      	ldr	r3, [r3, #32]
 800394c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003950:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8084 	beq.w	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003962:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003964:	429a      	cmp	r2, r3
 8003966:	d07c      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003968:	4b2c      	ldr	r3, [pc, #176]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003970:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003972:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003976:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397a:	fa93 f3a3 	rbit	r3, r3
 800397e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003982:	fab3 f383 	clz	r3, r3
 8003986:	b2db      	uxtb	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	4b26      	ldr	r3, [pc, #152]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800398c:	4413      	add	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	461a      	mov	r2, r3
 8003992:	2301      	movs	r3, #1
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800399a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80039a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039a6:	fab3 f383 	clz	r3, r3
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	4b1d      	ldr	r3, [pc, #116]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	461a      	mov	r2, r3
 80039b6:	2300      	movs	r3, #0
 80039b8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039ba:	4a18      	ldr	r2, [pc, #96]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039be:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d04b      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ca:	f7fd f8af 	bl	8000b2c <HAL_GetTick>
 80039ce:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039d0:	e00a      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d2:	f7fd f8ab 	bl	8000b2c <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e113      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80039e8:	2302      	movs	r3, #2
 80039ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ee:	fa93 f3a3 	rbit	r3, r3
 80039f2:	627b      	str	r3, [r7, #36]	; 0x24
 80039f4:	2302      	movs	r3, #2
 80039f6:	623b      	str	r3, [r7, #32]
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	fa93 f3a3 	rbit	r3, r3
 80039fe:	61fb      	str	r3, [r7, #28]
  return result;
 8003a00:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a02:	fab3 f383 	clz	r3, r3
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	095b      	lsrs	r3, r3, #5
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	f043 0302 	orr.w	r3, r3, #2
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d108      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003a16:	4b01      	ldr	r3, [pc, #4]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	e00d      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	40007000 	.word	0x40007000
 8003a24:	10908100 	.word	0x10908100
 8003a28:	2302      	movs	r3, #2
 8003a2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	fa93 f3a3 	rbit	r3, r3
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	4b78      	ldr	r3, [pc, #480]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a38:	2202      	movs	r2, #2
 8003a3a:	613a      	str	r2, [r7, #16]
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	fa92 f2a2 	rbit	r2, r2
 8003a42:	60fa      	str	r2, [r7, #12]
  return result;
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	fab2 f282 	clz	r2, r2
 8003a4a:	b2d2      	uxtb	r2, r2
 8003a4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	f002 021f 	and.w	r2, r2, #31
 8003a56:	2101      	movs	r1, #1
 8003a58:	fa01 f202 	lsl.w	r2, r1, r2
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d0b7      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003a62:	4b6d      	ldr	r3, [pc, #436]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	496a      	ldr	r1, [pc, #424]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d105      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7c:	4b66      	ldr	r3, [pc, #408]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	4a65      	ldr	r2, [pc, #404]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d008      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a94:	4b60      	ldr	r3, [pc, #384]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a98:	f023 0203 	bic.w	r2, r3, #3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	495d      	ldr	r1, [pc, #372]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d008      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ab2:	4b59      	ldr	r3, [pc, #356]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	4956      	ldr	r1, [pc, #344]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0304 	and.w	r3, r3, #4
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d008      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ad0:	4b51      	ldr	r3, [pc, #324]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	494e      	ldr	r1, [pc, #312]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003aee:	4b4a      	ldr	r3, [pc, #296]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	f023 0210 	bic.w	r2, r3, #16
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	4947      	ldr	r1, [pc, #284]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d008      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003b0c:	4b42      	ldr	r3, [pc, #264]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b18:	493f      	ldr	r1, [pc, #252]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d008      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b2a:	4b3b      	ldr	r3, [pc, #236]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2e:	f023 0220 	bic.w	r2, r3, #32
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	4938      	ldr	r1, [pc, #224]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0308 	and.w	r3, r3, #8
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b48:	4b33      	ldr	r3, [pc, #204]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	4930      	ldr	r1, [pc, #192]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0310 	and.w	r3, r3, #16
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d008      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b66:	4b2c      	ldr	r3, [pc, #176]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	4929      	ldr	r1, [pc, #164]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b84:	4b24      	ldr	r3, [pc, #144]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b90:	4921      	ldr	r1, [pc, #132]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ba2:	4b1d      	ldr	r3, [pc, #116]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	491a      	ldr	r1, [pc, #104]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003bc0:	4b15      	ldr	r3, [pc, #84]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bcc:	4912      	ldr	r1, [pc, #72]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d008      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003bde:	4b0e      	ldr	r3, [pc, #56]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bea:	490b      	ldr	r1, [pc, #44]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d008      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003bfc:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c00:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c08:	4903      	ldr	r1, [pc, #12]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3748      	adds	r7, #72	; 0x48
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40021000 	.word	0x40021000

08003c1c <__errno>:
 8003c1c:	4b01      	ldr	r3, [pc, #4]	; (8003c24 <__errno+0x8>)
 8003c1e:	6818      	ldr	r0, [r3, #0]
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	2000004c 	.word	0x2000004c

08003c28 <__libc_init_array>:
 8003c28:	b570      	push	{r4, r5, r6, lr}
 8003c2a:	4d0d      	ldr	r5, [pc, #52]	; (8003c60 <__libc_init_array+0x38>)
 8003c2c:	4c0d      	ldr	r4, [pc, #52]	; (8003c64 <__libc_init_array+0x3c>)
 8003c2e:	1b64      	subs	r4, r4, r5
 8003c30:	10a4      	asrs	r4, r4, #2
 8003c32:	2600      	movs	r6, #0
 8003c34:	42a6      	cmp	r6, r4
 8003c36:	d109      	bne.n	8003c4c <__libc_init_array+0x24>
 8003c38:	4d0b      	ldr	r5, [pc, #44]	; (8003c68 <__libc_init_array+0x40>)
 8003c3a:	4c0c      	ldr	r4, [pc, #48]	; (8003c6c <__libc_init_array+0x44>)
 8003c3c:	f000 fc8e 	bl	800455c <_init>
 8003c40:	1b64      	subs	r4, r4, r5
 8003c42:	10a4      	asrs	r4, r4, #2
 8003c44:	2600      	movs	r6, #0
 8003c46:	42a6      	cmp	r6, r4
 8003c48:	d105      	bne.n	8003c56 <__libc_init_array+0x2e>
 8003c4a:	bd70      	pop	{r4, r5, r6, pc}
 8003c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c50:	4798      	blx	r3
 8003c52:	3601      	adds	r6, #1
 8003c54:	e7ee      	b.n	8003c34 <__libc_init_array+0xc>
 8003c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c5a:	4798      	blx	r3
 8003c5c:	3601      	adds	r6, #1
 8003c5e:	e7f2      	b.n	8003c46 <__libc_init_array+0x1e>
 8003c60:	080045e4 	.word	0x080045e4
 8003c64:	080045e4 	.word	0x080045e4
 8003c68:	080045e4 	.word	0x080045e4
 8003c6c:	080045e8 	.word	0x080045e8

08003c70 <memset>:
 8003c70:	4402      	add	r2, r0
 8003c72:	4603      	mov	r3, r0
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d100      	bne.n	8003c7a <memset+0xa>
 8003c78:	4770      	bx	lr
 8003c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c7e:	e7f9      	b.n	8003c74 <memset+0x4>

08003c80 <siprintf>:
 8003c80:	b40e      	push	{r1, r2, r3}
 8003c82:	b500      	push	{lr}
 8003c84:	b09c      	sub	sp, #112	; 0x70
 8003c86:	ab1d      	add	r3, sp, #116	; 0x74
 8003c88:	9002      	str	r0, [sp, #8]
 8003c8a:	9006      	str	r0, [sp, #24]
 8003c8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c90:	4809      	ldr	r0, [pc, #36]	; (8003cb8 <siprintf+0x38>)
 8003c92:	9107      	str	r1, [sp, #28]
 8003c94:	9104      	str	r1, [sp, #16]
 8003c96:	4909      	ldr	r1, [pc, #36]	; (8003cbc <siprintf+0x3c>)
 8003c98:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c9c:	9105      	str	r1, [sp, #20]
 8003c9e:	6800      	ldr	r0, [r0, #0]
 8003ca0:	9301      	str	r3, [sp, #4]
 8003ca2:	a902      	add	r1, sp, #8
 8003ca4:	f000 f868 	bl	8003d78 <_svfiprintf_r>
 8003ca8:	9b02      	ldr	r3, [sp, #8]
 8003caa:	2200      	movs	r2, #0
 8003cac:	701a      	strb	r2, [r3, #0]
 8003cae:	b01c      	add	sp, #112	; 0x70
 8003cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cb4:	b003      	add	sp, #12
 8003cb6:	4770      	bx	lr
 8003cb8:	2000004c 	.word	0x2000004c
 8003cbc:	ffff0208 	.word	0xffff0208

08003cc0 <__ssputs_r>:
 8003cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc4:	688e      	ldr	r6, [r1, #8]
 8003cc6:	429e      	cmp	r6, r3
 8003cc8:	4682      	mov	sl, r0
 8003cca:	460c      	mov	r4, r1
 8003ccc:	4690      	mov	r8, r2
 8003cce:	461f      	mov	r7, r3
 8003cd0:	d838      	bhi.n	8003d44 <__ssputs_r+0x84>
 8003cd2:	898a      	ldrh	r2, [r1, #12]
 8003cd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003cd8:	d032      	beq.n	8003d40 <__ssputs_r+0x80>
 8003cda:	6825      	ldr	r5, [r4, #0]
 8003cdc:	6909      	ldr	r1, [r1, #16]
 8003cde:	eba5 0901 	sub.w	r9, r5, r1
 8003ce2:	6965      	ldr	r5, [r4, #20]
 8003ce4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ce8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003cec:	3301      	adds	r3, #1
 8003cee:	444b      	add	r3, r9
 8003cf0:	106d      	asrs	r5, r5, #1
 8003cf2:	429d      	cmp	r5, r3
 8003cf4:	bf38      	it	cc
 8003cf6:	461d      	movcc	r5, r3
 8003cf8:	0553      	lsls	r3, r2, #21
 8003cfa:	d531      	bpl.n	8003d60 <__ssputs_r+0xa0>
 8003cfc:	4629      	mov	r1, r5
 8003cfe:	f000 fb63 	bl	80043c8 <_malloc_r>
 8003d02:	4606      	mov	r6, r0
 8003d04:	b950      	cbnz	r0, 8003d1c <__ssputs_r+0x5c>
 8003d06:	230c      	movs	r3, #12
 8003d08:	f8ca 3000 	str.w	r3, [sl]
 8003d0c:	89a3      	ldrh	r3, [r4, #12]
 8003d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d12:	81a3      	strh	r3, [r4, #12]
 8003d14:	f04f 30ff 	mov.w	r0, #4294967295
 8003d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d1c:	6921      	ldr	r1, [r4, #16]
 8003d1e:	464a      	mov	r2, r9
 8003d20:	f000 fabe 	bl	80042a0 <memcpy>
 8003d24:	89a3      	ldrh	r3, [r4, #12]
 8003d26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d2e:	81a3      	strh	r3, [r4, #12]
 8003d30:	6126      	str	r6, [r4, #16]
 8003d32:	6165      	str	r5, [r4, #20]
 8003d34:	444e      	add	r6, r9
 8003d36:	eba5 0509 	sub.w	r5, r5, r9
 8003d3a:	6026      	str	r6, [r4, #0]
 8003d3c:	60a5      	str	r5, [r4, #8]
 8003d3e:	463e      	mov	r6, r7
 8003d40:	42be      	cmp	r6, r7
 8003d42:	d900      	bls.n	8003d46 <__ssputs_r+0x86>
 8003d44:	463e      	mov	r6, r7
 8003d46:	6820      	ldr	r0, [r4, #0]
 8003d48:	4632      	mov	r2, r6
 8003d4a:	4641      	mov	r1, r8
 8003d4c:	f000 fab6 	bl	80042bc <memmove>
 8003d50:	68a3      	ldr	r3, [r4, #8]
 8003d52:	1b9b      	subs	r3, r3, r6
 8003d54:	60a3      	str	r3, [r4, #8]
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	4433      	add	r3, r6
 8003d5a:	6023      	str	r3, [r4, #0]
 8003d5c:	2000      	movs	r0, #0
 8003d5e:	e7db      	b.n	8003d18 <__ssputs_r+0x58>
 8003d60:	462a      	mov	r2, r5
 8003d62:	f000 fba5 	bl	80044b0 <_realloc_r>
 8003d66:	4606      	mov	r6, r0
 8003d68:	2800      	cmp	r0, #0
 8003d6a:	d1e1      	bne.n	8003d30 <__ssputs_r+0x70>
 8003d6c:	6921      	ldr	r1, [r4, #16]
 8003d6e:	4650      	mov	r0, sl
 8003d70:	f000 fabe 	bl	80042f0 <_free_r>
 8003d74:	e7c7      	b.n	8003d06 <__ssputs_r+0x46>
	...

08003d78 <_svfiprintf_r>:
 8003d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d7c:	4698      	mov	r8, r3
 8003d7e:	898b      	ldrh	r3, [r1, #12]
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	b09d      	sub	sp, #116	; 0x74
 8003d84:	4607      	mov	r7, r0
 8003d86:	460d      	mov	r5, r1
 8003d88:	4614      	mov	r4, r2
 8003d8a:	d50e      	bpl.n	8003daa <_svfiprintf_r+0x32>
 8003d8c:	690b      	ldr	r3, [r1, #16]
 8003d8e:	b963      	cbnz	r3, 8003daa <_svfiprintf_r+0x32>
 8003d90:	2140      	movs	r1, #64	; 0x40
 8003d92:	f000 fb19 	bl	80043c8 <_malloc_r>
 8003d96:	6028      	str	r0, [r5, #0]
 8003d98:	6128      	str	r0, [r5, #16]
 8003d9a:	b920      	cbnz	r0, 8003da6 <_svfiprintf_r+0x2e>
 8003d9c:	230c      	movs	r3, #12
 8003d9e:	603b      	str	r3, [r7, #0]
 8003da0:	f04f 30ff 	mov.w	r0, #4294967295
 8003da4:	e0d1      	b.n	8003f4a <_svfiprintf_r+0x1d2>
 8003da6:	2340      	movs	r3, #64	; 0x40
 8003da8:	616b      	str	r3, [r5, #20]
 8003daa:	2300      	movs	r3, #0
 8003dac:	9309      	str	r3, [sp, #36]	; 0x24
 8003dae:	2320      	movs	r3, #32
 8003db0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003db4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003db8:	2330      	movs	r3, #48	; 0x30
 8003dba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003f64 <_svfiprintf_r+0x1ec>
 8003dbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003dc2:	f04f 0901 	mov.w	r9, #1
 8003dc6:	4623      	mov	r3, r4
 8003dc8:	469a      	mov	sl, r3
 8003dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003dce:	b10a      	cbz	r2, 8003dd4 <_svfiprintf_r+0x5c>
 8003dd0:	2a25      	cmp	r2, #37	; 0x25
 8003dd2:	d1f9      	bne.n	8003dc8 <_svfiprintf_r+0x50>
 8003dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8003dd8:	d00b      	beq.n	8003df2 <_svfiprintf_r+0x7a>
 8003dda:	465b      	mov	r3, fp
 8003ddc:	4622      	mov	r2, r4
 8003dde:	4629      	mov	r1, r5
 8003de0:	4638      	mov	r0, r7
 8003de2:	f7ff ff6d 	bl	8003cc0 <__ssputs_r>
 8003de6:	3001      	adds	r0, #1
 8003de8:	f000 80aa 	beq.w	8003f40 <_svfiprintf_r+0x1c8>
 8003dec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003dee:	445a      	add	r2, fp
 8003df0:	9209      	str	r2, [sp, #36]	; 0x24
 8003df2:	f89a 3000 	ldrb.w	r3, [sl]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 80a2 	beq.w	8003f40 <_svfiprintf_r+0x1c8>
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8003e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e06:	f10a 0a01 	add.w	sl, sl, #1
 8003e0a:	9304      	str	r3, [sp, #16]
 8003e0c:	9307      	str	r3, [sp, #28]
 8003e0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e12:	931a      	str	r3, [sp, #104]	; 0x68
 8003e14:	4654      	mov	r4, sl
 8003e16:	2205      	movs	r2, #5
 8003e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e1c:	4851      	ldr	r0, [pc, #324]	; (8003f64 <_svfiprintf_r+0x1ec>)
 8003e1e:	f7fc f9d7 	bl	80001d0 <memchr>
 8003e22:	9a04      	ldr	r2, [sp, #16]
 8003e24:	b9d8      	cbnz	r0, 8003e5e <_svfiprintf_r+0xe6>
 8003e26:	06d0      	lsls	r0, r2, #27
 8003e28:	bf44      	itt	mi
 8003e2a:	2320      	movmi	r3, #32
 8003e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e30:	0711      	lsls	r1, r2, #28
 8003e32:	bf44      	itt	mi
 8003e34:	232b      	movmi	r3, #43	; 0x2b
 8003e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8003e3e:	2b2a      	cmp	r3, #42	; 0x2a
 8003e40:	d015      	beq.n	8003e6e <_svfiprintf_r+0xf6>
 8003e42:	9a07      	ldr	r2, [sp, #28]
 8003e44:	4654      	mov	r4, sl
 8003e46:	2000      	movs	r0, #0
 8003e48:	f04f 0c0a 	mov.w	ip, #10
 8003e4c:	4621      	mov	r1, r4
 8003e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e52:	3b30      	subs	r3, #48	; 0x30
 8003e54:	2b09      	cmp	r3, #9
 8003e56:	d94e      	bls.n	8003ef6 <_svfiprintf_r+0x17e>
 8003e58:	b1b0      	cbz	r0, 8003e88 <_svfiprintf_r+0x110>
 8003e5a:	9207      	str	r2, [sp, #28]
 8003e5c:	e014      	b.n	8003e88 <_svfiprintf_r+0x110>
 8003e5e:	eba0 0308 	sub.w	r3, r0, r8
 8003e62:	fa09 f303 	lsl.w	r3, r9, r3
 8003e66:	4313      	orrs	r3, r2
 8003e68:	9304      	str	r3, [sp, #16]
 8003e6a:	46a2      	mov	sl, r4
 8003e6c:	e7d2      	b.n	8003e14 <_svfiprintf_r+0x9c>
 8003e6e:	9b03      	ldr	r3, [sp, #12]
 8003e70:	1d19      	adds	r1, r3, #4
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	9103      	str	r1, [sp, #12]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bfbb      	ittet	lt
 8003e7a:	425b      	neglt	r3, r3
 8003e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8003e80:	9307      	strge	r3, [sp, #28]
 8003e82:	9307      	strlt	r3, [sp, #28]
 8003e84:	bfb8      	it	lt
 8003e86:	9204      	strlt	r2, [sp, #16]
 8003e88:	7823      	ldrb	r3, [r4, #0]
 8003e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8003e8c:	d10c      	bne.n	8003ea8 <_svfiprintf_r+0x130>
 8003e8e:	7863      	ldrb	r3, [r4, #1]
 8003e90:	2b2a      	cmp	r3, #42	; 0x2a
 8003e92:	d135      	bne.n	8003f00 <_svfiprintf_r+0x188>
 8003e94:	9b03      	ldr	r3, [sp, #12]
 8003e96:	1d1a      	adds	r2, r3, #4
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	9203      	str	r2, [sp, #12]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	bfb8      	it	lt
 8003ea0:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ea4:	3402      	adds	r4, #2
 8003ea6:	9305      	str	r3, [sp, #20]
 8003ea8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003f74 <_svfiprintf_r+0x1fc>
 8003eac:	7821      	ldrb	r1, [r4, #0]
 8003eae:	2203      	movs	r2, #3
 8003eb0:	4650      	mov	r0, sl
 8003eb2:	f7fc f98d 	bl	80001d0 <memchr>
 8003eb6:	b140      	cbz	r0, 8003eca <_svfiprintf_r+0x152>
 8003eb8:	2340      	movs	r3, #64	; 0x40
 8003eba:	eba0 000a 	sub.w	r0, r0, sl
 8003ebe:	fa03 f000 	lsl.w	r0, r3, r0
 8003ec2:	9b04      	ldr	r3, [sp, #16]
 8003ec4:	4303      	orrs	r3, r0
 8003ec6:	3401      	adds	r4, #1
 8003ec8:	9304      	str	r3, [sp, #16]
 8003eca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ece:	4826      	ldr	r0, [pc, #152]	; (8003f68 <_svfiprintf_r+0x1f0>)
 8003ed0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003ed4:	2206      	movs	r2, #6
 8003ed6:	f7fc f97b 	bl	80001d0 <memchr>
 8003eda:	2800      	cmp	r0, #0
 8003edc:	d038      	beq.n	8003f50 <_svfiprintf_r+0x1d8>
 8003ede:	4b23      	ldr	r3, [pc, #140]	; (8003f6c <_svfiprintf_r+0x1f4>)
 8003ee0:	bb1b      	cbnz	r3, 8003f2a <_svfiprintf_r+0x1b2>
 8003ee2:	9b03      	ldr	r3, [sp, #12]
 8003ee4:	3307      	adds	r3, #7
 8003ee6:	f023 0307 	bic.w	r3, r3, #7
 8003eea:	3308      	adds	r3, #8
 8003eec:	9303      	str	r3, [sp, #12]
 8003eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ef0:	4433      	add	r3, r6
 8003ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ef4:	e767      	b.n	8003dc6 <_svfiprintf_r+0x4e>
 8003ef6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003efa:	460c      	mov	r4, r1
 8003efc:	2001      	movs	r0, #1
 8003efe:	e7a5      	b.n	8003e4c <_svfiprintf_r+0xd4>
 8003f00:	2300      	movs	r3, #0
 8003f02:	3401      	adds	r4, #1
 8003f04:	9305      	str	r3, [sp, #20]
 8003f06:	4619      	mov	r1, r3
 8003f08:	f04f 0c0a 	mov.w	ip, #10
 8003f0c:	4620      	mov	r0, r4
 8003f0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f12:	3a30      	subs	r2, #48	; 0x30
 8003f14:	2a09      	cmp	r2, #9
 8003f16:	d903      	bls.n	8003f20 <_svfiprintf_r+0x1a8>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0c5      	beq.n	8003ea8 <_svfiprintf_r+0x130>
 8003f1c:	9105      	str	r1, [sp, #20]
 8003f1e:	e7c3      	b.n	8003ea8 <_svfiprintf_r+0x130>
 8003f20:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f24:	4604      	mov	r4, r0
 8003f26:	2301      	movs	r3, #1
 8003f28:	e7f0      	b.n	8003f0c <_svfiprintf_r+0x194>
 8003f2a:	ab03      	add	r3, sp, #12
 8003f2c:	9300      	str	r3, [sp, #0]
 8003f2e:	462a      	mov	r2, r5
 8003f30:	4b0f      	ldr	r3, [pc, #60]	; (8003f70 <_svfiprintf_r+0x1f8>)
 8003f32:	a904      	add	r1, sp, #16
 8003f34:	4638      	mov	r0, r7
 8003f36:	f3af 8000 	nop.w
 8003f3a:	1c42      	adds	r2, r0, #1
 8003f3c:	4606      	mov	r6, r0
 8003f3e:	d1d6      	bne.n	8003eee <_svfiprintf_r+0x176>
 8003f40:	89ab      	ldrh	r3, [r5, #12]
 8003f42:	065b      	lsls	r3, r3, #25
 8003f44:	f53f af2c 	bmi.w	8003da0 <_svfiprintf_r+0x28>
 8003f48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f4a:	b01d      	add	sp, #116	; 0x74
 8003f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f50:	ab03      	add	r3, sp, #12
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	462a      	mov	r2, r5
 8003f56:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <_svfiprintf_r+0x1f8>)
 8003f58:	a904      	add	r1, sp, #16
 8003f5a:	4638      	mov	r0, r7
 8003f5c:	f000 f87a 	bl	8004054 <_printf_i>
 8003f60:	e7eb      	b.n	8003f3a <_svfiprintf_r+0x1c2>
 8003f62:	bf00      	nop
 8003f64:	080045b0 	.word	0x080045b0
 8003f68:	080045ba 	.word	0x080045ba
 8003f6c:	00000000 	.word	0x00000000
 8003f70:	08003cc1 	.word	0x08003cc1
 8003f74:	080045b6 	.word	0x080045b6

08003f78 <_printf_common>:
 8003f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f7c:	4616      	mov	r6, r2
 8003f7e:	4699      	mov	r9, r3
 8003f80:	688a      	ldr	r2, [r1, #8]
 8003f82:	690b      	ldr	r3, [r1, #16]
 8003f84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	bfb8      	it	lt
 8003f8c:	4613      	movlt	r3, r2
 8003f8e:	6033      	str	r3, [r6, #0]
 8003f90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f94:	4607      	mov	r7, r0
 8003f96:	460c      	mov	r4, r1
 8003f98:	b10a      	cbz	r2, 8003f9e <_printf_common+0x26>
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	6033      	str	r3, [r6, #0]
 8003f9e:	6823      	ldr	r3, [r4, #0]
 8003fa0:	0699      	lsls	r1, r3, #26
 8003fa2:	bf42      	ittt	mi
 8003fa4:	6833      	ldrmi	r3, [r6, #0]
 8003fa6:	3302      	addmi	r3, #2
 8003fa8:	6033      	strmi	r3, [r6, #0]
 8003faa:	6825      	ldr	r5, [r4, #0]
 8003fac:	f015 0506 	ands.w	r5, r5, #6
 8003fb0:	d106      	bne.n	8003fc0 <_printf_common+0x48>
 8003fb2:	f104 0a19 	add.w	sl, r4, #25
 8003fb6:	68e3      	ldr	r3, [r4, #12]
 8003fb8:	6832      	ldr	r2, [r6, #0]
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	42ab      	cmp	r3, r5
 8003fbe:	dc26      	bgt.n	800400e <_printf_common+0x96>
 8003fc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fc4:	1e13      	subs	r3, r2, #0
 8003fc6:	6822      	ldr	r2, [r4, #0]
 8003fc8:	bf18      	it	ne
 8003fca:	2301      	movne	r3, #1
 8003fcc:	0692      	lsls	r2, r2, #26
 8003fce:	d42b      	bmi.n	8004028 <_printf_common+0xb0>
 8003fd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fd4:	4649      	mov	r1, r9
 8003fd6:	4638      	mov	r0, r7
 8003fd8:	47c0      	blx	r8
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d01e      	beq.n	800401c <_printf_common+0xa4>
 8003fde:	6823      	ldr	r3, [r4, #0]
 8003fe0:	68e5      	ldr	r5, [r4, #12]
 8003fe2:	6832      	ldr	r2, [r6, #0]
 8003fe4:	f003 0306 	and.w	r3, r3, #6
 8003fe8:	2b04      	cmp	r3, #4
 8003fea:	bf08      	it	eq
 8003fec:	1aad      	subeq	r5, r5, r2
 8003fee:	68a3      	ldr	r3, [r4, #8]
 8003ff0:	6922      	ldr	r2, [r4, #16]
 8003ff2:	bf0c      	ite	eq
 8003ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ff8:	2500      	movne	r5, #0
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	bfc4      	itt	gt
 8003ffe:	1a9b      	subgt	r3, r3, r2
 8004000:	18ed      	addgt	r5, r5, r3
 8004002:	2600      	movs	r6, #0
 8004004:	341a      	adds	r4, #26
 8004006:	42b5      	cmp	r5, r6
 8004008:	d11a      	bne.n	8004040 <_printf_common+0xc8>
 800400a:	2000      	movs	r0, #0
 800400c:	e008      	b.n	8004020 <_printf_common+0xa8>
 800400e:	2301      	movs	r3, #1
 8004010:	4652      	mov	r2, sl
 8004012:	4649      	mov	r1, r9
 8004014:	4638      	mov	r0, r7
 8004016:	47c0      	blx	r8
 8004018:	3001      	adds	r0, #1
 800401a:	d103      	bne.n	8004024 <_printf_common+0xac>
 800401c:	f04f 30ff 	mov.w	r0, #4294967295
 8004020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004024:	3501      	adds	r5, #1
 8004026:	e7c6      	b.n	8003fb6 <_printf_common+0x3e>
 8004028:	18e1      	adds	r1, r4, r3
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	2030      	movs	r0, #48	; 0x30
 800402e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004032:	4422      	add	r2, r4
 8004034:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004038:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800403c:	3302      	adds	r3, #2
 800403e:	e7c7      	b.n	8003fd0 <_printf_common+0x58>
 8004040:	2301      	movs	r3, #1
 8004042:	4622      	mov	r2, r4
 8004044:	4649      	mov	r1, r9
 8004046:	4638      	mov	r0, r7
 8004048:	47c0      	blx	r8
 800404a:	3001      	adds	r0, #1
 800404c:	d0e6      	beq.n	800401c <_printf_common+0xa4>
 800404e:	3601      	adds	r6, #1
 8004050:	e7d9      	b.n	8004006 <_printf_common+0x8e>
	...

08004054 <_printf_i>:
 8004054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004058:	7e0f      	ldrb	r7, [r1, #24]
 800405a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800405c:	2f78      	cmp	r7, #120	; 0x78
 800405e:	4691      	mov	r9, r2
 8004060:	4680      	mov	r8, r0
 8004062:	460c      	mov	r4, r1
 8004064:	469a      	mov	sl, r3
 8004066:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800406a:	d807      	bhi.n	800407c <_printf_i+0x28>
 800406c:	2f62      	cmp	r7, #98	; 0x62
 800406e:	d80a      	bhi.n	8004086 <_printf_i+0x32>
 8004070:	2f00      	cmp	r7, #0
 8004072:	f000 80d8 	beq.w	8004226 <_printf_i+0x1d2>
 8004076:	2f58      	cmp	r7, #88	; 0x58
 8004078:	f000 80a3 	beq.w	80041c2 <_printf_i+0x16e>
 800407c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004080:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004084:	e03a      	b.n	80040fc <_printf_i+0xa8>
 8004086:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800408a:	2b15      	cmp	r3, #21
 800408c:	d8f6      	bhi.n	800407c <_printf_i+0x28>
 800408e:	a101      	add	r1, pc, #4	; (adr r1, 8004094 <_printf_i+0x40>)
 8004090:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004094:	080040ed 	.word	0x080040ed
 8004098:	08004101 	.word	0x08004101
 800409c:	0800407d 	.word	0x0800407d
 80040a0:	0800407d 	.word	0x0800407d
 80040a4:	0800407d 	.word	0x0800407d
 80040a8:	0800407d 	.word	0x0800407d
 80040ac:	08004101 	.word	0x08004101
 80040b0:	0800407d 	.word	0x0800407d
 80040b4:	0800407d 	.word	0x0800407d
 80040b8:	0800407d 	.word	0x0800407d
 80040bc:	0800407d 	.word	0x0800407d
 80040c0:	0800420d 	.word	0x0800420d
 80040c4:	08004131 	.word	0x08004131
 80040c8:	080041ef 	.word	0x080041ef
 80040cc:	0800407d 	.word	0x0800407d
 80040d0:	0800407d 	.word	0x0800407d
 80040d4:	0800422f 	.word	0x0800422f
 80040d8:	0800407d 	.word	0x0800407d
 80040dc:	08004131 	.word	0x08004131
 80040e0:	0800407d 	.word	0x0800407d
 80040e4:	0800407d 	.word	0x0800407d
 80040e8:	080041f7 	.word	0x080041f7
 80040ec:	682b      	ldr	r3, [r5, #0]
 80040ee:	1d1a      	adds	r2, r3, #4
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	602a      	str	r2, [r5, #0]
 80040f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0a3      	b.n	8004248 <_printf_i+0x1f4>
 8004100:	6820      	ldr	r0, [r4, #0]
 8004102:	6829      	ldr	r1, [r5, #0]
 8004104:	0606      	lsls	r6, r0, #24
 8004106:	f101 0304 	add.w	r3, r1, #4
 800410a:	d50a      	bpl.n	8004122 <_printf_i+0xce>
 800410c:	680e      	ldr	r6, [r1, #0]
 800410e:	602b      	str	r3, [r5, #0]
 8004110:	2e00      	cmp	r6, #0
 8004112:	da03      	bge.n	800411c <_printf_i+0xc8>
 8004114:	232d      	movs	r3, #45	; 0x2d
 8004116:	4276      	negs	r6, r6
 8004118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800411c:	485e      	ldr	r0, [pc, #376]	; (8004298 <_printf_i+0x244>)
 800411e:	230a      	movs	r3, #10
 8004120:	e019      	b.n	8004156 <_printf_i+0x102>
 8004122:	680e      	ldr	r6, [r1, #0]
 8004124:	602b      	str	r3, [r5, #0]
 8004126:	f010 0f40 	tst.w	r0, #64	; 0x40
 800412a:	bf18      	it	ne
 800412c:	b236      	sxthne	r6, r6
 800412e:	e7ef      	b.n	8004110 <_printf_i+0xbc>
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	6820      	ldr	r0, [r4, #0]
 8004134:	1d19      	adds	r1, r3, #4
 8004136:	6029      	str	r1, [r5, #0]
 8004138:	0601      	lsls	r1, r0, #24
 800413a:	d501      	bpl.n	8004140 <_printf_i+0xec>
 800413c:	681e      	ldr	r6, [r3, #0]
 800413e:	e002      	b.n	8004146 <_printf_i+0xf2>
 8004140:	0646      	lsls	r6, r0, #25
 8004142:	d5fb      	bpl.n	800413c <_printf_i+0xe8>
 8004144:	881e      	ldrh	r6, [r3, #0]
 8004146:	4854      	ldr	r0, [pc, #336]	; (8004298 <_printf_i+0x244>)
 8004148:	2f6f      	cmp	r7, #111	; 0x6f
 800414a:	bf0c      	ite	eq
 800414c:	2308      	moveq	r3, #8
 800414e:	230a      	movne	r3, #10
 8004150:	2100      	movs	r1, #0
 8004152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004156:	6865      	ldr	r5, [r4, #4]
 8004158:	60a5      	str	r5, [r4, #8]
 800415a:	2d00      	cmp	r5, #0
 800415c:	bfa2      	ittt	ge
 800415e:	6821      	ldrge	r1, [r4, #0]
 8004160:	f021 0104 	bicge.w	r1, r1, #4
 8004164:	6021      	strge	r1, [r4, #0]
 8004166:	b90e      	cbnz	r6, 800416c <_printf_i+0x118>
 8004168:	2d00      	cmp	r5, #0
 800416a:	d04d      	beq.n	8004208 <_printf_i+0x1b4>
 800416c:	4615      	mov	r5, r2
 800416e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004172:	fb03 6711 	mls	r7, r3, r1, r6
 8004176:	5dc7      	ldrb	r7, [r0, r7]
 8004178:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800417c:	4637      	mov	r7, r6
 800417e:	42bb      	cmp	r3, r7
 8004180:	460e      	mov	r6, r1
 8004182:	d9f4      	bls.n	800416e <_printf_i+0x11a>
 8004184:	2b08      	cmp	r3, #8
 8004186:	d10b      	bne.n	80041a0 <_printf_i+0x14c>
 8004188:	6823      	ldr	r3, [r4, #0]
 800418a:	07de      	lsls	r6, r3, #31
 800418c:	d508      	bpl.n	80041a0 <_printf_i+0x14c>
 800418e:	6923      	ldr	r3, [r4, #16]
 8004190:	6861      	ldr	r1, [r4, #4]
 8004192:	4299      	cmp	r1, r3
 8004194:	bfde      	ittt	le
 8004196:	2330      	movle	r3, #48	; 0x30
 8004198:	f805 3c01 	strble.w	r3, [r5, #-1]
 800419c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041a0:	1b52      	subs	r2, r2, r5
 80041a2:	6122      	str	r2, [r4, #16]
 80041a4:	f8cd a000 	str.w	sl, [sp]
 80041a8:	464b      	mov	r3, r9
 80041aa:	aa03      	add	r2, sp, #12
 80041ac:	4621      	mov	r1, r4
 80041ae:	4640      	mov	r0, r8
 80041b0:	f7ff fee2 	bl	8003f78 <_printf_common>
 80041b4:	3001      	adds	r0, #1
 80041b6:	d14c      	bne.n	8004252 <_printf_i+0x1fe>
 80041b8:	f04f 30ff 	mov.w	r0, #4294967295
 80041bc:	b004      	add	sp, #16
 80041be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041c2:	4835      	ldr	r0, [pc, #212]	; (8004298 <_printf_i+0x244>)
 80041c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041c8:	6829      	ldr	r1, [r5, #0]
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80041d0:	6029      	str	r1, [r5, #0]
 80041d2:	061d      	lsls	r5, r3, #24
 80041d4:	d514      	bpl.n	8004200 <_printf_i+0x1ac>
 80041d6:	07df      	lsls	r7, r3, #31
 80041d8:	bf44      	itt	mi
 80041da:	f043 0320 	orrmi.w	r3, r3, #32
 80041de:	6023      	strmi	r3, [r4, #0]
 80041e0:	b91e      	cbnz	r6, 80041ea <_printf_i+0x196>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	f023 0320 	bic.w	r3, r3, #32
 80041e8:	6023      	str	r3, [r4, #0]
 80041ea:	2310      	movs	r3, #16
 80041ec:	e7b0      	b.n	8004150 <_printf_i+0xfc>
 80041ee:	6823      	ldr	r3, [r4, #0]
 80041f0:	f043 0320 	orr.w	r3, r3, #32
 80041f4:	6023      	str	r3, [r4, #0]
 80041f6:	2378      	movs	r3, #120	; 0x78
 80041f8:	4828      	ldr	r0, [pc, #160]	; (800429c <_printf_i+0x248>)
 80041fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041fe:	e7e3      	b.n	80041c8 <_printf_i+0x174>
 8004200:	0659      	lsls	r1, r3, #25
 8004202:	bf48      	it	mi
 8004204:	b2b6      	uxthmi	r6, r6
 8004206:	e7e6      	b.n	80041d6 <_printf_i+0x182>
 8004208:	4615      	mov	r5, r2
 800420a:	e7bb      	b.n	8004184 <_printf_i+0x130>
 800420c:	682b      	ldr	r3, [r5, #0]
 800420e:	6826      	ldr	r6, [r4, #0]
 8004210:	6961      	ldr	r1, [r4, #20]
 8004212:	1d18      	adds	r0, r3, #4
 8004214:	6028      	str	r0, [r5, #0]
 8004216:	0635      	lsls	r5, r6, #24
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	d501      	bpl.n	8004220 <_printf_i+0x1cc>
 800421c:	6019      	str	r1, [r3, #0]
 800421e:	e002      	b.n	8004226 <_printf_i+0x1d2>
 8004220:	0670      	lsls	r0, r6, #25
 8004222:	d5fb      	bpl.n	800421c <_printf_i+0x1c8>
 8004224:	8019      	strh	r1, [r3, #0]
 8004226:	2300      	movs	r3, #0
 8004228:	6123      	str	r3, [r4, #16]
 800422a:	4615      	mov	r5, r2
 800422c:	e7ba      	b.n	80041a4 <_printf_i+0x150>
 800422e:	682b      	ldr	r3, [r5, #0]
 8004230:	1d1a      	adds	r2, r3, #4
 8004232:	602a      	str	r2, [r5, #0]
 8004234:	681d      	ldr	r5, [r3, #0]
 8004236:	6862      	ldr	r2, [r4, #4]
 8004238:	2100      	movs	r1, #0
 800423a:	4628      	mov	r0, r5
 800423c:	f7fb ffc8 	bl	80001d0 <memchr>
 8004240:	b108      	cbz	r0, 8004246 <_printf_i+0x1f2>
 8004242:	1b40      	subs	r0, r0, r5
 8004244:	6060      	str	r0, [r4, #4]
 8004246:	6863      	ldr	r3, [r4, #4]
 8004248:	6123      	str	r3, [r4, #16]
 800424a:	2300      	movs	r3, #0
 800424c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004250:	e7a8      	b.n	80041a4 <_printf_i+0x150>
 8004252:	6923      	ldr	r3, [r4, #16]
 8004254:	462a      	mov	r2, r5
 8004256:	4649      	mov	r1, r9
 8004258:	4640      	mov	r0, r8
 800425a:	47d0      	blx	sl
 800425c:	3001      	adds	r0, #1
 800425e:	d0ab      	beq.n	80041b8 <_printf_i+0x164>
 8004260:	6823      	ldr	r3, [r4, #0]
 8004262:	079b      	lsls	r3, r3, #30
 8004264:	d413      	bmi.n	800428e <_printf_i+0x23a>
 8004266:	68e0      	ldr	r0, [r4, #12]
 8004268:	9b03      	ldr	r3, [sp, #12]
 800426a:	4298      	cmp	r0, r3
 800426c:	bfb8      	it	lt
 800426e:	4618      	movlt	r0, r3
 8004270:	e7a4      	b.n	80041bc <_printf_i+0x168>
 8004272:	2301      	movs	r3, #1
 8004274:	4632      	mov	r2, r6
 8004276:	4649      	mov	r1, r9
 8004278:	4640      	mov	r0, r8
 800427a:	47d0      	blx	sl
 800427c:	3001      	adds	r0, #1
 800427e:	d09b      	beq.n	80041b8 <_printf_i+0x164>
 8004280:	3501      	adds	r5, #1
 8004282:	68e3      	ldr	r3, [r4, #12]
 8004284:	9903      	ldr	r1, [sp, #12]
 8004286:	1a5b      	subs	r3, r3, r1
 8004288:	42ab      	cmp	r3, r5
 800428a:	dcf2      	bgt.n	8004272 <_printf_i+0x21e>
 800428c:	e7eb      	b.n	8004266 <_printf_i+0x212>
 800428e:	2500      	movs	r5, #0
 8004290:	f104 0619 	add.w	r6, r4, #25
 8004294:	e7f5      	b.n	8004282 <_printf_i+0x22e>
 8004296:	bf00      	nop
 8004298:	080045c1 	.word	0x080045c1
 800429c:	080045d2 	.word	0x080045d2

080042a0 <memcpy>:
 80042a0:	440a      	add	r2, r1
 80042a2:	4291      	cmp	r1, r2
 80042a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80042a8:	d100      	bne.n	80042ac <memcpy+0xc>
 80042aa:	4770      	bx	lr
 80042ac:	b510      	push	{r4, lr}
 80042ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042b6:	4291      	cmp	r1, r2
 80042b8:	d1f9      	bne.n	80042ae <memcpy+0xe>
 80042ba:	bd10      	pop	{r4, pc}

080042bc <memmove>:
 80042bc:	4288      	cmp	r0, r1
 80042be:	b510      	push	{r4, lr}
 80042c0:	eb01 0402 	add.w	r4, r1, r2
 80042c4:	d902      	bls.n	80042cc <memmove+0x10>
 80042c6:	4284      	cmp	r4, r0
 80042c8:	4623      	mov	r3, r4
 80042ca:	d807      	bhi.n	80042dc <memmove+0x20>
 80042cc:	1e43      	subs	r3, r0, #1
 80042ce:	42a1      	cmp	r1, r4
 80042d0:	d008      	beq.n	80042e4 <memmove+0x28>
 80042d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80042da:	e7f8      	b.n	80042ce <memmove+0x12>
 80042dc:	4402      	add	r2, r0
 80042de:	4601      	mov	r1, r0
 80042e0:	428a      	cmp	r2, r1
 80042e2:	d100      	bne.n	80042e6 <memmove+0x2a>
 80042e4:	bd10      	pop	{r4, pc}
 80042e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042ee:	e7f7      	b.n	80042e0 <memmove+0x24>

080042f0 <_free_r>:
 80042f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80042f2:	2900      	cmp	r1, #0
 80042f4:	d044      	beq.n	8004380 <_free_r+0x90>
 80042f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042fa:	9001      	str	r0, [sp, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f1a1 0404 	sub.w	r4, r1, #4
 8004302:	bfb8      	it	lt
 8004304:	18e4      	addlt	r4, r4, r3
 8004306:	f000 f913 	bl	8004530 <__malloc_lock>
 800430a:	4a1e      	ldr	r2, [pc, #120]	; (8004384 <_free_r+0x94>)
 800430c:	9801      	ldr	r0, [sp, #4]
 800430e:	6813      	ldr	r3, [r2, #0]
 8004310:	b933      	cbnz	r3, 8004320 <_free_r+0x30>
 8004312:	6063      	str	r3, [r4, #4]
 8004314:	6014      	str	r4, [r2, #0]
 8004316:	b003      	add	sp, #12
 8004318:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800431c:	f000 b90e 	b.w	800453c <__malloc_unlock>
 8004320:	42a3      	cmp	r3, r4
 8004322:	d908      	bls.n	8004336 <_free_r+0x46>
 8004324:	6825      	ldr	r5, [r4, #0]
 8004326:	1961      	adds	r1, r4, r5
 8004328:	428b      	cmp	r3, r1
 800432a:	bf01      	itttt	eq
 800432c:	6819      	ldreq	r1, [r3, #0]
 800432e:	685b      	ldreq	r3, [r3, #4]
 8004330:	1949      	addeq	r1, r1, r5
 8004332:	6021      	streq	r1, [r4, #0]
 8004334:	e7ed      	b.n	8004312 <_free_r+0x22>
 8004336:	461a      	mov	r2, r3
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	b10b      	cbz	r3, 8004340 <_free_r+0x50>
 800433c:	42a3      	cmp	r3, r4
 800433e:	d9fa      	bls.n	8004336 <_free_r+0x46>
 8004340:	6811      	ldr	r1, [r2, #0]
 8004342:	1855      	adds	r5, r2, r1
 8004344:	42a5      	cmp	r5, r4
 8004346:	d10b      	bne.n	8004360 <_free_r+0x70>
 8004348:	6824      	ldr	r4, [r4, #0]
 800434a:	4421      	add	r1, r4
 800434c:	1854      	adds	r4, r2, r1
 800434e:	42a3      	cmp	r3, r4
 8004350:	6011      	str	r1, [r2, #0]
 8004352:	d1e0      	bne.n	8004316 <_free_r+0x26>
 8004354:	681c      	ldr	r4, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	6053      	str	r3, [r2, #4]
 800435a:	4421      	add	r1, r4
 800435c:	6011      	str	r1, [r2, #0]
 800435e:	e7da      	b.n	8004316 <_free_r+0x26>
 8004360:	d902      	bls.n	8004368 <_free_r+0x78>
 8004362:	230c      	movs	r3, #12
 8004364:	6003      	str	r3, [r0, #0]
 8004366:	e7d6      	b.n	8004316 <_free_r+0x26>
 8004368:	6825      	ldr	r5, [r4, #0]
 800436a:	1961      	adds	r1, r4, r5
 800436c:	428b      	cmp	r3, r1
 800436e:	bf04      	itt	eq
 8004370:	6819      	ldreq	r1, [r3, #0]
 8004372:	685b      	ldreq	r3, [r3, #4]
 8004374:	6063      	str	r3, [r4, #4]
 8004376:	bf04      	itt	eq
 8004378:	1949      	addeq	r1, r1, r5
 800437a:	6021      	streq	r1, [r4, #0]
 800437c:	6054      	str	r4, [r2, #4]
 800437e:	e7ca      	b.n	8004316 <_free_r+0x26>
 8004380:	b003      	add	sp, #12
 8004382:	bd30      	pop	{r4, r5, pc}
 8004384:	20000174 	.word	0x20000174

08004388 <sbrk_aligned>:
 8004388:	b570      	push	{r4, r5, r6, lr}
 800438a:	4e0e      	ldr	r6, [pc, #56]	; (80043c4 <sbrk_aligned+0x3c>)
 800438c:	460c      	mov	r4, r1
 800438e:	6831      	ldr	r1, [r6, #0]
 8004390:	4605      	mov	r5, r0
 8004392:	b911      	cbnz	r1, 800439a <sbrk_aligned+0x12>
 8004394:	f000 f8bc 	bl	8004510 <_sbrk_r>
 8004398:	6030      	str	r0, [r6, #0]
 800439a:	4621      	mov	r1, r4
 800439c:	4628      	mov	r0, r5
 800439e:	f000 f8b7 	bl	8004510 <_sbrk_r>
 80043a2:	1c43      	adds	r3, r0, #1
 80043a4:	d00a      	beq.n	80043bc <sbrk_aligned+0x34>
 80043a6:	1cc4      	adds	r4, r0, #3
 80043a8:	f024 0403 	bic.w	r4, r4, #3
 80043ac:	42a0      	cmp	r0, r4
 80043ae:	d007      	beq.n	80043c0 <sbrk_aligned+0x38>
 80043b0:	1a21      	subs	r1, r4, r0
 80043b2:	4628      	mov	r0, r5
 80043b4:	f000 f8ac 	bl	8004510 <_sbrk_r>
 80043b8:	3001      	adds	r0, #1
 80043ba:	d101      	bne.n	80043c0 <sbrk_aligned+0x38>
 80043bc:	f04f 34ff 	mov.w	r4, #4294967295
 80043c0:	4620      	mov	r0, r4
 80043c2:	bd70      	pop	{r4, r5, r6, pc}
 80043c4:	20000178 	.word	0x20000178

080043c8 <_malloc_r>:
 80043c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043cc:	1ccd      	adds	r5, r1, #3
 80043ce:	f025 0503 	bic.w	r5, r5, #3
 80043d2:	3508      	adds	r5, #8
 80043d4:	2d0c      	cmp	r5, #12
 80043d6:	bf38      	it	cc
 80043d8:	250c      	movcc	r5, #12
 80043da:	2d00      	cmp	r5, #0
 80043dc:	4607      	mov	r7, r0
 80043de:	db01      	blt.n	80043e4 <_malloc_r+0x1c>
 80043e0:	42a9      	cmp	r1, r5
 80043e2:	d905      	bls.n	80043f0 <_malloc_r+0x28>
 80043e4:	230c      	movs	r3, #12
 80043e6:	603b      	str	r3, [r7, #0]
 80043e8:	2600      	movs	r6, #0
 80043ea:	4630      	mov	r0, r6
 80043ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f0:	4e2e      	ldr	r6, [pc, #184]	; (80044ac <_malloc_r+0xe4>)
 80043f2:	f000 f89d 	bl	8004530 <__malloc_lock>
 80043f6:	6833      	ldr	r3, [r6, #0]
 80043f8:	461c      	mov	r4, r3
 80043fa:	bb34      	cbnz	r4, 800444a <_malloc_r+0x82>
 80043fc:	4629      	mov	r1, r5
 80043fe:	4638      	mov	r0, r7
 8004400:	f7ff ffc2 	bl	8004388 <sbrk_aligned>
 8004404:	1c43      	adds	r3, r0, #1
 8004406:	4604      	mov	r4, r0
 8004408:	d14d      	bne.n	80044a6 <_malloc_r+0xde>
 800440a:	6834      	ldr	r4, [r6, #0]
 800440c:	4626      	mov	r6, r4
 800440e:	2e00      	cmp	r6, #0
 8004410:	d140      	bne.n	8004494 <_malloc_r+0xcc>
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	4631      	mov	r1, r6
 8004416:	4638      	mov	r0, r7
 8004418:	eb04 0803 	add.w	r8, r4, r3
 800441c:	f000 f878 	bl	8004510 <_sbrk_r>
 8004420:	4580      	cmp	r8, r0
 8004422:	d13a      	bne.n	800449a <_malloc_r+0xd2>
 8004424:	6821      	ldr	r1, [r4, #0]
 8004426:	3503      	adds	r5, #3
 8004428:	1a6d      	subs	r5, r5, r1
 800442a:	f025 0503 	bic.w	r5, r5, #3
 800442e:	3508      	adds	r5, #8
 8004430:	2d0c      	cmp	r5, #12
 8004432:	bf38      	it	cc
 8004434:	250c      	movcc	r5, #12
 8004436:	4629      	mov	r1, r5
 8004438:	4638      	mov	r0, r7
 800443a:	f7ff ffa5 	bl	8004388 <sbrk_aligned>
 800443e:	3001      	adds	r0, #1
 8004440:	d02b      	beq.n	800449a <_malloc_r+0xd2>
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	442b      	add	r3, r5
 8004446:	6023      	str	r3, [r4, #0]
 8004448:	e00e      	b.n	8004468 <_malloc_r+0xa0>
 800444a:	6822      	ldr	r2, [r4, #0]
 800444c:	1b52      	subs	r2, r2, r5
 800444e:	d41e      	bmi.n	800448e <_malloc_r+0xc6>
 8004450:	2a0b      	cmp	r2, #11
 8004452:	d916      	bls.n	8004482 <_malloc_r+0xba>
 8004454:	1961      	adds	r1, r4, r5
 8004456:	42a3      	cmp	r3, r4
 8004458:	6025      	str	r5, [r4, #0]
 800445a:	bf18      	it	ne
 800445c:	6059      	strne	r1, [r3, #4]
 800445e:	6863      	ldr	r3, [r4, #4]
 8004460:	bf08      	it	eq
 8004462:	6031      	streq	r1, [r6, #0]
 8004464:	5162      	str	r2, [r4, r5]
 8004466:	604b      	str	r3, [r1, #4]
 8004468:	4638      	mov	r0, r7
 800446a:	f104 060b 	add.w	r6, r4, #11
 800446e:	f000 f865 	bl	800453c <__malloc_unlock>
 8004472:	f026 0607 	bic.w	r6, r6, #7
 8004476:	1d23      	adds	r3, r4, #4
 8004478:	1af2      	subs	r2, r6, r3
 800447a:	d0b6      	beq.n	80043ea <_malloc_r+0x22>
 800447c:	1b9b      	subs	r3, r3, r6
 800447e:	50a3      	str	r3, [r4, r2]
 8004480:	e7b3      	b.n	80043ea <_malloc_r+0x22>
 8004482:	6862      	ldr	r2, [r4, #4]
 8004484:	42a3      	cmp	r3, r4
 8004486:	bf0c      	ite	eq
 8004488:	6032      	streq	r2, [r6, #0]
 800448a:	605a      	strne	r2, [r3, #4]
 800448c:	e7ec      	b.n	8004468 <_malloc_r+0xa0>
 800448e:	4623      	mov	r3, r4
 8004490:	6864      	ldr	r4, [r4, #4]
 8004492:	e7b2      	b.n	80043fa <_malloc_r+0x32>
 8004494:	4634      	mov	r4, r6
 8004496:	6876      	ldr	r6, [r6, #4]
 8004498:	e7b9      	b.n	800440e <_malloc_r+0x46>
 800449a:	230c      	movs	r3, #12
 800449c:	603b      	str	r3, [r7, #0]
 800449e:	4638      	mov	r0, r7
 80044a0:	f000 f84c 	bl	800453c <__malloc_unlock>
 80044a4:	e7a1      	b.n	80043ea <_malloc_r+0x22>
 80044a6:	6025      	str	r5, [r4, #0]
 80044a8:	e7de      	b.n	8004468 <_malloc_r+0xa0>
 80044aa:	bf00      	nop
 80044ac:	20000174 	.word	0x20000174

080044b0 <_realloc_r>:
 80044b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044b4:	4680      	mov	r8, r0
 80044b6:	4614      	mov	r4, r2
 80044b8:	460e      	mov	r6, r1
 80044ba:	b921      	cbnz	r1, 80044c6 <_realloc_r+0x16>
 80044bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044c0:	4611      	mov	r1, r2
 80044c2:	f7ff bf81 	b.w	80043c8 <_malloc_r>
 80044c6:	b92a      	cbnz	r2, 80044d4 <_realloc_r+0x24>
 80044c8:	f7ff ff12 	bl	80042f0 <_free_r>
 80044cc:	4625      	mov	r5, r4
 80044ce:	4628      	mov	r0, r5
 80044d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044d4:	f000 f838 	bl	8004548 <_malloc_usable_size_r>
 80044d8:	4284      	cmp	r4, r0
 80044da:	4607      	mov	r7, r0
 80044dc:	d802      	bhi.n	80044e4 <_realloc_r+0x34>
 80044de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044e2:	d812      	bhi.n	800450a <_realloc_r+0x5a>
 80044e4:	4621      	mov	r1, r4
 80044e6:	4640      	mov	r0, r8
 80044e8:	f7ff ff6e 	bl	80043c8 <_malloc_r>
 80044ec:	4605      	mov	r5, r0
 80044ee:	2800      	cmp	r0, #0
 80044f0:	d0ed      	beq.n	80044ce <_realloc_r+0x1e>
 80044f2:	42bc      	cmp	r4, r7
 80044f4:	4622      	mov	r2, r4
 80044f6:	4631      	mov	r1, r6
 80044f8:	bf28      	it	cs
 80044fa:	463a      	movcs	r2, r7
 80044fc:	f7ff fed0 	bl	80042a0 <memcpy>
 8004500:	4631      	mov	r1, r6
 8004502:	4640      	mov	r0, r8
 8004504:	f7ff fef4 	bl	80042f0 <_free_r>
 8004508:	e7e1      	b.n	80044ce <_realloc_r+0x1e>
 800450a:	4635      	mov	r5, r6
 800450c:	e7df      	b.n	80044ce <_realloc_r+0x1e>
	...

08004510 <_sbrk_r>:
 8004510:	b538      	push	{r3, r4, r5, lr}
 8004512:	4d06      	ldr	r5, [pc, #24]	; (800452c <_sbrk_r+0x1c>)
 8004514:	2300      	movs	r3, #0
 8004516:	4604      	mov	r4, r0
 8004518:	4608      	mov	r0, r1
 800451a:	602b      	str	r3, [r5, #0]
 800451c:	f7fc fa3a 	bl	8000994 <_sbrk>
 8004520:	1c43      	adds	r3, r0, #1
 8004522:	d102      	bne.n	800452a <_sbrk_r+0x1a>
 8004524:	682b      	ldr	r3, [r5, #0]
 8004526:	b103      	cbz	r3, 800452a <_sbrk_r+0x1a>
 8004528:	6023      	str	r3, [r4, #0]
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	2000017c 	.word	0x2000017c

08004530 <__malloc_lock>:
 8004530:	4801      	ldr	r0, [pc, #4]	; (8004538 <__malloc_lock+0x8>)
 8004532:	f000 b811 	b.w	8004558 <__retarget_lock_acquire_recursive>
 8004536:	bf00      	nop
 8004538:	20000180 	.word	0x20000180

0800453c <__malloc_unlock>:
 800453c:	4801      	ldr	r0, [pc, #4]	; (8004544 <__malloc_unlock+0x8>)
 800453e:	f000 b80c 	b.w	800455a <__retarget_lock_release_recursive>
 8004542:	bf00      	nop
 8004544:	20000180 	.word	0x20000180

08004548 <_malloc_usable_size_r>:
 8004548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800454c:	1f18      	subs	r0, r3, #4
 800454e:	2b00      	cmp	r3, #0
 8004550:	bfbc      	itt	lt
 8004552:	580b      	ldrlt	r3, [r1, r0]
 8004554:	18c0      	addlt	r0, r0, r3
 8004556:	4770      	bx	lr

08004558 <__retarget_lock_acquire_recursive>:
 8004558:	4770      	bx	lr

0800455a <__retarget_lock_release_recursive>:
 800455a:	4770      	bx	lr

0800455c <_init>:
 800455c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800455e:	bf00      	nop
 8004560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004562:	bc08      	pop	{r3}
 8004564:	469e      	mov	lr, r3
 8004566:	4770      	bx	lr

08004568 <_fini>:
 8004568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456a:	bf00      	nop
 800456c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800456e:	bc08      	pop	{r3}
 8004570:	469e      	mov	lr, r3
 8004572:	4770      	bx	lr
