//DESIGN CODE
module halfadder(
    input a,b,
    output s,c
    );
    
xor(s,a,b);
and(c,a,b);
endmodule


//TEST BENCH
module halfadder_tb;
reg a;
reg b;
wire s;
wire c;
halfadder uut(.a(a),.b(b),.s(s),.c(c));
initial begin
a=0;b=0;#100;
a=0;b=1;#100;
a=1;b=0;#100;
a=1;b=1;#100;
end
endmodule
