#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb  8 14:53:07 2024
# Process ID: 8528
# Current directory: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18112 C:\Users\haoxu\Documents\m152a\lab2\floating_point_conversion\floating_point_conversion.xpr
# Log file: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/vivado.log
# Journal file: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 838.176 ; gain = 120.789
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/test.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
D value is 100000000000
Output is 1, 111, 1111
D value is 100000000001
Output is 1, 111, 1000
D value is 111111111111
Output is 1, 000, 0001
D value is 000000000000
Output is 0, 000, 0000
D value is 011111111111
Output is 0, 111, 1111
D value is 000000001111
Output is 0, 000, 1111
D value is 000000001000
Output is 0, 000, 1000
D value is 000000001100
Output is 0, 000, 1100
D value is 000000001101
Output is 0, 000, 1101
D value is 000000001010
Output is 0, 000, 1010
D value is 000000001001
Output is 0, 000, 1001
D value is 000000000111
Output is 0, 000, 0111
D value is 000000000110
Output is 0, 000, 0110
D value is 000000000101
Output is 0, 000, 0101
D value is 000000000011
Output is 0, 000, 0011
D value is 000000000010
Output is 0, 000, 0010
D value is 000000000001
Output is 0, 000, 0001
D value is 100000000011
Output is 1, 000, 1101
D value is 100000000111
Output is 1, 000, 1001
D value is 100000001111
Output is 1, 000, 0001
D value is 101000001111
Output is 1, 000, 0001
D value is 111111000000
Output is 1, 000, 0000
D value is 000000111111
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 880.066 ; gain = 4.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 14:56:52 2024...
