/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [29:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [18:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~(celloutsig_0_11z[3] & _00_);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[22] | in_data[58]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z | celloutsig_1_3z[0]);
  assign celloutsig_0_4z = ~((in_data[70] | celloutsig_0_2z) & (in_data[48] | celloutsig_0_0z[2]));
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_1_19z = celloutsig_1_3z[3] | ~(celloutsig_1_16z[13]);
  assign celloutsig_0_2z = celloutsig_0_1z[1] | ~(celloutsig_0_0z[8]);
  assign celloutsig_0_22z = celloutsig_0_12z | ~(celloutsig_0_5z);
  assign celloutsig_1_4z = in_data[180] | ~(celloutsig_1_1z[4]);
  assign celloutsig_1_9z = celloutsig_1_4z ^ celloutsig_1_7z;
  assign celloutsig_1_5z = celloutsig_1_3z[1] ^ in_data[115];
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _13_ <= 3'h0;
    else _13_ <= { in_data[73], celloutsig_0_3z, celloutsig_0_4z };
  assign { _00_, _01_[1:0] } = _13_;
  assign celloutsig_1_0z = in_data[146:141] > in_data[102:97];
  assign celloutsig_0_12z = in_data[49:29] <= { in_data[50:43], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_1z[10], celloutsig_1_4z, celloutsig_1_5z } * celloutsig_1_11z[16:14];
  assign celloutsig_0_11z = { celloutsig_0_0z[15:11], celloutsig_0_3z, celloutsig_0_5z } * { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_10z = - { celloutsig_1_2z[7:5], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_11z = - { in_data[188:169], celloutsig_1_9z };
  assign celloutsig_1_13z = - in_data[144:142];
  assign celloutsig_1_16z = - { celloutsig_1_10z[7:3], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_7z = - in_data[45:42];
  assign celloutsig_1_3z = - in_data[156:151];
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_0z[24];
  assign celloutsig_0_0z = in_data[75:46] >> in_data[50:21];
  assign celloutsig_0_1z = in_data[43:40] >> in_data[37:34];
  assign celloutsig_1_1z = in_data[123:111] >> in_data[135:123];
  assign celloutsig_1_2z = in_data[187:180] <<< { in_data[153:147], celloutsig_1_0z };
  assign _01_[2] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
