

================================================================
== Vitis HLS Report for 'low_pass_filter_float_s'
================================================================
* Date:           Wed Oct 19 22:36:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60  |low_pass_filter_float_Pipeline_VITIS_LOOP_29_1  |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    18|    1206|    1258|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     357|    -|
|Register         |        -|     -|     367|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    18|    1573|    1615|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U3                         |fadd_32ns_32ns_32_4_full_dsp_1                  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U4                         |fadd_32ns_32ns_32_4_full_dsp_1                  |        0|   2|  227|  214|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U2                     |faddfsub_32ns_32ns_32_4_full_dsp_1              |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U5                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U6                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U7                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U8                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60  |low_pass_filter_float_Pipeline_VITIS_LOOP_29_1  |        0|   0|   13|   76|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                                |        0|  18| 1206| 1258|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |Y1a_prev_o                |   9|          2|   32|         64|
    |Y1b_prev_o                |   9|          2|   32|         64|
    |Y2a_prev_o                |   9|          2|   32|         64|
    |Y2b_prev_o                |   9|          2|   32|         64|
    |ap_NS_fsm                 |  65|         15|    1|         15|
    |ap_return_0               |   9|          2|   32|         64|
    |ap_return_1               |   9|          2|   32|         64|
    |ap_return_2               |   9|          2|   32|         64|
    |buffer_velocity_address0  |  20|          4|    5|         20|
    |buffer_velocity_ce0       |  14|          3|    1|          3|
    |buffer_velocity_d0        |  14|          3|   32|         96|
    |buffer_velocity_we0       |  14|          3|    1|          3|
    |grp_fu_66_opcode          |  14|          3|    2|          6|
    |grp_fu_66_p0              |  20|          4|   32|        128|
    |grp_fu_66_p1              |  20|          4|   32|        128|
    |grp_fu_70_p0              |  14|          3|   32|         96|
    |grp_fu_70_p1              |  14|          3|   32|         96|
    |grp_fu_79_p0              |  20|          4|   32|        128|
    |grp_fu_79_p1              |  14|          3|   32|         96|
    |grp_fu_85_p0              |  14|          3|   32|         96|
    |grp_fu_90_p0              |  14|          3|   32|         96|
    |grp_fu_96_p0              |  14|          3|   32|         96|
    |velocity_accum_o          |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 357|         77|  586|       1615|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Y1a_reg_229                                                            |  32|   0|   32|          0|
    |Y1b_reg_234                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                              |  14|   0|   14|          0|
    |ap_return_0_preg                                                       |  32|   0|   32|          0|
    |ap_return_1_preg                                                       |  32|   0|   32|          0|
    |ap_return_2_preg                                                       |  32|   0|   32|          0|
    |buffer_velocity_load_reg_221                                           |  32|   0|   32|          0|
    |grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |reg_102                                                                |  32|   0|   32|          0|
    |reg_108                                                                |  32|   0|   32|          0|
    |reg_114                                                                |  32|   0|   32|          0|
    |reg_120                                                                |  32|   0|   32|          0|
    |reg_126                                                                |  32|   0|   32|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 367|   0|  367|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_return_0               |  out|   32|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_return_1               |  out|   32|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_return_2               |  out|   32|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|velocity                  |   in|   32|     ap_none|                velocity|        scalar|
|Ia                        |   in|   32|     ap_none|                      Ia|        scalar|
|Ib                        |   in|   32|     ap_none|                      Ib|        scalar|
|velocity_accum_i          |   in|   32|     ap_ovld|          velocity_accum|       pointer|
|velocity_accum_o          |  out|   32|     ap_ovld|          velocity_accum|       pointer|
|velocity_accum_o_ap_vld   |  out|    1|     ap_ovld|          velocity_accum|       pointer|
|buffer_velocity_address0  |  out|    5|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_ce0       |  out|    1|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_we0       |  out|    1|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_d0        |  out|   32|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_q0        |   in|   32|   ap_memory|         buffer_velocity|         array|
|Y1a_prev_i                |   in|   32|     ap_ovld|                Y1a_prev|       pointer|
|Y1a_prev_o                |  out|   32|     ap_ovld|                Y1a_prev|       pointer|
|Y1a_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y1a_prev|       pointer|
|Y1b_prev_i                |   in|   32|     ap_ovld|                Y1b_prev|       pointer|
|Y1b_prev_o                |  out|   32|     ap_ovld|                Y1b_prev|       pointer|
|Y1b_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y1b_prev|       pointer|
|Y2a_prev_i                |   in|   32|     ap_ovld|                Y2a_prev|       pointer|
|Y2a_prev_o                |  out|   32|     ap_ovld|                Y2a_prev|       pointer|
|Y2a_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y2a_prev|       pointer|
|Y2b_prev_i                |   in|   32|     ap_ovld|                Y2b_prev|       pointer|
|Y2b_prev_o                |  out|   32|     ap_ovld|                Y2b_prev|       pointer|
|Y2b_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y2b_prev|       pointer|
+--------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Ib_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ib" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 15 'read' 'Ib_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Ia_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ia" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 16 'read' 'Ia_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (7.01ns)   --->   "%mul = fmul i32 %Ia_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 17 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Y1a_prev_load = load i32 %Y1a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 18 'load' 'Y1a_prev_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (7.01ns)   --->   "%mul4 = fmul i32 %Y1a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 19 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [3/3] (7.01ns)   --->   "%mul6 = fmul i32 %Ib_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 20 'fmul' 'mul6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Y1b_prev_load = load i32 %Y1b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 21 'load' 'Y1b_prev_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [3/3] (7.01ns)   --->   "%mul7 = fmul i32 %Y1b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 22 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 23 [2/2] (1.23ns)   --->   "%buffer_velocity_load = load i32 31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 23 'load' 'buffer_velocity_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 24 [2/3] (7.01ns)   --->   "%mul = fmul i32 %Ia_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 24 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/3] (7.01ns)   --->   "%mul4 = fmul i32 %Y1a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 25 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [2/3] (7.01ns)   --->   "%mul6 = fmul i32 %Ib_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 26 'fmul' 'mul6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/3] (7.01ns)   --->   "%mul7 = fmul i32 %Y1b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 27 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 28 [1/2] (1.23ns)   --->   "%buffer_velocity_load = load i32 31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 28 'load' 'buffer_velocity_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 29 [1/3] (7.01ns)   --->   "%mul = fmul i32 %Ia_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 29 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/3] (7.01ns)   --->   "%mul4 = fmul i32 %Y1a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 30 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/3] (7.01ns)   --->   "%mul6 = fmul i32 %Ib_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 31 'fmul' 'mul6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/3] (7.01ns)   --->   "%mul7 = fmul i32 %Y1b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 32 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%velocity_accum_load = load i32 %velocity_accum" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 33 'load' 'velocity_accum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [4/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 34 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1, i32 %buffer_velocity"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [4/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 36 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [4/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 37 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 38 [3/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 38 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1, i32 %buffer_velocity"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [3/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 40 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [3/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 41 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [2/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 42 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [2/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 43 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 44 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 45 [1/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 45 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 46 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 47 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %Y1a, i32 %Y1a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln54 = store i32 %Y1b, i32 %Y1b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:54]   --->   Operation 49 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%velocity_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %velocity" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 50 'read' 'velocity_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [4/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 51 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln34 = store i32 %velocity_read, i32 0" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:34]   --->   Operation 52 'store' 'store_ln34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 53 [3/3] (7.01ns)   --->   "%mul9 = fmul i32 %Y1a, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 53 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%Y2a_prev_load = load i32 %Y2a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 54 'load' 'Y2a_prev_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %Y2a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 55 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %Y1b, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 56 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%Y2b_prev_load = load i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 57 'load' 'Y2b_prev_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %Y2b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 58 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 59 [3/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 59 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [2/3] (7.01ns)   --->   "%mul9 = fmul i32 %Y1a, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 60 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %Y2a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %Y1b, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 62 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %Y2b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 63 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 64 [2/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/3] (7.01ns)   --->   "%mul9 = fmul i32 %Y1a, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 65 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %Y2a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 66 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %Y1b, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 67 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %Y2b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 68 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 69 [1/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln27 = store i32 %add, i32 %velocity_accum" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 70 'store' 'store_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [4/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 71 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [4/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 72 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 73 [3/3] (7.01ns)   --->   "%vel_out = fmul i32 %add, i32 0.03125" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:35]   --->   Operation 73 'fmul' 'vel_out' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [3/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 74 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [3/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 75 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 76 [2/3] (7.01ns)   --->   "%vel_out = fmul i32 %add, i32 0.03125" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:35]   --->   Operation 76 'fmul' 'vel_out' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [2/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 77 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [2/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 78 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 79 [1/3] (7.01ns)   --->   "%vel_out = fmul i32 %add, i32 0.03125" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:35]   --->   Operation 79 'fmul' 'vel_out' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 80 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 81 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %Y2a, i32 %Y2a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:64]   --->   Operation 82 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln65 = store i32 %Y2b, i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:65]   --->   Operation 83 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %vel_out" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %Y2a" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %Y2b" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 86 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i96 %mrv_2" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 87 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ velocity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ia]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ib]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ velocity_accum]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ buffer_velocity]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Y1a_prev]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Y1b_prev]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Y2a_prev]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Y2b_prev]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Ib_read              (read       ) [ 001100000000000]
Ia_read              (read       ) [ 001100000000000]
Y1a_prev_load        (load       ) [ 001100000000000]
Y1b_prev_load        (load       ) [ 001100000000000]
buffer_velocity_load (load       ) [ 000011110000000]
mul                  (fmul       ) [ 000011110000000]
mul4                 (fmul       ) [ 000011110000000]
mul6                 (fmul       ) [ 000011110000000]
mul7                 (fmul       ) [ 000011110000000]
velocity_accum_load  (load       ) [ 000001110000000]
call_ln0             (call       ) [ 000000000000000]
sub                  (fsub       ) [ 000000001111000]
Y1a                  (fadd       ) [ 000000001110000]
Y1b                  (fadd       ) [ 000000001110000]
store_ln53           (store      ) [ 000000000000000]
store_ln54           (store      ) [ 000000000000000]
velocity_read        (read       ) [ 000000000111000]
store_ln34           (store      ) [ 000000000000000]
Y2a_prev_load        (load       ) [ 000000000110000]
Y2b_prev_load        (load       ) [ 000000000110000]
mul9                 (fmul       ) [ 000000000001111]
mul1                 (fmul       ) [ 000000000001111]
mul2                 (fmul       ) [ 000000000001111]
mul3                 (fmul       ) [ 000000000001111]
add                  (fadd       ) [ 000000000000111]
store_ln27           (store      ) [ 000000000000000]
vel_out              (fmul       ) [ 000000000000000]
Y2a                  (fadd       ) [ 000000000000000]
Y2b                  (fadd       ) [ 000000000000000]
store_ln64           (store      ) [ 000000000000000]
store_ln65           (store      ) [ 000000000000000]
mrv                  (insertvalue) [ 000000000000000]
mrv_1                (insertvalue) [ 000000000000000]
mrv_2                (insertvalue) [ 000000000000000]
ret_ln101            (ret        ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="velocity">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="velocity"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ia">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ia"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ib">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ib"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="velocity_accum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="velocity_accum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_velocity">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_velocity"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Y1a_prev">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y1a_prev"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Y1b_prev">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y1b_prev"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Y2a_prev">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y2a_prev"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Y2b_prev">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y2b_prev"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="Ib_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ib_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="Ia_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ia_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="velocity_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="velocity_read/8 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_velocity_load/2 store_ln34/8 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub/4 add/8 Y2a/11 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="0" index="1" bw="32" slack="1"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="Y1a/4 Y2b/11 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="Y1b/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/1 mul9/8 vel_out/12 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/1 mul1/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul6/1 mul2/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/1 mul3/8 "/>
</bind>
</comp>

<comp id="102" class="1005" name="reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul9 "/>
</bind>
</comp>

<comp id="108" class="1005" name="reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6 mul2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 mul3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="132" class="1004" name="Y1a_prev_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y1a_prev_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="Y1b_prev_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y1b_prev_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="velocity_accum_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="velocity_accum_load/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln53_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln54_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="Y2a_prev_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y2a_prev_load/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Y2b_prev_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y2b_prev_load/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln27_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln64_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln65_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/14 "/>
</bind>
</comp>

<comp id="187" class="1004" name="mrv_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="96" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mrv_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="96" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mrv_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="96" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="205" class="1005" name="Ib_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ib_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="Ia_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ia_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="buffer_velocity_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_velocity_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="Y1a_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y1a "/>
</bind>
</comp>

<comp id="234" class="1005" name="Y1b_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y1b "/>
</bind>
</comp>

<comp id="239" class="1005" name="velocity_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="velocity_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="46" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="78"><net_src comp="46" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="83"><net_src comp="40" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="34" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="105"><net_src comp="79" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="111"><net_src comp="85" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="117"><net_src comp="90" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="123"><net_src comp="96" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="151"><net_src comp="70" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="74" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="173"><net_src comp="66" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="66" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="70" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="79" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="66" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="70" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="34" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="213"><net_src comp="40" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="224"><net_src comp="52" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="232"><net_src comp="70" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="237"><net_src comp="74" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="242"><net_src comp="46" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: velocity_accum | {11 }
	Port: buffer_velocity | {4 5 8 }
	Port: Y1a_prev | {7 }
	Port: Y1b_prev | {7 }
	Port: Y2a_prev | {14 }
	Port: Y2b_prev | {14 }
 - Input state : 
	Port: low_pass_filter<float> : velocity | {8 }
	Port: low_pass_filter<float> : Ia | {1 }
	Port: low_pass_filter<float> : Ib | {1 }
	Port: low_pass_filter<float> : velocity_accum | {4 }
	Port: low_pass_filter<float> : buffer_velocity | {2 3 4 5 }
	Port: low_pass_filter<float> : Y1a_prev | {1 }
	Port: low_pass_filter<float> : Y1b_prev | {1 }
	Port: low_pass_filter<float> : Y2a_prev | {8 }
	Port: low_pass_filter<float> : Y2b_prev | {8 }
  - Chain level:
	State 1
		mul4 : 1
		mul7 : 1
	State 2
	State 3
	State 4
		sub : 1
	State 5
	State 6
	State 7
		store_ln53 : 1
		store_ln54 : 1
	State 8
		mul1 : 1
		mul3 : 1
	State 9
	State 10
	State 11
		store_ln27 : 1
	State 12
	State 13
	State 14
		store_ln64 : 1
		store_ln65 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln101 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_66                        |    2    |    0    |   227   |   214   |
|   fadd   |                         grp_fu_70                        |    2    |    0    |   227   |   214   |
|          |                         grp_fu_74                        |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_79                        |    3    |    0    |   128   |   135   |
|   fmul   |                         grp_fu_85                        |    3    |    0    |   128   |   135   |
|          |                         grp_fu_90                        |    3    |    0    |   128   |   135   |
|          |                         grp_fu_96                        |    3    |    0    |   128   |   135   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60 |    0    |  0.476  |    15   |    35   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                    Ib_read_read_fu_34                    |    0    |    0    |    0    |    0    |
|   read   |                    Ia_read_read_fu_40                    |    0    |    0    |    0    |    0    |
|          |                 velocity_read_read_fu_46                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                        mrv_fu_187                        |    0    |    0    |    0    |    0    |
|insertvalue|                       mrv_1_fu_193                       |    0    |    0    |    0    |    0    |
|          |                       mrv_2_fu_199                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    18   |  0.476  |   1208  |   1217  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       Ia_read_reg_210      |   32   |
|       Ib_read_reg_205      |   32   |
|         Y1a_reg_229        |   32   |
|         Y1b_reg_234        |   32   |
|buffer_velocity_load_reg_221|   32   |
|           reg_102          |   32   |
|           reg_108          |   32   |
|           reg_114          |   32   |
|           reg_120          |   32   |
|           reg_126          |   32   |
|    velocity_read_reg_239   |   32   |
+----------------------------+--------+
|            Total           |   352  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   2  |  32  |   64   |
|     grp_fu_66    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_66    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_70    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_70    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_79    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_79    |  p1  |   2  |  32  |   64   |
|     grp_fu_85    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_90    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_96    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   832  ||  4.564  ||   104   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    0   |  1208  |  1217  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   104  |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    5   |  1560  |  1321  |
+-----------+--------+--------+--------+--------+
