library ieee;
use ieee.std_logic_1164.all;

entity sincrono is
	port(
		CLK:	in std_logic;
		D	:	in std_logic_vector(1 downto 0);
		Q	:	out std_logic_vector(1 downto 0);
	)
	