Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,99
design__instance__area,1462.41
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00009281578240916133
power__switching__total,0.000021103882318129763
power__leakage__total,0.0000017127580349551863
power__total,0.00011563242878764868
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2538848370064878
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.48782268494345465
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14192131205272582
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.023435365422703
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.141921
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.31771472463304073
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.8177146968774643
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6923927183134291
timing__setup__ws__corner:nom_slow_1p08V_125C,14.002738920279212
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.692393
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2558149875449626
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6110634393666666
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3485556386619192
timing__setup__ws__corner:nom_typ_1p20V_25C,14.659571749219708
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.348556
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.31771472463304073
clock__skew__worst_setup,0.48782268494345465
timing__hold__ws,0.14192131205272582
timing__setup__ws,14.002738920279212
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.141921
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,99
design__instance__area__stdcell,1462.41
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0505297
design__instance__utilization__stdcell,0.0505297
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,3
design__instance__area__class:inverter,16.3296
design__instance__count__class:sequential_cell,13
design__instance__area__class:sequential_cell,613.267
design__instance__count__class:multi_input_combinational_cell,63
design__instance__area__class:multi_input_combinational_cell,580.608
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,15
design__instance__area__class:timing_repair_buffer,212.285
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1694.38
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,10
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,130
route__net__special,2
route__drc_errors__iter:0,30
route__wirelength__iter:0,1695
route__drc_errors__iter:1,9
route__wirelength__iter:1,1699
route__drc_errors__iter:2,18
route__wirelength__iter:2,1707
route__drc_errors__iter:3,0
route__wirelength__iter:3,1684
route__drc_errors,0
route__wirelength,1684
route__vias,541
route__vias__singlecut,541
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,99.075
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,26
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,26
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,26
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,26
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000104741
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000126885
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000013056
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000126885
design_powergrid__voltage__worst,0.0000126885
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000126885
design_powergrid__drop__worst__net:VPWR,0.0000104741
design_powergrid__voltage__worst__net:VGND,0.0000126885
design_powergrid__drop__worst__net:VGND,0.0000126885
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000137999999999999991637657063836552850943917292170226573944091796875
ir__drop__worst,0.000010499999999999999418976055765018173815406044013798236846923828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
