# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project fifo
# Compile of empty.v was successful.
# Compile of full.v was successful.
# Compile of fifo_mem.v was successful.
# Compile of sync_r2w.v was successful.
# Compile of sync_w2r.v was successful.
# Compile of tb_top.v was successful.
# Compile of top.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top -voptargs=+acc
# vsim work.tb_top -voptargs="+acc" 
# Start time: 15:57:24 on Mar 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
add wave -position insertpoint sim:/tb_top/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v(50)
#    Time: 640 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v line 50
quit -sim
# End time: 15:58:34 on Mar 06,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# Compile of empty.v was successful.
# Compile of full.v was successful.
# Compile of fifo_mem.v was successful.
# Compile of sync_r2w.v was successful.
# Compile of sync_w2r.v was successful.
# Compile of tb_top.v was successful.
# Compile of top.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:59:22 on Mar 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
add wave -position insertpoint sim:/tb_top/uut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v(54)
#    Time: 690 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v line 54
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v(54)
#    Time: 690 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v line 54
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Compile of empty.v was successful.
# Compile of full.v was successful.
# Compile of fifo_mem.v was successful.
# Compile of sync_r2w.v was successful.
# Compile of sync_w2r.v was successful.
# Compile of tb_top.v was successful.
# Compile of top.v was successful.
# 7 compiles, 0 failed with no errors.
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v(54)
#    Time: 690 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v line 54
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Compile of empty.v was successful.
# Compile of full.v was successful.
# Compile of fifo_mem.v was successful.
# Compile of sync_r2w.v was successful.
# Compile of sync_w2r.v was successful.
# Compile of tb_top.v was successful.
# Compile of top.v was successful.
# 7 compiles, 0 failed with no errors.
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v(54)
#    Time: 700 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/AsyncFIFO/top_level/tb_top.v line 54
add wave -position insertpoint sim:/tb_top/uut/*
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 16:38:41 on Mar 06,2024, Elapsed time: 0:39:19
# Errors: 0, Warnings: 1
project open D:/Questamsim_project/apb_fifo_i2c/apb_i2c
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project apb_i2c
# Compile of read_tb.v was successful.
# Compile of top_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v failed with 1 errors.
# Compile of fifo.v was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of read_tb.v was successful.
# Compile of top_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v failed with 1 errors.
# Compile of fifo.v was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of read_tb.v was successful.
# Compile of top_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v failed with 1 errors.
# Compile of fifo.v was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of read_tb.v was successful.
# Compile of top_tb.v was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of fifo.v was successful.
# 7 compiles, 0 failed with no errors.
