<?xml version='1.0' encoding='UTF-8'?>
<Library LVVersion="13008000">
	<Property Name="NI.Lib.Icon" Type="Bin">%Q#!!!!!!!)!"1!&amp;!!!-!%!!!@````]!!!!"!!%!!!(]!!!*Q(C=\&gt;7R=2MR%!81N=?"5X&lt;A91P&lt;!FNA#^M#5Y6M96NA"R[WM#WQ"&lt;9A0ZYR'E?G!WPM1$AN&gt;@S(!ZZQG&amp;0%VLZ'@)H8:_X\&lt;^P(^7@8H\4Y;"`NX\;8JZPUX@@MJXC]C.3I6K5S(F/^DHTE)R`ZS%@?]J;XP/5N&lt;XH*3V\SEJ?]Z#F0?=J4HP+5&lt;Y=]Z#%0/&gt;+9@%QU"BU$D-YI-4[':XC':XB]D?%:HO%:HO(2*9:H?):H?)&lt;(&lt;4%]QT-]QT-]BNIEMRVSHO%R@$20]T20]T30+;.Z'K".VA:OAW"%O^B/GK&gt;ZGM&gt;J.%`T.%`T.)`,U4T.UTT.UTROW6;F.]XDE0-9*IKH?)KH?)L(U&amp;%]R6-]R6-]JIPC+:[#+"/7Q2'CX&amp;1[F#`&amp;5TR_2@%54`%54`'YN$WBWF&lt;GI8E==J\E3:\E3:\E-51E4`)E4`)EDW%D?:)H?:)H?5Q6S:-]S:-A;6,42RIMX:A[J3"Z`'S\*&lt;?HV*MENS.C&lt;&gt;Z9GT,7:IOVC7*NDFA00&gt;&lt;$D0719CV_L%7.N6CR&amp;C(7(R=,(1M4;Z*9.T][RNXH46X62:X632X61?X6\H(L8_ZYP^`D&gt;LP&amp;^8K.S_53Z`-Z4K&gt;4()`(/"Q/M&gt;`P9\@&lt;P&lt;U'PDH?8AA`XUMPTP_EXOF`[8`Q&lt;IT0]?OYVOA(5/(_Z!!!!!!</Property>
	<Property Name="NI.Lib.Locked" Type="Str">locked</Property>
	<Property Name="NI.Lib.SourceVersion" Type="Int">318799872</Property>
	<Property Name="NI.Lib.Version" Type="Str">1.0.0.0</Property>
	<Property Name="NI.SortType" Type="Int">3</Property>
	<Item Name="Private" Type="Folder">
		<Property Name="NI.LibItem.Scope" Type="Int">2</Property>
		<Item Name="Equalization" Type="Folder">
			<Item Name="Reset Extender.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Equalization/Reset Extender.vi"/>
		</Item>
		<Item Name="Fractional Decimator" Type="Folder">
			<Item Name="Fractional Decimator - 1 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator - 1 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator - 1 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator - 1 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator - 2 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator - 2 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator - 2 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator - 2 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Accumulators.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Accumulators.vi"/>
			<Item Name="Fractional Decimator Accumulators - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Accumulators - 1 spc.vi"/>
			<Item Name="Fractional Decimator Accumulators - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Accumulators - 2 spc.vi"/>
			<Item Name="Fractional Decimator Adjust Delay.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Adjust Delay.vi"/>
			<Item Name="Fractional Decimator Calculate Processing Parameters.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Calculate Processing Parameters.vi"/>
			<Item Name="Fractional Decimator Calculation Control Distributer.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Calculation Control Distributer.vi"/>
			<Item Name="Fractional Decimator Calculation Control Distributer - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Calculation Control Distributer - 1 spc.vi"/>
			<Item Name="Fractional Decimator Calculation Control Distributer - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Calculation Control Distributer - 2 spc.vi"/>
			<Item Name="Fractional Decimator Calculation Cycles Per MAC.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Calculation Cycles Per MAC.vi"/>
			<Item Name="Fractional Decimator Data Out Mux.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Data Out Mux.vi"/>
			<Item Name="Fractional Decimator Data Out Mux - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Data Out Mux - 1 spc.vi"/>
			<Item Name="Fractional Decimator Data Out Mux - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Data Out Mux - 2 spc.vi"/>
			<Item Name="Fractional Decimator Distributer.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Distributer.vi"/>
			<Item Name="Fractional Decimator Distributer - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Distributer - 1 spc.vi"/>
			<Item Name="Fractional Decimator Distributer - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Distributer - 2 spc.vi"/>
			<Item Name="Fractional Decimator Fractional Accumulator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Fractional Accumulator.vi"/>
			<Item Name="Fractional Decimator Fractional Accumulator - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Fractional Accumulator - 1 spc.vi"/>
			<Item Name="Fractional Decimator Fractional Accumulator - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Fractional Accumulator - 2 spc.vi"/>
			<Item Name="Fractional Decimator Output Scale.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Output Scale.vi"/>
			<Item Name="Fractional Decimator Overflow Delay - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Overflow Delay - 1 spc.vi"/>
			<Item Name="Fractional Decimator Overflow Delay - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Overflow Delay - 2 spc.vi"/>
			<Item Name="Fractional Decimator Overflow Mux.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Overflow Mux.vi"/>
			<Item Name="Fractional Decimator Overflow Mux - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Overflow Mux - 1 spc.vi"/>
			<Item Name="Fractional Decimator Overflow Mux - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Overflow Mux - 2 spc.vi"/>
			<Item Name="Fractional Decimator Power Of Two Deciamtion Accumulator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Power Of Two Deciamtion Accumulator.vi"/>
			<Item Name="Fractional Decimator Power Of Two Deciamtion Accumulator - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Power Of Two Deciamtion Accumulator - 1 spc.vi"/>
			<Item Name="Fractional Decimator Power Of Two Deciamtion Accumulator - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Power Of Two Deciamtion Accumulator - 2 spc.vi"/>
			<Item Name="Fractional Decimator Processing Block.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block.vi"/>
			<Item Name="Fractional Decimator Processing Block - 1 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block - 1 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block - 1 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block - 1 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block - 2 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block - 2 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block - 2 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block - 2 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block IPIN.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block IPIN.vi"/>
			<Item Name="Fractional Decimator Processing Block IPIN - 1 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block IPIN - 1 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block IPIN - 1 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block IPIN - 1 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block IPIN - 2 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block IPIN - 2 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator Processing Block IPIN - 2 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block IPIN - 2 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Processing Blocks.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Blocks.vi"/>
			<Item Name="Fractional Decimator Processing Blocks - 1 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Blocks - 1 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator Processing Blocks - 1 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Blocks - 1 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Processing Blocks - 2 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Blocks - 2 spc - 2x oc.vi"/>
			<Item Name="Fractional Decimator Processing Blocks - 2 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Blocks - 2 spc - 3x oc.vi"/>
			<Item Name="Fractional Decimator Reset Control.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Reset Control.vi"/>
			<Item Name="Fractional Decimator Selectable Data Delay.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Selectable Data Delay.vi"/>
			<Item Name="Fractional Decimator Selectable Data Delay - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Selectable Data Delay - 1 spc.vi"/>
			<Item Name="Fractional Decimator Selectable Data Delay - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Selectable Data Delay - 2 spc.vi"/>
			<Item Name="Fractional Decimator Set Overflow.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Set Overflow.vi"/>
			<Item Name="Fractional Decimator Validated IQ Data Or.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Validated IQ Data Or.vi"/>
			<Item Name="Fractional Decimator Validated IQ Data Or - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Validated IQ Data Or - 1 spc.vi"/>
			<Item Name="Fractional Decimator Validated IQ Data Or - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Validated IQ Data Or - 2 spc.vi"/>
			<Item Name="Fractional Decimator Calculation Control.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Calculation Control.ctl"/>
			<Item Name="Fractional Decimator Processing Block Settings.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Processing Block Settings.ctl"/>
			<Item Name="Fractional Decimator Start Phase.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Fractional Decimator Start Phase.ctl"/>
			<Item Name="Validated IQ Data - 2 spc.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Validated IQ Data - 2 spc.ctl"/>
			<Item Name="Validated IQ Data.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Validated IQ Data.ctl"/>
			<Item Name="Validated IQ Data - 1 spc constant.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Validated IQ Data - 1 spc constant.vi"/>
			<Item Name="Validated IQ Data - 2 spc constant.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Decimator/Validated IQ Data - 2 spc constant.vi"/>
		</Item>
		<Item Name="Fractional Interpolator" Type="Folder">
			<Item Name="Fractional Interpolator - 1 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator - 1 spc - 2x oc.vi"/>
			<Item Name="Fractional Interpolator - 1 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator - 1 spc - 3x oc.vi"/>
			<Item Name="Fractional Interpolator - 2 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator - 2 spc - 2x oc.vi"/>
			<Item Name="Fractional Interpolator - 2 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator - 2 spc - 3x oc.vi"/>
			<Item Name="Fractional Interpolator Apply Phase Delay.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Apply Phase Delay.vi"/>
			<Item Name="Fractional Interpolator Apply Phase Delay - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Apply Phase Delay - 1 spc.vi"/>
			<Item Name="Fractional Interpolator Apply Phase Delay - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Apply Phase Delay - 2 spc.vi"/>
			<Item Name="Fractional Interpolator Adjust Delay Range.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Adjust Delay Range.vi"/>
			<Item Name="Fractional Interpolator Data Memory Reset.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Data Memory Reset.vi"/>
			<Item Name="Fractional Interpolator Data Memory Reset - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Data Memory Reset - 1 spc.vi"/>
			<Item Name="Fractional Interpolator Data Memory Reset - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Data Memory Reset - 2 spc.vi"/>
			<Item Name="Fractional Interpolator Overflow Delay.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Overflow Delay.vi"/>
			<Item Name="Fractional Interpolator Overflow Delay - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Overflow Delay - 1 spc.vi"/>
			<Item Name="Fractional Interpolator Overflow Delay - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Overflow Delay - 2 spc.vi"/>
			<Item Name="Fractional Interpolator Overflow Propagation - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Overflow Propagation - 2 spc.vi"/>
			<Item Name="Fractional Interpolator Processing Block IPIN.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Processing Block IPIN.vi"/>
			<Item Name="Fractional Interpolator Processing Block IPIN - 1 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Processing Block IPIN - 1 spc - 2x oc.vi"/>
			<Item Name="Fractional Interpolator Processing Block IPIN - 1 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Processing Block IPIN - 1 spc - 3x oc.vi"/>
			<Item Name="Fractional Interpolator Processing Block IPIN - 2 spc - 2x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Processing Block IPIN - 2 spc - 2x oc.vi"/>
			<Item Name="Fractional Interpolator Processing Block IPIN - 2 spc - 3x oc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Processing Block IPIN - 2 spc - 3x oc.vi"/>
			<Item Name="Fractional Interpolator Reset Control.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Reset Control.vi"/>
			<Item Name="Fractional Interpolator Resize and Calculate Overflow.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Resize and Calculate Overflow.vi"/>
			<Item Name="Fractional Interpolator Resize and Calculate Overflow - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Resize and Calculate Overflow - 1 spc.vi"/>
			<Item Name="Fractional Interpolator Resize and Calculate Overflow - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Resize and Calculate Overflow - 2 spc.vi"/>
			<Item Name="Fractional Interpolator Sync FIFO and Accumulator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Sync FIFO and Accumulator.vi"/>
			<Item Name="Fractional Interpolator Sync FIFO and Accumulator - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Sync FIFO and Accumulator - 1 spc.vi"/>
			<Item Name="Fractional Interpolator Sync FIFO and Accumulator - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Sync FIFO and Accumulator - 2 spc.vi"/>
			<Item Name="Fractional Interpolator Fractional Phase and Integer Phase Delta.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Fractional Interpolator/Fractional Interpolator Fractional Phase and Integer Phase Delta.ctl"/>
		</Item>
		<Item Name="Frequency Shift" Type="Folder">
			<Item Name="IQ Delay.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Private/Frequency Shift/IQ Delay.vi"/>
		</Item>
	</Item>
	<Item Name="Public" Type="Folder">
		<Property Name="NI.LibItem.Scope" Type="Int">1</Property>
		<Item Name="Sub VIs" Type="Folder">
			<Item Name="Digital Gain" Type="Folder">
				<Item Name="Digital Gain Base.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Gain/Digital Gain Base.vi"/>
				<Item Name="Digital Gain - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Gain/Digital Gain - 1 spc.vi"/>
				<Item Name="Digital Gain - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Gain/Digital Gain - 2 spc.vi"/>
				<Item Name="Digital Gain - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Gain/Digital Gain - 4 spc.vi"/>
				<Item Name="Digital Gain - 8 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Gain/Digital Gain - 8 spc.vi"/>
				<Item Name="Digital Gain - 16 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Gain/Digital Gain - 16 spc.vi"/>
			</Item>
			<Item Name="Digital Offset" Type="Folder">
				<Item Name="Digital Offset - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Offset/Digital Offset - 1 spc.vi"/>
				<Item Name="Digital Offset - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Offset/Digital Offset - 2 spc.vi"/>
				<Item Name="Digital Offset - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Offset/Digital Offset - 4 spc.vi"/>
				<Item Name="Digital Offset - 8 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Offset/Digital Offset - 8 spc.vi"/>
				<Item Name="Digital Offset - 16 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Digital Offset/Digital Offset - 16 spc.vi"/>
			</Item>
			<Item Name="IQ Impairments" Type="Folder">
				<Item Name="IQ Impairments - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/IQ Impairments/IQ Impairments - 1 spc.vi"/>
				<Item Name="IQ Impairments - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/IQ Impairments/IQ Impairments - 2 spc.vi"/>
				<Item Name="IQ Impairments - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/IQ Impairments/IQ Impairments - 4 spc.vi"/>
				<Item Name="IQ Impairments - 8 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/IQ Impairments/IQ Impairments - 8 spc.vi"/>
				<Item Name="IQ Impairments - 16 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/IQ Impairments/IQ Impairments - 16 spc.vi"/>
			</Item>
			<Item Name="Frequency Shift" Type="Folder">
				<Item Name="Frequency Shift - 1 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Frequency Shift/Frequency Shift - 1 spc.vi"/>
				<Item Name="Frequency Shift - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Frequency Shift/Frequency Shift - 2 spc.vi"/>
				<Item Name="Frequency Shift - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Frequency Shift/Frequency Shift - 4 spc.vi"/>
				<Item Name="Frequency Shift - 8 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Frequency Shift/Frequency Shift - 8 spc.vi"/>
				<Item Name="Frequency Shift - 16 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Frequency Shift/Frequency Shift - 16 spc.vi"/>
				<Item Name="Frequency Shift without accumulator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Frequency Shift/Frequency Shift without accumulator.vi"/>
			</Item>
			<Item Name="Boolean FF.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Boolean FF.vi"/>
			<Item Name="Complex Multiply.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Complex Multiply.vi"/>
			<Item Name="NCO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/NCO.vi"/>
			<Item Name="NCO without accumulator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/NCO without accumulator.vi"/>
			<Item Name="Non-symmetric FIR.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Non-symmetric FIR.vi"/>
			<Item Name="Synchronous Latch.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Synchronous Latch.vi"/>
			<Item Name="Detect Rising Edge.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Sub VIs/Detect Rising Edge.vi"/>
		</Item>
		<Item Name="Digital Gain.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Digital Gain.vi"/>
		<Item Name="Digital Offset.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Digital Offset.vi"/>
		<Item Name="Equalization.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Equalization.vi"/>
		<Item Name="Fractional Decimator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Fractional Decimator.vi"/>
		<Item Name="Fractional Interpolator.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Fractional Interpolator.vi"/>
		<Item Name="Frequency Shift.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/Frequency Shift.vi"/>
		<Item Name="IQ Impairments.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/IQ Impairments.vi"/>
		<Item Name="IQ Power Level Trigger.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/IQ Power Level Trigger.vi"/>
		<Item Name="IQ to I16.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/IQ to I16.vi"/>
		<Item Name="IQ Data to U32.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/IQ Data to U32.vi"/>
		<Item Name="I16 to IQ.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/I16 to IQ.vi"/>
		<Item Name="U32 to IQ Data.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/DSP/v1/FPGA/Public/U32 to IQ Data.vi"/>
	</Item>
</Library>
