
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.83

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     5    0.08    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v _246_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06    0.26 ^ _246_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _110_ (net)
                  0.09    0.00    0.26 ^ _247_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.05    0.06    0.32 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _027_ (net)
                  0.05    0.00    0.32 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.39    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.26    0.00    0.43 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.58    0.58 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    0.58 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.38    0.39    0.98 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _132_ (net)
                  0.38    0.00    0.98 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.20    0.12    1.10 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.20    0.00    1.10 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     8    0.10    0.73    0.72    1.82 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _120_ (net)
                  0.73    0.00    1.82 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.23    0.11    1.93 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.23    0.00    1.93 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.52    0.36    2.29 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.52    0.00    2.29 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.09    0.34    0.23    2.53 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.34    0.00    2.53 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.38    2.91 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    2.91 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.11    3.03 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    3.03 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.03   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.39    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.26    0.00    0.43 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.58    0.58 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    0.58 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.38    0.39    0.98 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _132_ (net)
                  0.38    0.00    0.98 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.20    0.12    1.10 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.20    0.00    1.10 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     8    0.10    0.73    0.72    1.82 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _120_ (net)
                  0.73    0.00    1.82 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.23    0.11    1.93 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.23    0.00    1.93 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.52    0.36    2.29 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.52    0.00    2.29 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.09    0.34    0.23    2.53 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.34    0.00    2.53 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.38    2.91 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    2.91 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.11    3.03 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    3.03 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.03   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.19e-03   1.33e-03   1.97e-08   7.53e-03  34.2%
Combinational          8.91e-03   5.60e-03   3.02e-08   1.45e-02  65.8%
Clock                  0.00e+00   0.00e+00   4.11e-09   4.11e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-02   6.93e-03   5.39e-08   2.20e-02 100.0%
                          68.5%      31.5%       0.0%
