
---------- Begin Simulation Statistics ----------
final_tick                               156153778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689888                       # Number of bytes of host memory used
host_op_rate                                   216986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   461.77                       # Real time elapsed on the host
host_tick_rate                              338167160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156154                       # Number of seconds simulated
sim_ticks                                156153778000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615414                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104339                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479254                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65353                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.561538                       # CPI: cycles per instruction
system.cpu.discardedOps                        190739                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614991                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408074                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23988053                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640394                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156153778                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132165725                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       558009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1116782                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            241                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40223                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17494                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19346                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29325312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29325312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74329                       # Request fanout histogram
system.membus.respLayer1.occupancy         1288770500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           775614000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            300458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       576548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           258316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          258315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       300179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1674971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1675555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    280273664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              280351744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57958                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10297088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           616732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000628                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 616346     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    385      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             616732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5407590000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5026450995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2511000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               484425                       # number of demand (read+write) hits
system.l2.demand_hits::total                   484440                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              484425                       # number of overall hits
system.l2.overall_hits::total                  484440                       # number of overall hits
system.l2.demand_misses::.cpu.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74070                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               264                       # number of overall misses
system.l2.overall_misses::.cpu.data             74070                       # number of overall misses
system.l2.overall_misses::total                 74334                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9828203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9859671000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9828203000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9859671000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           558495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          558495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558774                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.132624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.132624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119196.969697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132688.038342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132640.124304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119196.969697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132688.038342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132640.124304                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40223                       # number of writebacks
system.l2.writebacks::total                     40223                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74329                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8346402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8372590000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8346402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8372590000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.132615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133022                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.132615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133022                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99196.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112690.231553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112642.306502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99196.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112690.231553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112642.306502                       # average overall mshr miss latency
system.l2.replacements                          57958                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       536325                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536325                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       536325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            203333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203333                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7571160000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7571160000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        258316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            258316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.212852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137700.016369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137700.016369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6471500000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6471500000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.212852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117700.016369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117700.016369                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119196.969697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119196.969697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99196.969697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99196.969697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        281092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            281092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2257043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2257043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       300179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        300179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.063585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118250.275056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118250.275056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1874902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1874902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98255.004716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98255.004716                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16043.787242                       # Cycle average of tags in use
system.l2.tags.total_refs                     1116633                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.020217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.421913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.938536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16004.426793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16381                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9007446                       # Number of tag accesses
system.l2.tags.data_accesses                  9007446                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18960640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19028224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10297088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10297088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            432804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121422871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121855675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       432804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           432804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65941972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65941972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65941972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           432804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121422871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187797646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022402235250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              434938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151161                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40223                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10371791500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1486500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15946166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34886.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53636.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   65414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    630.327085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   508.490953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.293942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          685      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1812      3.90%      5.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16555     35.59%     40.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          659      1.42%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3930      8.45%     50.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          554      1.19%     52.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2996      6.44%     58.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          915      1.97%     60.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18414     39.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.423659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.952928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.832481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9769     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.462239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.317830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8464     86.61%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      0.61%     87.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              416      4.26%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.24%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              729      7.46%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.23%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.05%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.10%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.11%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               31      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19027200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10295616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19028224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10297088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       121.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  155786688000                       # Total gap between requests
system.mem_ctrls.avgGap                    1359964.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18959616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10295616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 432804.129785447789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 121416313.091060787439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65932545.032628029585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160892                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42577000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15903589500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3522860897000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40319.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53681.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21895811.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            164998260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87698655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058176560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417349440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12326605200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15088000890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47257366080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76400195085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.262547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 122660340500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5214300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28279137500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            167154540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88844745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1064545440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422386740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12326605200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14969903160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47356816800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76396256625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.237325                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 122922042500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5214300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28017435500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019151                       # number of overall hits
system.cpu.icache.overall_hits::total         7019151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33238000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33238000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33238000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33238000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 119132.616487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 119132.616487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 119132.616487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 119132.616487                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32680000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32680000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 117132.616487                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 117132.616487                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 117132.616487                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 117132.616487                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33238000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33238000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 119132.616487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 119132.616487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32680000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32680000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 117132.616487                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 117132.616487                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.412381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019430                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25159.247312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.412381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.436352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.436352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039139                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51472496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51472496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51473759                       # number of overall hits
system.cpu.dcache.overall_hits::total        51473759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       573136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         573136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       580294                       # number of overall misses
system.cpu.dcache.overall_misses::total        580294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24694189000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24694189000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24694189000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24694189000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52045632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52045632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52054053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52054053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43086.089515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43086.089515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42554.617142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42554.617142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       536325                       # number of writebacks
system.cpu.dcache.writebacks::total            536325                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16621                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       556515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       556515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       558495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       558495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21735718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21735718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21952404000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21952404000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39056.841235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39056.841235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39306.357264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39306.357264                       # average overall mshr miss latency
system.cpu.dcache.replacements                 557982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40795380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40795380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       300166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        300166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9829499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9829499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41095546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41095546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32746.876728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32746.876728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9090036000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9090036000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30483.120332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30483.120332                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10677116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10677116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       272970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14864690000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14864690000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024929                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024929                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54455.398029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54455.398029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14654                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14654                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       258316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       258316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12645682000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12645682000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48954.311773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48954.311773                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1263                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1263                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.850018                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.850018                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    216686000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    216686000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109437.373737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109437.373737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.959908                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            558494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.165422                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.959908                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104666752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104666752                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156153778000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
