m255
K3
13
cModel Technology
Z0 dF:\FPGA_code\Test_0413B\top\simulation\modelsim
vled0_module
IgF3?<UIlM?[MRRkA;?Oz>3
Vo_^QaFZMDZKRX`6zNiTbG2
Z1 dF:\FPGA_code\Test_0413B\top\simulation\modelsim
w1586769243
8F:/FPGA_code/Test_0413B/rtl/led0_module.v
FF:/FPGA_code/Test_0413B/rtl/led0_module.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+F:/FPGA_code/Test_0413B/rtl -O0
!i10b 1
!s100 b1K8JZPf_6^]5_HFl@Q=e1
!s85 0
!s108 1586795600.000000
!s107 F:/FPGA_code/Test_0413B/rtl/led0_module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_code/Test_0413B/rtl|F:/FPGA_code/Test_0413B/rtl/led0_module.v|
!s101 -O0
vled1_module
I;:OFEPNCz>gVG?CX9=?351
VT3Ifig8PGzIHOb88POfka3
R1
w1586769244
8F:/FPGA_code/Test_0413B/rtl/led1_module.v
FF:/FPGA_code/Test_0413B/rtl/led1_module.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 ]=@FG9<mjE]JJIC29D?]e1
!s85 0
!s108 1586795599.721000
!s107 F:/FPGA_code/Test_0413B/rtl/led1_module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_code/Test_0413B/rtl|F:/FPGA_code/Test_0413B/rtl/led1_module.v|
!s101 -O0
vled2_module
I6T@mQcX9hFlh2neGR618<1
VQ_2BkiGlHRHI7z`cg^S^?2
R1
Z5 w1586769245
8F:/FPGA_code/Test_0413B/rtl/led2_module.v
FF:/FPGA_code/Test_0413B/rtl/led2_module.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 @>Dn4EK1SY<A:N3dD]_hK2
!s85 0
!s108 1586795599.527000
!s107 F:/FPGA_code/Test_0413B/rtl/led2_module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_code/Test_0413B/rtl|F:/FPGA_code/Test_0413B/rtl/led2_module.v|
!s101 -O0
vled3_module
I9NH6HjnIH7aj^mliRmTD^0
V_e56j6^gZRzED>CNZBkiN0
R1
R5
8F:/FPGA_code/Test_0413B/rtl/led3_module.v
FF:/FPGA_code/Test_0413B/rtl/led3_module.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 LEnm23bnUlzU>YXE@g28A1
!s85 0
!s108 1586795599.176000
!s107 F:/FPGA_code/Test_0413B/rtl/led3_module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_code/Test_0413B/rtl|F:/FPGA_code/Test_0413B/rtl/led3_module.v|
!s101 -O0
vtop_module
Ihz4PMGK7dU81UDo1RBL7j2
VOY^jQ5VO9UdP8ZaS2d2Lj2
R1
w1586795157
8F:/FPGA_code/Test_0413B/rtl/top_module.v
FF:/FPGA_code/Test_0413B/rtl/top_module.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 LDkko4=b97^bAiZmMO]m10
!s85 0
!s108 1586795600.286000
!s107 F:/FPGA_code/Test_0413B/rtl/top_module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_code/Test_0413B/rtl|F:/FPGA_code/Test_0413B/rtl/top_module.v|
!s101 -O0
vtop_module_tb
!i10b 1
!s100 F^^eR0^U8:zia<:DnL;Kj1
Id@zJmWSX]DVOfeYN7AE^T2
VQS[f^_P34@NJYkTl;LjL70
R1
w1586795582
8F:/FPGA_code/Test_0413B/top/../testbench/top_module_tb.v
FF:/FPGA_code/Test_0413B/top/../testbench/top_module_tb.v
L0 6
R2
r1
!s85 0
31
!s108 1586795600.546000
!s107 F:/FPGA_code/Test_0413B/top/../testbench/top_module_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA_code/Test_0413B/top/../testbench|F:/FPGA_code/Test_0413B/top/../testbench/top_module_tb.v|
!s101 -O0
R3
!s92 -vlog01compat -work work +incdir+F:/FPGA_code/Test_0413B/top/../testbench -O0
