#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 17 20:47:57 2021
# Process ID: 6660
# Current directory: H:/GitRepositories/hw-sw-codesign-projects/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10124 H:\GitRepositories\hw-sw-codesign-projects\lab1\lab1.xpr
# Log file: H:/GitRepositories/hw-sw-codesign-projects/lab1/vivado.log
# Journal file: H:/GitRepositories/hw-sw-codesign-projects/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/GitRepositories/hw-sw-codesign-projects/lab1/lab1.xpr
update_compile_order -fileset sources_1
save_project_as lab2 H:/GitRepositories/hw-sw-codesign-projects/lab2 -force
open_bd_design {H:/GitRepositories/hw-sw-codesign-projects/lab2/lab2.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {1 139 89} [get_bd_cells processing_system7_0]
set_property location {381 66} [get_bd_intf_ports FIXED_IO]
set_property location {381 47} [get_bd_intf_ports DDR]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 113 102} [get_bd_cells axi_gpio_0]
set_property name switches [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_8bits}] [get_bd_cells switches]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/switches/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins switches/S_AXI]
set_property location {3 853 -96} [get_bd_cells rst_ps7_0_100M]
set_property location {3 907 119} [get_bd_cells ps7_0_axi_periph]
set_property location {3.5 1156 25} [get_bd_cells processing_system7_0]
set_property location {3.5 1436 -199} [get_bd_cells switches]
regenerate_bd_layout
set_property location {986 260} [get_bd_intf_ports DDR]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name buttons [get_bd_cells axi_gpio_0]
set_property location {1 62 124} [get_bd_cells buttons]
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_5bits}] [get_bd_cells buttons]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
set_property location {4 1091 -7} [get_bd_cells buttons]
connect_bd_intf_net [get_bd_intf_pins buttons/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
connect_bd_net [get_bd_pins buttons/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins buttons/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
undo
assign_bd_address
save_bd_design
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins switches/GPIO]
endgroup
set_property name switches [get_bd_intf_ports GPIO_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
endgroup
set_property name buttons [get_bd_intf_ports btns_5bits]
regenerate_bd_layout
validate_bd_design
assign_bd_address [get_bd_addr_segs {buttons/S_AXI/Reg }]
validate_bd_design
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
