Fitter report for Phased_WiFi_Telescope_FW
Sun Aug 12 22:12:13 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Aug 12 22:12:13 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Phased_WiFi_Telescope_FW                    ;
; Top-level Entity Name              ; wifi_tele_phy                               ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YU256C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 0 / 24,624 ( 0 % )                          ;
;     Total combinational functions  ; 0 / 24,624 ( 0 % )                          ;
;     Dedicated logic registers      ; 0 / 24,624 ( 0 % )                          ;
; Total registers                    ; 16                                          ;
; Total pins                         ; 28 / 151 ( 19 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10CL025YU256C8G                       ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                    ;
+------------------+-----------------------+--------------+-----------------+---------------+----------------------------+
; Name             ; Ignored Entity        ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source             ;
+------------------+-----------------------+--------------+-----------------+---------------+----------------------------+
; Location         ;                       ;              ; ARDUINO_ADC_SCL ; PIN_D8        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_ADC_SDA ; PIN_C8        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[0]   ; PIN_B1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[10]  ; PIN_L4        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[11]  ; PIN_K1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[12]  ; PIN_L2        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[13]  ; PIN_L1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[1]   ; PIN_C2        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[2]   ; PIN_F3        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[3]   ; PIN_D1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[4]   ; PIN_G2        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[5]   ; PIN_G1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[6]   ; PIN_J2        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[7]   ; PIN_J1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[8]   ; PIN_K2        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_IO[9]   ; PIN_K5        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_RSTn    ; PIN_L3        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_SCL     ; PIN_N1        ; QSF Assignment             ;
; Location         ;                       ;              ; ARDUINO_SDA     ; PIN_N2        ; QSF Assignment             ;
; Location         ;                       ;              ; C10_CLK_ADJ     ; PIN_E16       ; QSF Assignment             ;
; Location         ;                       ;              ; C10_CRC_ERROR   ; PIN_G15       ; QSF Assignment             ;
; Location         ;                       ;              ; C10_INIT_DONE   ; PIN_G16       ; QSF Assignment             ;
; Location         ;                       ;              ; C10_M10_IO[0]   ; PIN_E8        ; QSF Assignment             ;
; Location         ;                       ;              ; C10_M10_IO[1]   ; PIN_E7        ; QSF Assignment             ;
; Location         ;                       ;              ; C10_M10_IO[2]   ; PIN_F8        ; QSF Assignment             ;
; Location         ;                       ;              ; C10_M10_IO[3]   ; PIN_C3        ; QSF Assignment             ;
; Location         ;                       ;              ; C10_RESETn      ; PIN_J15       ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_CLK_125M   ; PIN_R8        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_INT        ; PIN_B5        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_MDC        ; PIN_B4        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_MDIO       ; PIN_A4        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_RXCLK   ; PIN_B8        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_RXCTL   ; PIN_A5        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_RXD0    ; PIN_A7        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_RXD1    ; PIN_B7        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_RXD2    ; PIN_A6        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_RXD3    ; PIN_B6        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_TXCLK   ; PIN_D3        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_TXCTL   ; PIN_D6        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_TXD0    ; PIN_E6        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_TXD1    ; PIN_A3        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_TXD2    ; PIN_B3        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RG_TXD3    ; PIN_A2        ; QSF Assignment             ;
; Location         ;                       ;              ; ENET_RSTn       ; PIN_C6        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[0]         ; PIN_L13       ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[10]        ; PIN_N8        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[11]        ; PIN_P8        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[13]        ; PIN_L8        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[16]        ; PIN_L7        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[17]        ; PIN_M7        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[20]        ; PIN_T2        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[21]        ; PIN_M6        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[35]        ; PIN_R1        ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[3]         ; PIN_K16       ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[8]         ; PIN_N14       ; QSF Assignment             ;
; Location         ;                       ;              ; GPIO[9]         ; PIN_P15       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_CKn        ; PIN_R14       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_CKp        ; PIN_P14       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_CLK_50M    ; PIN_M15       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_CS1n       ; PIN_N12       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_CS2n       ; PIN_P9        ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[0]      ; PIN_T12       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[1]      ; PIN_T13       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[2]      ; PIN_T11       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[3]      ; PIN_R10       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[4]      ; PIN_T10       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[5]      ; PIN_R11       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[6]      ; PIN_R12       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_DQ[7]      ; PIN_R13       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_INTn       ; PIN_P11       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_RSTOn      ; PIN_T15       ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_RSTn       ; PIN_N9        ; QSF Assignment             ;
; Location         ;                       ;              ; HBUS_RWDS       ; PIN_T14       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[0]       ; PIN_D16       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[1]       ; PIN_F13       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[2]       ; PIN_D15       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[3]       ; PIN_F16       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[4]       ; PIN_C16       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[5]       ; PIN_F15       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[6]       ; PIN_C15       ; QSF Assignment             ;
; Location         ;                       ;              ; PMOD_D[7]       ; PIN_B16       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_ADDR[0]     ; PIN_A10       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_ADDR[1]     ; PIN_A11       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_CLK         ; PIN_B9        ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[0]     ; PIN_A15       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[1]     ; PIN_B14       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[2]     ; PIN_A14       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[3]     ; PIN_B13       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[4]     ; PIN_A13       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[5]     ; PIN_B12       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[6]     ; PIN_A12       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_DATA[7]     ; PIN_B10       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_EMPTY       ; PIN_D14       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_FULL        ; PIN_D12       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_OEn         ; PIN_F9        ; QSF Assignment             ;
; Location         ;                       ;              ; USB_RDn         ; PIN_D11       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_RESETn      ; PIN_C9        ; QSF Assignment             ;
; Location         ;                       ;              ; USB_SCL         ; PIN_C14       ; QSF Assignment             ;
; Location         ;                       ;              ; USB_WRn         ; PIN_B11       ; QSF Assignment             ;
; Location         ;                       ;              ; USC_SDA         ; PIN_E9        ; QSF Assignment             ;
; Location         ;                       ;              ; USER_DIP[0]     ; PIN_M16       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_DIP[1]     ; PIN_A8        ; QSF Assignment             ;
; Location         ;                       ;              ; USER_DIP[2]     ; PIN_A9        ; QSF Assignment             ;
; Location         ;                       ;              ; USER_LED[0]     ; PIN_L14       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_LED[1]     ; PIN_K15       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_LED[2]     ; PIN_J14       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_LED[3]     ; PIN_J13       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_PB[0]      ; PIN_E15       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_PB[1]      ; PIN_F14       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_PB[2]      ; PIN_C11       ; QSF Assignment             ;
; Location         ;                       ;              ; USER_PB[3]      ; PIN_D9        ; QSF Assignment             ;
; PLL Compensation ; adc_lvds_lvds_ddio_in ;              ; ddio_h_reg*     ; ON            ; Compiler or HDL Assignment ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_ADC_SCL ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_ADC_SDA ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[0]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[10]  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[11]  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[12]  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[13]  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[1]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[2]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[3]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[4]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[5]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[6]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[7]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[8]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_IO[9]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_RSTn    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_SCL     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ARDUINO_SDA     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_CLK_ADJ     ; 3.3-V LVCMOS  ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_CRC_ERROR   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_INIT_DONE   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_M10_IO      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_M10_IO[0]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_M10_IO[1]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_M10_IO[2]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_M10_IO[3]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; C10_RESETn      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_CLK_125M   ; 3.3-V LVCMOS  ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_INT        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_MDC        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_MDIO       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_RXCLK   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_RXCTL   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_RXD0    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_RXD1    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_RXD2    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_RXD3    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_TXCLK   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_TXCTL   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_TXD0    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_TXD1    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_TXD2    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RG_TXD3    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; ENET_RSTn       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[10]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[11]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[13]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[16]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[17]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[20]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[21]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[27]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[35]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[8]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; GPIO[9]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_CKn        ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_CKp        ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_CLK_50M    ; 3.3-V LVCMOS  ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_CS1n       ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_CS2n       ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ         ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[0]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[1]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[2]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[3]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[4]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[5]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[6]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_DQ[7]      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_INTn       ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_RSTOn      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_RSTn       ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; HBUS_RWDS       ; 1.8 V         ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[2]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[3]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[4]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[5]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[6]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; PMOD_D[7]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_ADDR        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_CLK         ; 3.3-V LVCMOS  ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[3]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[4]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[5]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[6]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_DATA[7]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_EMPTY       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_FULL        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_OEn         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_RDn         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_RESETn      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_SCL         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USB_WRn         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USC_SDA         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_DIP        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_DIP[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_DIP[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_DIP[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_LED        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_LED[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_LED[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_LED[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_LED[3]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_PB         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_PB[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_PB[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_PB[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard     ; wifi_tele_phy         ;              ; USER_PB[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
+------------------+-----------------------+--------------+-----------------+---------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                    ;
+---------------------+-------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]     ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+-------------------+----------------------------+--------------------------+
; Placement (by node) ;                   ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 70 ) ; 0.00 % ( 0 / 70 )          ; 0.00 % ( 0 / 70 )        ;
;     -- Achieved     ; 0.00 % ( 0 / 70 ) ; 0.00 % ( 0 / 70 )          ; 0.00 % ( 0 / 70 )        ;
;                     ;                   ;                            ;                          ;
; Routing (by net)    ;                   ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )  ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )  ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+-------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 64 )     ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/output_files/Phased_WiFi_Telescope_FW.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 0 / 24,624 ( 0 % )    ;
;     -- Combinational with no register       ; 0                     ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 0                     ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 0                     ;
;     -- 3 input functions                    ; 0                     ;
;     -- <=2 input functions                  ; 0                     ;
;     -- Register only                        ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 0                     ;
;     -- arithmetic mode                      ; 0                     ;
;                                             ;                       ;
; Total registers*                            ; 16 / 25,304 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 0 / 24,624 ( 0 % )    ;
;     -- I/O registers                        ; 16 / 680 ( 2 % )      ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 0 / 1,539 ( 0 % )     ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 28 / 151 ( 19 % )     ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )         ;
;                                             ;                       ;
; M9Ks                                        ; 0 / 66 ( 0 % )        ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ;
; PLLs                                        ; 1 / 4 ( 25 % )        ;
; Global signals                              ; 0                     ;
;     -- Global clocks                        ; 0 / 20 ( 0 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0.0% / 0.0% / 0.0%    ;
; Peak interconnect usage (total/H/V)         ; 0.2% / 0.2% / 0.2%    ;
; Maximum fan-out                             ; 16                    ;
; Highest non-global fan-out                  ; 16                    ;
; Total fan-out                               ; 68                    ;
; Average fan-out                             ; 0.99                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                      ;
+---------------------------------------------+-------------------+--------------------------------+
; Statistic                                   ; Top               ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------+--------------------------------+
; Difficulty Clustering Region                ; Low               ; Low                            ;
;                                             ;                   ;                                ;
; Total logic elements                        ; 0 / 24624 ( 0 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 0                 ; 0                              ;
;     -- Register only                        ; 0                 ; 0                              ;
;     -- Combinational with a register        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Logic element usage by number of LUT inputs ;                   ;                                ;
;     -- 4 input functions                    ; 0                 ; 0                              ;
;     -- 3 input functions                    ; 0                 ; 0                              ;
;     -- <=2 input functions                  ; 0                 ; 0                              ;
;     -- Register only                        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Logic elements by mode                      ;                   ;                                ;
;     -- normal mode                          ; 0                 ; 0                              ;
;     -- arithmetic mode                      ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Total registers                             ; 16                ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 24624 ( 0 % ) ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 32                ; 0                              ;
;                                             ;                   ;                                ;
; Total LABs:  partially or completely used   ; 0 / 1539 ( 0 % )  ; 0 / 1539 ( 0 % )               ;
;                                             ;                   ;                                ;
; Virtual pins                                ; 0                 ; 0                              ;
; I/O pins                                    ; 28                ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )   ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                 ; 0                              ;
; Total RAM block bits                        ; 0                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )     ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 0 / 24 ( 0 % )    ; 1 / 24 ( 4 % )                 ;
; Signal Splitter                             ; 1 / 220 ( < 1 % ) ; 0 / 220 ( 0 % )                ;
;                                             ;                   ;                                ;
; Connections                                 ;                   ;                                ;
;     -- Input Connections                    ; 1                 ; 1                              ;
;     -- Registered Input Connections         ; 0                 ; 0                              ;
;     -- Output Connections                   ; 1                 ; 1                              ;
;     -- Registered Output Connections        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Internal Connections                        ;                   ;                                ;
;     -- Total Connections                    ; 64                ; 6                              ;
;     -- Registered Connections               ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; External Connections                        ;                   ;                                ;
;     -- Top                                  ; 0                 ; 2                              ;
;     -- hard_block:auto_generated_inst       ; 2                 ; 0                              ;
;                                             ;                   ;                                ;
; Partition Interface                         ;                   ;                                ;
;     -- Input Ports                          ; 11                ; 1                              ;
;     -- Output Ports                         ; 6                 ; 1                              ;
;     -- Bidir Ports                          ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Registered Ports                            ;                   ;                                ;
;     -- Registered Input Ports               ; 0                 ; 0                              ;
;     -- Registered Output Ports              ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Port Connectivity                           ;                   ;                                ;
;     -- Input Ports driven by GND            ; 0                 ; 0                              ;
;     -- Output Ports driven by GND           ; 0                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                 ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                 ; 0                              ;
;     -- Input Ports with no Source           ; 0                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                 ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                 ; 0                              ;
+---------------------------------------------+-------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; C10_clk50M        ; E2    ; 1        ; 0            ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; hmcad1511_d1a     ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d1a(n)  ; N16   ; 5        ; 53           ; 9            ; 21           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d1b     ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d1b(n)  ; T7    ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d2a     ; R6    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d2a(n)  ; T6    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d2b     ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d2b(n)  ; T5    ; 3        ; 14           ; 0            ; 14           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d3a     ; N5    ; 3        ; 5            ; 0            ; 7            ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d3a(n)  ; N6    ; 3        ; 5            ; 0            ; 0            ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d3b     ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d3b(n)  ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d4a     ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d4a(n)  ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d4b     ; P2    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_d4b(n)  ; P1    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 0                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_fclk    ; L15   ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_fclk(n) ; L16   ; 5        ; 53           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_lclk    ; R16   ; 5        ; 53           ; 8            ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; hmcad1511_lclk(n) ; P16   ; 5        ; 53           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; adc_cs            ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dac_cs            ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mosi              ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sample_pll_out    ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; Differential 2.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sample_pll_out(n) ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; Differential 2.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sclk              ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vga_cs            ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                           ;
+----------+-----------+---------------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As         ; User Signal Name ; Pin Type                  ;
+----------+-----------+---------------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -                   ; -                ; Dedicated Programming Pin ;
; H1       ; DCLK      ; As input tri-stated ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; H2       ; DATA0     ; As input tri-stated ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; H5       ; nCONFIG   ; -                   ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -                   ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -                   ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -                   ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -                   ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -                   ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -                   ; -                ; Dedicated Programming Pin ;
+----------+-----------+---------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 12 ( 33 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 16 ( 19 % )  ; 2.5V          ; --           ;
; 3        ; 14 / 25 ( 56 % ) ; 2.5V          ; --           ;
; 4        ; 2 / 20 ( 10 % )  ; 2.5V          ; --           ;
; 5        ; 6 / 18 ( 33 % )  ; 2.5V          ; --           ;
; 6        ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 23 ( 4 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                 ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; vga_cs                          ; output ; 2.5 V                           ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; dac_cs                          ; output ; 2.5 V                           ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 25         ; 1        ; C10_clk50M                      ; input  ; 3.3-V LVCMOS                    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 2.5 V                           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 2.5 V                           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 21         ; 1        ; #TCK                            ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                            ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                            ; output ;                                 ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                            ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; mosi                            ; output ; 2.5 V                           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; hmcad1511_fclk                  ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; hmcad1511_fclk(n)               ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                          ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                            ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; hmcad1511_d3b                   ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; hmcad1511_d3a                   ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; hmcad1511_d3a(n)                ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;                                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; hmcad1511_d1a                   ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; hmcad1511_d1a(n)                ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; hmcad1511_d4b(n)                ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; hmcad1511_d4b                   ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; hmcad1511_d3b(n)                ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; sclk                            ; output ; 2.5 V                           ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; hmcad1511_lclk(n)               ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; hmcad1511_d4a                   ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; sample_pll_out                  ; output ; Differential 2.5-V SSTL Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; hmcad1511_d2b                   ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; hmcad1511_d2a                   ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; hmcad1511_d1b                   ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; adc_cs                          ; output ; 2.5 V                           ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; hmcad1511_lclk                  ; input  ; LVDS                            ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; hmcad1511_d4a(n)                ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; sample_pll_out(n)               ; output ; Differential 2.5-V SSTL Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; hmcad1511_d2b(n)                ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; hmcad1511_d2a(n)                ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; hmcad1511_d1b(n)                ; input  ; LVDS                            ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                            ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------------+
; Name                          ; pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                                             ;
; PLL mode                      ; Zero Delay Buffer                                                                    ;
; Compensate clock              ; clock0                                                                               ;
; Compensated input/output pins ; sample_pll_out                                                                       ;
; Switchover type               ; --                                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                                             ;
; Input frequency 1             ; --                                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                                             ;
; Nominal VCO frequency         ; 600.0 MHz                                                                            ;
; VCO post scale K counter      ; 2                                                                                    ;
; VCO frequency control         ; Auto                                                                                 ;
; VCO phase shift step          ; 208 ps                                                                               ;
; VCO multiply                  ; --                                                                                   ;
; VCO divide                    ; --                                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                                             ;
; Freq max lock                 ; 54.18 MHz                                                                            ;
; M VCO Tap                     ; 0                                                                                    ;
; M Initial                     ; 1                                                                                    ;
; M value                       ; 12                                                                                   ;
; N value                       ; 1                                                                                    ;
; Charge pump current           ; setting 1                                                                            ;
; Loop filter resistance        ; setting 27                                                                           ;
; Loop filter capacitance       ; setting 0                                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                   ;
; Bandwidth type                ; Medium                                                                               ;
; Real time reconfigurable      ; Off                                                                                  ;
; Scan chain MIF file           ; pll_controller.mif                                                                   ;
; Preserve PLL counter order    ; Off                                                                                  ;
; PLL location                  ; PLL_1                                                                                ;
; Inclk0 signal                 ; C10_clk50M                                                                           ;
; Inclk1 signal                 ; --                                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                                        ;
; Inclk1 signal type            ; --                                                                                   ;
+-------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+--------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)    ; 15.00 (208 ps)   ; 50/50      ; C0      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; adc_cs         ; Incomplete set of assignments        ;
; vga_cs         ; Incomplete set of assignments        ;
; dac_cs         ; Incomplete set of assignments        ;
; mosi           ; Incomplete set of assignments        ;
; sclk           ; Incomplete set of assignments        ;
; sample_pll_out ; Missing drive strength and slew rate ;
; adc_cs         ; Missing location assignment          ;
; vga_cs         ; Missing location assignment          ;
; dac_cs         ; Missing location assignment          ;
; mosi           ; Missing location assignment          ;
; sclk           ; Missing location assignment          ;
+----------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                   ; Entity Name           ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |wifi_tele_phy                                  ; 0 (0)       ; 0 (0)                     ; 16 (16)       ; 0           ; 0    ; 0            ; 0       ; 0         ; 28   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy                                                                                                                                        ; wifi_tele_phy         ; work         ;
;    |hmcad1511_controller:adc|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc                                                                                                               ; hmcad1511_controller  ; work         ;
;       |adc_lvds:d1lvds|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;       |adc_lvds:d2lvds|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;       |adc_lvds:d3lvds|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;       |adc_lvds:d4lvds|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds                                                                                               ; adc_lvds              ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component                                                               ; altlvds_rx            ; work         ;
;             |adc_lvds_lvds_rx:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated                               ; adc_lvds_lvds_rx      ; work         ;
;                |adc_lvds_lvds_ddio_in:ddio_in|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in ; adc_lvds_lvds_ddio_in ; work         ;
;    |pll_controller:pll|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|pll_controller:pll                                                                                                                     ; pll_controller        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|pll_controller:pll|altpll:altpll_component                                                                                             ; altpll                ; work         ;
;          |pll_controller_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |wifi_tele_phy|pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated                                                        ; pll_controller_altpll ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; adc_cs            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_cs            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dac_cs            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sclk              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sample_pll_out    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hmcad1511_fclk    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hmcad1511_d4b     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_lclk    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; hmcad1511_d4a     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d3b     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d3a     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d2b     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d2a     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d1b     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d1a     ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; C10_clk50M        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sample_pll_out(n) ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hmcad1511_fclk(n) ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hmcad1511_d4b(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_lclk(n) ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; hmcad1511_d4a(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d3b(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d3a(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d2b(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d2a(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d1b(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
; hmcad1511_d1a(n)  ; Input    ; --            ; --            ; (0) 0 ps              ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                         ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; hmcad1511_fclk                                                                                                                                              ;                   ;         ;
; hmcad1511_d4b                                                                                                                                               ;                   ;         ;
; hmcad1511_lclk                                                                                                                                              ;                   ;         ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 0                 ; 0       ;
; hmcad1511_d4a                                                                                                                                               ;                   ;         ;
; hmcad1511_d3b                                                                                                                                               ;                   ;         ;
; hmcad1511_d3a                                                                                                                                               ;                   ;         ;
; hmcad1511_d2b                                                                                                                                               ;                   ;         ;
; hmcad1511_d2a                                                                                                                                               ;                   ;         ;
; hmcad1511_d1b                                                                                                                                               ;                   ;         ;
; hmcad1511_d1a                                                                                                                                               ;                   ;         ;
; C10_clk50M                                                                                                                                                  ;                   ;         ;
; hmcad1511_fclk(n)                                                                                                                                           ;                   ;         ;
; hmcad1511_d4b(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_lclk(n)                                                                                                                                           ;                   ;         ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d1lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d2lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 1                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d3lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_h_reg[1] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[0] ; 0                 ; 0       ;
;      - hmcad1511_controller:adc|adc_lvds:d4lvds|altlvds_rx:ALTLVDS_RX_component|adc_lvds_lvds_rx:auto_generated|adc_lvds_lvds_ddio_in:ddio_in|ddio_l_reg[1] ; 0                 ; 0       ;
; hmcad1511_d4a(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_d3b(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_d3a(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_d2b(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_d2a(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_d1b(n)                                                                                                                                            ;                   ;         ;
; hmcad1511_d1a(n)                                                                                                                                            ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                            ;
+----------------+----------+---------+-------+--------+----------------------+------------------+---------------------------+
; Name           ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------+----------+---------+-------+--------+----------------------+------------------+---------------------------+
; C10_clk50M     ; PIN_E2   ; 1       ; Clock ; no     ; --                   ; --               ; --                        ;
; hmcad1511_lclk ; PIN_R16  ; 16      ; Clock ; no     ; --                   ; --               ; --                        ;
+----------------+----------+---------+-------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------+
; Routing Usage Summary                        ;
+-----------------------+----------------------+
; Routing Resource Type ; Usage                ;
+-----------------------+----------------------+
; Block interconnects   ; 7 / 71,559 ( < 1 % ) ;
; C16 interconnects     ; 2 / 2,597 ( < 1 % )  ;
; C4 interconnects      ; 8 / 46,848 ( < 1 % ) ;
; Direct links          ; 0 / 71,559 ( 0 % )   ;
; Global clocks         ; 0 / 20 ( 0 % )       ;
; Local interconnects   ; 0 / 24,624 ( 0 % )   ;
; R24 interconnects     ; 6 / 2,496 ( < 1 % )  ;
; R4 interconnects      ; 0 / 62,424 ( 0 % )   ;
+-----------------------+----------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 23           ; 0            ; 23           ; 0            ; 0            ; 28        ; 23           ; 0            ; 28        ; 28        ; 0            ; 7            ; 0            ; 0            ; 1            ; 0            ; 7            ; 1            ; 0            ; 0            ; 0            ; 7            ; 0            ; 0            ; 0            ; 0            ; 0            ; 28        ; 27           ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 5            ; 28           ; 5            ; 28           ; 28           ; 0         ; 5            ; 28           ; 0         ; 0         ; 28           ; 21           ; 28           ; 28           ; 27           ; 28           ; 21           ; 27           ; 28           ; 28           ; 28           ; 21           ; 28           ; 28           ; 28           ; 28           ; 28           ; 0         ; 1            ; 28           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; adc_cs             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; vga_cs             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; dac_cs             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; mosi               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; sclk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; sample_pll_out     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_fclk     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d4b      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_lclk     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d4a      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d3b      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d3a      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d2b      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d2a      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d1b      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d1a      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; C10_clk50M         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sample_pll_out(n)  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_fclk(n)  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d4b(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_lclk(n)  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d4a(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d3b(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d3a(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d2b(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d2a(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d1b(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hmcad1511_d1a(n)   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; Off                 ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10CL025YU256C8G for design "Phased_WiFi_Telescope_FW"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15571): Compensating output pin "sample_pll_out", which is fed by CLK[0] port of PLL "pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 23
Info (15535): Implemented PLL "pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/pll_controller_altpll.v Line: 61
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/pll_controller_altpll.v Line: 61
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256C8G is compatible
    Info (176445): Device 10CL010YU256C8G is compatible
    Info (176445): Device 10CL016YU256C8G is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (176674): Following 11 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "sample_pll_out" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sample_pll_out(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 23
    Warning (176118): Pin "hmcad1511_fclk" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_fclk(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 26
    Warning (176118): Pin "hmcad1511_d4b" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d4b(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 39
    Warning (176118): Pin "hmcad1511_lclk" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_lclk(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 27
    Warning (176118): Pin "hmcad1511_d4a" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d4a(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 38
    Warning (176118): Pin "hmcad1511_d3b" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d3b(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 36
    Warning (176118): Pin "hmcad1511_d3a" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d3a(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 35
    Warning (176118): Pin "hmcad1511_d2b" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d2b(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 33
    Warning (176118): Pin "hmcad1511_d2a" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d2a(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 32
    Warning (176118): Pin "hmcad1511_d1b" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d1b(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 30
    Warning (176118): Pin "hmcad1511_d1a" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hmcad1511_d1a(n)" File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 29
Critical Warning (169085): No exact pin location assignment(s) for 5 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (176584): Output pin "sample_pll_out" (external output clock of PLL "pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1") uses I/O standard Differential 2.5-V SSTL Class I, has current strength 8mA, output load 0pF, and output clock frequency of 200 MHz, but target device can support only maximum output clock frequency of 117 MHz for this combination of I/O standard, current strength and load File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 121
Info (332104): Reading SDC File: 'Phased_WiFi_Telescope_FW.out.sdc'
Info (332104): Reading SDC File: 'ethernet/synthesis/submodules/altera_eth_tse_mac.sdc'
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(30): *altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 30
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 30
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 30
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 37
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 37
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 38
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 38
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(178): *|altera_tse_register_map:U_REG|command_config[9] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(178): *|altera_tse_mac_tx:U_TX|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|command_config[9]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 178
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(179): *|altera_tse_register_map:U_REG|mac_0[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 179
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(180): *|altera_tse_register_map:U_REG|mac_1[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 180
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(182): *|altera_tse_mac_rx:U_RX|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 183
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 183
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 183
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(184): *|altera_tse_register_map:U_REG|frm_length[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 184
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(204): *|altera_tse_mac_rx:*|pause_quant_val* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(204): *|altera_tse_mac_tx:*|pause_latch* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(204): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
    Info (332050): set_false_path -from [get_registers *|altera_tse_mac_rx:*|pause_quant_val*] -to [get_registers *|altera_tse_mac_tx:*|pause_latch*] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(204): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 204
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(205): *|altera_tse_register_map:U_REG|pause_quant_reg* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(205): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|pause_quant_reg*}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(205): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 205
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(206): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 206
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|pause_quant_reg*}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 206
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(206): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 206
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(207): *|altera_tse_register_map:U_REG|holdoff_quant* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(207): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|holdoff_quant*}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(207): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 207
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(212): *|altera_tse_magic_detection:U_MAGIC|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(212): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_magic_detection:U_MAGIC|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(212): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 212
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(213): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 213
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_magic_detection:U_MAGIC|*}] File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 213
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(213): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 213
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q could not be matched with a pin File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/ethernet/synthesis/submodules/altera_eth_tse_mac.sdc Line: 84
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000   C10_clk50M
    Info (332111):   10.000 hmcad1511_lclk
    Info (332111):    5.000 pll|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node pll_controller:pll|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/db/pll_controller_altpll.v Line: 98
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 0 input, 5 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ARDUINO_ADC_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_ADC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RSTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_CLK_ADJ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_CRC_ERROR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_INIT_DONE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_M10_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_M10_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_M10_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_M10_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "C10_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK_125M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_RXCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_RXCTL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_RXD0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_RXD1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_RXD2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_RXD3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_TXCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_TXCTL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_TXD0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_TXD1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_TXD2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RG_TXD3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RSTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_CKn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_CKp" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_CLK_50M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_CS1n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_CS2n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_INTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_RSTOn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_RSTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HBUS_RWDS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMOD_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OEn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RDn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WRn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USC_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIP[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIP[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_DIP[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_PB[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_PB[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_PB[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_PB[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.05 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin C10_clk50M uses I/O standard 3.3-V LVCMOS at E2 File: C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/wifi_tele_phy.vhd Line: 10
Info (144001): Generated suppressed messages file C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/output_files/Phased_WiFi_Telescope_FW.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 218 warnings
    Info: Peak virtual memory: 5492 megabytes
    Info: Processing ended: Sun Aug 12 22:12:14 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/output_files/Phased_WiFi_Telescope_FW.fit.smsg.


