rc file Version 1.0

[Design]
COMPILE_PATH=/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim
VCS_HOME=/tools/synopsys/vcs/W-2024.09-SP1
VERDI_HOME=/tools/synopsys/verdi/W-2024.09-SP2
SystemC=FALSE
UUM=FALSE
KDB=TRUE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb_fft_top 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 
ELAB=TRUE
COMMON_ELAB=TRUE
SIMV_WRAPPER=FALSE
[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-kdb=common_elab -ssv -ssy 
