{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712226189500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712226189500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 17:23:04 2024 " "Processing started: Thu Apr 04 17:23:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712226189500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712226189500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712226189500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712226191067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/pulse_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/pulse_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_1s " "Found entity 1: pulse_1s" {  } { { "version_1.2/pulse_1s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/pulse_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_state_handler.v(15) " "Verilog HDL information at fsm_state_handler.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1712226191150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_state_handler " "Found entity 1: fsm_state_handler" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mode " "Found entity 1: fsm_mode" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "version_1.2/fsm.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_display_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control_display_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_switch " "Found entity 1: control_display_switch" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_display_7seg.v 2 2 " "Found 2 design units, including 2 entities, in source file version_1.2/control_display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_7seg " "Found entity 1: control_display_7seg" {  } { { "version_1.2/control_display_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191228 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_7seg " "Found entity 2: bin_to_7seg" {  } { { "version_1.2/control_display_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_7seg.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_cnt " "Found entity 1: control_cnt" {  } { { "version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control_bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file version_1.2/control_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_bcd " "Found entity 1: control_bcd" {  } { { "version_1.2/control_bcd.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191244 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd " "Found entity 2: bcd" {  } { { "version_1.2/control_bcd.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_bcd.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/control.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_y_thousand_hundred.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_thousand_hundred.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_thousand_hundred " "Found entity 1: cnt_y_thousand_hundred" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_thousand_hundred.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_y_ten_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_y_ten_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_ten_unit " "Found entity 1: cnt_y_ten_unit" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_ten_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_s " "Found entity 1: cnt_s" {  } { { "version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_mo.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_mo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mo " "Found entity 1: cnt_mo" {  } { { "version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mi " "Found entity 1: cnt_mi" {  } { { "version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_h.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_h " "Found entity 1: cnt_h" {  } { { "version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_d.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_d " "Found entity 1: cnt_d" {  } { { "version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/cnt_button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/cnt_button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_button_press " "Found entity 1: cnt_button_press" {  } { { "version_1.2/cnt_button_press.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_button_press.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/button_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/button_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_detect " "Found entity 1: button_detect" {  } { { "version_1.2/button_detect.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/button_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712226191322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712226191322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712226191415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_detect button_detect:inst_button_detect " "Elaborating entity \"button_detect\" for hierarchy \"button_detect:inst_button_detect\"" {  } { { "version_1.2/century_clock.v" "inst_button_detect" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_button_press button_detect:inst_button_detect\|cnt_button_press:increase_press " "Elaborating entity \"cnt_button_press\" for hierarchy \"button_detect:inst_button_detect\|cnt_button_press:increase_press\"" {  } { { "version_1.2/button_detect.v" "increase_press" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/button_detect.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cnt_button_press.v(31) " "Verilog HDL assignment warning at cnt_button_press.v(31): truncated value with size 32 to match size of target (24)" {  } { { "version_1.2/cnt_button_press.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_button_press.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191462 "|century_clock|button_detect:inst_button_detect|cnt_button_press:increase_press"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cnt_button_press.v(49) " "Verilog HDL assignment warning at cnt_button_press.v(49): truncated value with size 32 to match size of target (24)" {  } { { "version_1.2/cnt_button_press.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_button_press.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191462 "|century_clock|button_detect:inst_button_detect|cnt_button_press:increase_press"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst_fsm\"" {  } { { "version_1.2/century_clock.v" "inst_fsm" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mode fsm:inst_fsm\|fsm_mode:fsm_mode " "Elaborating entity \"fsm_mode\" for hierarchy \"fsm:inst_fsm\|fsm_mode:fsm_mode\"" {  } { { "version_1.2/fsm.v" "fsm_mode" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(28) " "Verilog HDL assignment warning at fsm_mode.v(28): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191483 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(30) " "Verilog HDL assignment warning at fsm_mode.v(30): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191483 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(32) " "Verilog HDL assignment warning at fsm_mode.v(32): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191483 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(34) " "Verilog HDL assignment warning at fsm_mode.v(34): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(36) " "Verilog HDL assignment warning at fsm_mode.v(36): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(38) " "Verilog HDL assignment warning at fsm_mode.v(38): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(40) " "Verilog HDL assignment warning at fsm_mode.v(40): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(42) " "Verilog HDL assignment warning at fsm_mode.v(42): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(43) " "Verilog HDL Case Statement warning at fsm_mode.v(43): case item expression never matches the case expression" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(47) " "Verilog HDL Case Statement warning at fsm_mode.v(47): case item expression never matches the case expression" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712226191484 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(51) " "Verilog HDL Case Statement warning at fsm_mode.v(51): case item expression never matches the case expression" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712226191485 "|test|fsm_mode:fsm_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_state_handler fsm:inst_fsm\|fsm_state_handler:fsm_state_handler " "Elaborating entity \"fsm_state_handler\" for hierarchy \"fsm:inst_fsm\|fsm_state_handler:fsm_state_handler\"" {  } { { "version_1.2/fsm.v" "fsm_state_handler" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191490 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_display fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_display\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_cnt fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_pulse_1s fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_pulse_1s\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[0\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[0\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[1\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[1\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[2\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[2\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[3\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[3\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[4\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[4\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[5\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[5\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[0\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[0\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[1\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[1\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[2\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[2\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[3\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[3\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[4\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[4\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[5\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[5\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_pulse_1s fsm_state_handler.v(22) " "Inferred latch for \"enable_pulse_1s\" at fsm_state_handler.v(22)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191490 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst_control " "Elaborating entity \"control\" for hierarchy \"control:inst_control\"" {  } { { "version_1.2/century_clock.v" "inst_control" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191490 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_1\[7\] control.v(9) " "Output port \"FPGA_led_1\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_2\[7\] control.v(9) " "Output port \"FPGA_led_2\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_3\[7\] control.v(9) " "Output port \"FPGA_led_3\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_4\[7\] control.v(9) " "Output port \"FPGA_led_4\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_5\[7\] control.v(9) " "Output port \"FPGA_led_5\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_6\[7\] control.v(9) " "Output port \"FPGA_led_6\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_7\[7\] control.v(9) " "Output port \"FPGA_led_7\[7\]\" at control.v(9) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_led_8\[7\] control.v(10) " "Output port \"FPGA_led_8\[7\]\" at control.v(10) has no driver" {  } { { "version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712226191506 "|century_clock|control:inst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_1s control:inst_control\|pulse_1s:inst_pulse_1s " "Elaborating entity \"pulse_1s\" for hierarchy \"control:inst_control\|pulse_1s:inst_pulse_1s\"" {  } { { "version_1.2/control.v" "inst_pulse_1s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_cnt control:inst_control\|control_cnt:cnt " "Elaborating entity \"control_cnt\" for hierarchy \"control:inst_control\|control_cnt:cnt\"" {  } { { "version_1.2/control.v" "cnt" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_s control:inst_control\|control_cnt:cnt\|cnt_s:inst_cnt_s " "Elaborating entity \"cnt_s\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_s:inst_cnt_s\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(16) " "Verilog HDL assignment warning at cnt_s.v(16): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_s.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191521 "|century_clock|control:inst_control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(20) " "Verilog HDL assignment warning at cnt_s.v(20): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_s.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191521 "|century_clock|control:inst_control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(23) " "Verilog HDL assignment warning at cnt_s.v(23): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_s.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191521 "|century_clock|control:inst_control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mi control:inst_control\|control_cnt:cnt\|cnt_mi:inst_cnt_mi " "Elaborating entity \"cnt_mi\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_mi:inst_cnt_mi\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_mi" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(16) " "Verilog HDL assignment warning at cnt_mi.v(16): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mi.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191553 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(20) " "Verilog HDL assignment warning at cnt_mi.v(20): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mi.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191553 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(23) " "Verilog HDL assignment warning at cnt_mi.v(23): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mi.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191553 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_h control:inst_control\|control_cnt:cnt\|cnt_h:inst_cnt_h " "Elaborating entity \"cnt_h\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_h:inst_cnt_h\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_h" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(18) " "Verilog HDL assignment warning at cnt_h.v(18): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_h.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191568 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(22) " "Verilog HDL assignment warning at cnt_h.v(22): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_h.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191568 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(25) " "Verilog HDL assignment warning at cnt_h.v(25): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_h.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191568 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_d control:inst_control\|control_cnt:cnt\|cnt_d:inst_cnt_d " "Elaborating entity \"cnt_d\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_d:inst_cnt_d\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_d" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(37) " "Verilog HDL assignment warning at cnt_d.v(37): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_d.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191568 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(41) " "Verilog HDL assignment warning at cnt_d.v(41): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_d.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191568 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(44) " "Verilog HDL assignment warning at cnt_d.v(44): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_d.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191568 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mo control:inst_control\|control_cnt:cnt\|cnt_mo:inst_cnt_mo " "Elaborating entity \"cnt_mo\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_mo:inst_cnt_mo\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_mo" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(18) " "Verilog HDL assignment warning at cnt_mo.v(18): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mo.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191584 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(22) " "Verilog HDL assignment warning at cnt_mo.v(22): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mo.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191584 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(25) " "Verilog HDL assignment warning at cnt_mo.v(25): truncated value with size 32 to match size of target (6)" {  } { { "version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_mo.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191584 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_ten_unit control:inst_control\|control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit " "Elaborating entity \"cnt_y_ten_unit\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_y_ten_unit" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(18) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(18): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_ten_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191584 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(23) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(23): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_ten_unit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191584 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(27) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(27): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_ten_unit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191584 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_thousand_hundred control:inst_control\|control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred " "Elaborating entity \"cnt_y_thousand_hundred\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred\"" {  } { { "version_1.2/control_cnt.v" "inst_cnt_y_thousand_hundred" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_cnt.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(16) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(16): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_thousand_hundred.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191599 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(19) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(19): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_thousand_hundred.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191599 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(22) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(22): truncated value with size 32 to match size of target (7)" {  } { { "version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/cnt_y_thousand_hundred.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191599 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bcd control:inst_control\|control_bcd:bcd " "Elaborating entity \"control_bcd\" for hierarchy \"control:inst_control\|control_bcd:bcd\"" {  } { { "version_1.2/control.v" "bcd" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd control:inst_control\|control_bcd:bcd\|bcd:led_s " "Elaborating entity \"bcd\" for hierarchy \"control:inst_control\|control_bcd:bcd\|bcd:led_s\"" {  } { { "version_1.2/control_bcd.v" "led_s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_bcd.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_bcd.v(80) " "Verilog HDL assignment warning at control_bcd.v(80): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/control_bcd.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_bcd.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712226191646 "|century_clock|control:inst_control|control_bcd:bcd|bcd:led_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_switch control:inst_control\|control_display_switch:inst_display_switch " "Elaborating entity \"control_display_switch\" for hierarchy \"control:inst_control\|control_display_switch:inst_display_switch\"" {  } { { "version_1.2/control.v" "inst_display_switch" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191678 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(14) " "Verilog HDL Always Construct warning at control_display_switch.v(14): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191693 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(15) " "Verilog HDL Always Construct warning at control_display_switch.v(15): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191693 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(16) " "Verilog HDL Always Construct warning at control_display_switch.v(16): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191709 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_d control_display_switch.v(20) " "Verilog HDL Always Construct warning at control_display_switch.v(20): variable \"led_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191709 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mo control_display_switch.v(21) " "Verilog HDL Always Construct warning at control_display_switch.v(21): variable \"led_mo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_ten_unit control_display_switch.v(22) " "Verilog HDL Always Construct warning at control_display_switch.v(22): variable \"led_y_ten_unit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_thousand_hundred control_display_switch.v(23) " "Verilog HDL Always Construct warning at control_display_switch.v(23): variable \"led_y_thousand_hundred\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(27) " "Verilog HDL Always Construct warning at control_display_switch.v(27): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(28) " "Verilog HDL Always Construct warning at control_display_switch.v(28): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(29) " "Verilog HDL Always Construct warning at control_display_switch.v(29): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FPGA_led_78 control_display_switch.v(10) " "Verilog HDL Always Construct warning at control_display_switch.v(10): inferring latch(es) for variable \"FPGA_led_78\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[0\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[0\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191724 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[1\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[1\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191740 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[2\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[2\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191740 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[3\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[3\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191756 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[4\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[4\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191756 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[5\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[5\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191756 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[6\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[6\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191756 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[7\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[7\]\" at control_display_switch.v(10)" {  } { { "version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712226191756 "|century_clock|control:inst_control|control_display_switch:inst_display_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_7seg control:inst_control\|control_display_7seg:display " "Elaborating entity \"control_display_7seg\" for hierarchy \"control:inst_control\|control_display_7seg:display\"" {  } { { "version_1.2/control.v" "display" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg control:inst_control\|control_display_7seg:display\|bin_to_7seg:inst0 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"control:inst_control\|control_display_7seg:display\|bin_to_7seg:inst0\"" {  } { { "version_1.2/control_display_7seg.v" "inst0" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/control_display_7seg.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712226191771 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[5\] " "Net \"increase_signal\[5\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "increase_signal\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[4\] " "Net \"increase_signal\[4\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "increase_signal\[4\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[3\] " "Net \"increase_signal\[3\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "increase_signal\[3\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[2\] " "Net \"increase_signal\[2\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "increase_signal\[2\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[1\] " "Net \"increase_signal\[1\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "increase_signal\[1\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[5\] " "Net \"decrease_signal\[5\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "decrease_signal\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[4\] " "Net \"decrease_signal\[4\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "decrease_signal\[4\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[3\] " "Net \"decrease_signal\[3\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "decrease_signal\[3\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[2\] " "Net \"decrease_signal\[2\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "decrease_signal\[2\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[1\] " "Net \"decrease_signal\[1\]\" is missing source, defaulting to GND" {  } { { "version_1.2/century_clock.v" "decrease_signal\[1\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712226191928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1712226193865 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_1\[7\] GND " "Pin \"FPGA_led_1\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_2\[7\] GND " "Pin \"FPGA_led_2\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_3\[7\] GND " "Pin \"FPGA_led_3\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_4\[7\] GND " "Pin \"FPGA_led_4\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_5\[7\] GND " "Pin \"FPGA_led_5\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_6\[7\] GND " "Pin \"FPGA_led_6\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_7\[7\] GND " "Pin \"FPGA_led_7\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_led_8\[7\] GND " "Pin \"FPGA_led_8\[7\]\" is stuck at GND" {  } { { "version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/century_clock.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712226194334 "|century_clock|FPGA_led_8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712226194334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712226194537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1712226195461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712226195952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712226195952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "575 " "Implemented 575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712226196168 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712226196168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "505 " "Implemented 505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712226196168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712226196168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712226196235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 17:23:16 2024 " "Processing ended: Thu Apr 04 17:23:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712226196235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712226196235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712226196235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712226196235 ""}
