============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:29:38 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[30]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_Last_s_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     560            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     660          100     
                                              
             Setup:-      18                  
       Uncertainty:-      50                  
     Required Time:=     592                  
      Launch Clock:-     100                  
         Data Path:-     484                  
             Slack:=       8                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  DATA_PATH_Last_s_reg[5]/CK -       -     R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_Last_s_reg[5]/Q  -       CK->Q R     DFFRHQX1       3  7.3    43    62     162    (-,-) 
  g9374__2883/Y              -       A1->Y F     OAI22X1        1  3.3    46    38     200    (-,-) 
  g9350__6417/Y              -       C0->Y R     AOI221X1       1  3.2    70    51     251    (-,-) 
  g9263__4733/Y              -       A->Y  R     AND2X1         1  4.0    25    37     288    (-,-) 
  g8998__1705/Y              -       A->Y  F     NAND2X2        1  4.8    32    24     312    (-,-) 
  g8670__2883/Y              -       C->Y  R     NOR4X4         1  3.9    39    30     343    (-,-) 
  g8669__9945/Y              -       B->Y  F     NAND2X2        4  9.8    58    40     383    (-,-) 
  g8662__1881/Y              -       B->Y  F     AND3X8        35 73.9    63    58     442    (-,-) 
  g8661/Y                    -       A->Y  R     INVX3          2  5.9    22    17     459    (-,-) 
  g8653__3680/Y              -       B->Y  R     AND2X8        32 63.2    54    54     512    (-,-) 
  g8500__8428/Y              -       A1->Y F     AOI22X1        1  3.4    64    44     556    (-,-) 
  g8424__8246/Y              -       A->Y  R     NAND2X1        1  3.3    33    28     584    (-,-) 
  DATA_PATH_SF_0_s_reg[30]/D <<<     -     R     DFFRHQX1       1    -     -     0     584    (-,-) 
#---------------------------------------------------------------------------------------------------

