Release 12.4 - par M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Wed Oct 22 08:07:14 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   switches<1>_IBUF
   switches<2>_IBUF
   switches<3>_IBUF
   switches<4>_IBUF
   switches<5>_IBUF
   switches<6>_IBUF
   switches<7>_IBUF


