
ubuntu-preinstalled/netkit-ftp:     file format elf32-littlearm


Disassembly of section .init:

000032ac <.init>:
    32ac:	push	{r3, lr}
    32b0:	bl	40a0 <__snprintf_chk@plt+0x894>
    32b4:	pop	{r3, pc}

Disassembly of section .plt:

000032b8 <fdopen@plt-0x14>:
    32b8:	push	{lr}		; (str lr, [sp, #-4]!)
    32bc:	ldr	lr, [pc, #4]	; 32c8 <fdopen@plt-0x4>
    32c0:	add	lr, pc, lr
    32c4:	ldr	pc, [lr, #8]!
    32c8:	andeq	sp, r1, r0, lsl sl

000032cc <fdopen@plt>:
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #118784	; 0x1d000
    32d4:	ldr	pc, [ip, #2576]!	; 0xa10

000032d8 <raise@plt>:
    32d8:	add	ip, pc, #0, 12
    32dc:	add	ip, ip, #118784	; 0x1d000
    32e0:	ldr	pc, [ip, #2568]!	; 0xa08

000032e4 <__getdelim@plt>:
    32e4:	add	ip, pc, #0, 12
    32e8:	add	ip, ip, #118784	; 0x1d000
    32ec:	ldr	pc, [ip, #2560]!	; 0xa00

000032f0 <getpwnam@plt>:
    32f0:	add	ip, pc, #0, 12
    32f4:	add	ip, ip, #118784	; 0x1d000
    32f8:	ldr	pc, [ip, #2552]!	; 0x9f8

000032fc <__strncat_chk@plt>:
    32fc:	add	ip, pc, #0, 12
    3300:	add	ip, ip, #118784	; 0x1d000
    3304:	ldr	pc, [ip, #2544]!	; 0x9f0

00003308 <strcmp@plt>:
    3308:	add	ip, pc, #0, 12
    330c:	add	ip, ip, #118784	; 0x1d000
    3310:	ldr	pc, [ip, #2536]!	; 0x9e8

00003314 <__cxa_finalize@plt>:
    3314:	add	ip, pc, #0, 12
    3318:	add	ip, ip, #118784	; 0x1d000
    331c:	ldr	pc, [ip, #2528]!	; 0x9e0

00003320 <getlogin@plt>:
    3320:	add	ip, pc, #0, 12
    3324:	add	ip, ip, #118784	; 0x1d000
    3328:	ldr	pc, [ip, #2520]!	; 0x9d8

0000332c <strtol@plt>:
    332c:	add	ip, pc, #0, 12
    3330:	add	ip, ip, #118784	; 0x1d000
    3334:	ldr	pc, [ip, #2512]!	; 0x9d0

00003338 <getpwuid@plt>:
    3338:	add	ip, pc, #0, 12
    333c:	add	ip, ip, #118784	; 0x1d000
    3340:	ldr	pc, [ip, #2504]!	; 0x9c8

00003344 <setsockopt@plt>:
    3344:	add	ip, pc, #0, 12
    3348:	add	ip, ip, #118784	; 0x1d000
    334c:	ldr	pc, [ip, #2496]!	; 0x9c0

00003350 <read@plt>:
    3350:	add	ip, pc, #0, 12
    3354:	add	ip, ip, #118784	; 0x1d000
    3358:	ldr	pc, [ip, #2488]!	; 0x9b8

0000335c <fflush@plt>:
    335c:			; <UNDEFINED> instruction: 0x46c04778
    3360:	add	ip, pc, #0, 12
    3364:	add	ip, ip, #118784	; 0x1d000
    3368:	ldr	pc, [ip, #2476]!	; 0x9ac

0000336c <getuid@plt>:
    336c:	add	ip, pc, #0, 12
    3370:	add	ip, ip, #118784	; 0x1d000
    3374:	ldr	pc, [ip, #2468]!	; 0x9a4

00003378 <free@plt>:
    3378:	add	ip, pc, #0, 12
    337c:	add	ip, ip, #118784	; 0x1d000
    3380:	ldr	pc, [ip, #2460]!	; 0x99c

00003384 <gai_strerror@plt>:
    3384:	add	ip, pc, #0, 12
    3388:	add	ip, ip, #118784	; 0x1d000
    338c:	ldr	pc, [ip, #2452]!	; 0x994

00003390 <fgets@plt>:
    3390:	add	ip, pc, #0, 12
    3394:	add	ip, ip, #118784	; 0x1d000
    3398:	ldr	pc, [ip, #2444]!	; 0x98c

0000339c <add_history@plt>:
    339c:	add	ip, pc, #0, 12
    33a0:	add	ip, ip, #118784	; 0x1d000
    33a4:	ldr	pc, [ip, #2436]!	; 0x984

000033a8 <ferror@plt>:
    33a8:	add	ip, pc, #0, 12
    33ac:	add	ip, ip, #118784	; 0x1d000
    33b0:	ldr	pc, [ip, #2428]!	; 0x97c

000033b4 <memcpy@plt>:
    33b4:	add	ip, pc, #0, 12
    33b8:	add	ip, ip, #118784	; 0x1d000
    33bc:	ldr	pc, [ip, #2420]!	; 0x974

000033c0 <signal@plt>:
    33c0:	add	ip, pc, #0, 12
    33c4:	add	ip, ip, #118784	; 0x1d000
    33c8:	ldr	pc, [ip, #2412]!	; 0x96c

000033cc <_obstack_newchunk@plt>:
    33cc:	add	ip, pc, #0, 12
    33d0:	add	ip, ip, #118784	; 0x1d000
    33d4:	ldr	pc, [ip, #2404]!	; 0x964

000033d8 <select@plt>:
    33d8:	add	ip, pc, #0, 12
    33dc:	add	ip, ip, #118784	; 0x1d000
    33e0:	ldr	pc, [ip, #2396]!	; 0x95c

000033e4 <sleep@plt>:
    33e4:	add	ip, pc, #0, 12
    33e8:	add	ip, ip, #118784	; 0x1d000
    33ec:	ldr	pc, [ip, #2388]!	; 0x954

000033f0 <siginterrupt@plt>:
    33f0:	add	ip, pc, #0, 12
    33f4:	add	ip, ip, #118784	; 0x1d000
    33f8:	ldr	pc, [ip, #2380]!	; 0x94c

000033fc <__stack_chk_fail@plt>:
    33fc:	add	ip, pc, #0, 12
    3400:	add	ip, ip, #118784	; 0x1d000
    3404:	ldr	pc, [ip, #2372]!	; 0x944

00003408 <rewind@plt>:
    3408:	add	ip, pc, #0, 12
    340c:	add	ip, ip, #118784	; 0x1d000
    3410:	ldr	pc, [ip, #2364]!	; 0x93c

00003414 <alarm@plt>:
    3414:	add	ip, pc, #0, 12
    3418:	add	ip, ip, #118784	; 0x1d000
    341c:	ldr	pc, [ip, #2356]!	; 0x934

00003420 <obstack_free@plt>:
    3420:	add	ip, pc, #0, 12
    3424:	add	ip, ip, #118784	; 0x1d000
    3428:	ldr	pc, [ip, #2348]!	; 0x92c

0000342c <_obstack_begin@plt>:
    342c:	add	ip, pc, #0, 12
    3430:	add	ip, ip, #118784	; 0x1d000
    3434:	ldr	pc, [ip, #2340]!	; 0x924

00003438 <unlink@plt>:
    3438:	add	ip, pc, #0, 12
    343c:	add	ip, ip, #118784	; 0x1d000
    3440:	ldr	pc, [ip, #2332]!	; 0x91c

00003444 <rindex@plt>:
    3444:	add	ip, pc, #0, 12
    3448:	add	ip, ip, #118784	; 0x1d000
    344c:	ldr	pc, [ip, #2324]!	; 0x914

00003450 <realloc@plt>:
    3450:	add	ip, pc, #0, 12
    3454:	add	ip, ip, #118784	; 0x1d000
    3458:	ldr	pc, [ip, #2316]!	; 0x90c

0000345c <dup@plt>:
    345c:	add	ip, pc, #0, 12
    3460:	add	ip, ip, #118784	; 0x1d000
    3464:	ldr	pc, [ip, #2308]!	; 0x904

00003468 <__fdelt_chk@plt>:
    3468:	add	ip, pc, #0, 12
    346c:	add	ip, ip, #118784	; 0x1d000
    3470:	ldr	pc, [ip, #2300]!	; 0x8fc

00003474 <wait@plt>:
    3474:	add	ip, pc, #0, 12
    3478:	add	ip, ip, #118784	; 0x1d000
    347c:	ldr	pc, [ip, #2292]!	; 0x8f4

00003480 <chdir@plt>:
    3480:	add	ip, pc, #0, 12
    3484:	add	ip, ip, #118784	; 0x1d000
    3488:	ldr	pc, [ip, #2284]!	; 0x8ec

0000348c <strcasecmp@plt>:
    348c:	add	ip, pc, #0, 12
    3490:	add	ip, ip, #118784	; 0x1d000
    3494:	ldr	pc, [ip, #2276]!	; 0x8e4

00003498 <perror@plt>:
    3498:	add	ip, pc, #0, 12
    349c:	add	ip, ip, #118784	; 0x1d000
    34a0:	ldr	pc, [ip, #2268]!	; 0x8dc

000034a4 <accept@plt>:
    34a4:	add	ip, pc, #0, 12
    34a8:	add	ip, ip, #118784	; 0x1d000
    34ac:	ldr	pc, [ip, #2260]!	; 0x8d4

000034b0 <index@plt>:
    34b0:	add	ip, pc, #0, 12
    34b4:	add	ip, ip, #118784	; 0x1d000
    34b8:	ldr	pc, [ip, #2252]!	; 0x8cc

000034bc <__fxstat64@plt>:
    34bc:	add	ip, pc, #0, 12
    34c0:	add	ip, ip, #118784	; 0x1d000
    34c4:	ldr	pc, [ip, #2244]!	; 0x8c4

000034c8 <sigaction@plt>:
    34c8:	add	ip, pc, #0, 12
    34cc:	add	ip, ip, #118784	; 0x1d000
    34d0:	ldr	pc, [ip, #2236]!	; 0x8bc

000034d4 <__memcpy_chk@plt>:
    34d4:	add	ip, pc, #0, 12
    34d8:	add	ip, ip, #118784	; 0x1d000
    34dc:	ldr	pc, [ip, #2228]!	; 0x8b4

000034e0 <fwrite@plt>:
    34e0:	add	ip, pc, #0, 12
    34e4:	add	ip, ip, #118784	; 0x1d000
    34e8:	ldr	pc, [ip, #2220]!	; 0x8ac

000034ec <readline@plt>:
    34ec:	add	ip, pc, #0, 12
    34f0:	add	ip, ip, #118784	; 0x1d000
    34f4:	ldr	pc, [ip, #2212]!	; 0x8a4

000034f8 <strcat@plt>:
    34f8:	add	ip, pc, #0, 12
    34fc:	add	ip, ip, #118784	; 0x1d000
    3500:	ldr	pc, [ip, #2204]!	; 0x89c

00003504 <lseek64@plt>:
    3504:	add	ip, pc, #0, 12
    3508:	add	ip, ip, #118784	; 0x1d000
    350c:	ldr	pc, [ip, #2196]!	; 0x894

00003510 <strtoll@plt>:
    3510:	add	ip, pc, #0, 12
    3514:	add	ip, ip, #118784	; 0x1d000
    3518:	ldr	pc, [ip, #2188]!	; 0x88c

0000351c <__stpcpy_chk@plt>:
    351c:	add	ip, pc, #0, 12
    3520:	add	ip, ip, #118784	; 0x1d000
    3524:	ldr	pc, [ip, #2180]!	; 0x884

00003528 <gettimeofday@plt>:
    3528:	add	ip, pc, #0, 12
    352c:	add	ip, ip, #118784	; 0x1d000
    3530:	ldr	pc, [ip, #2172]!	; 0x87c

00003534 <__strcpy_chk@plt>:
    3534:	add	ip, pc, #0, 12
    3538:	add	ip, ip, #118784	; 0x1d000
    353c:	ldr	pc, [ip, #2164]!	; 0x874

00003540 <gethostname@plt>:
    3540:	add	ip, pc, #0, 12
    3544:	add	ip, ip, #118784	; 0x1d000
    3548:	ldr	pc, [ip, #2156]!	; 0x86c

0000354c <getenv@plt>:
    354c:	add	ip, pc, #0, 12
    3550:	add	ip, ip, #118784	; 0x1d000
    3554:	ldr	pc, [ip, #2148]!	; 0x864

00003558 <mkstemp64@plt>:
    3558:	add	ip, pc, #0, 12
    355c:	add	ip, ip, #118784	; 0x1d000
    3560:	ldr	pc, [ip, #2140]!	; 0x85c

00003564 <puts@plt>:
    3564:			; <UNDEFINED> instruction: 0x46c04778
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #118784	; 0x1d000
    3570:	ldr	pc, [ip, #2128]!	; 0x850

00003574 <malloc@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #118784	; 0x1d000
    357c:	ldr	pc, [ip, #2120]!	; 0x848

00003580 <__libc_start_main@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #118784	; 0x1d000
    3588:	ldr	pc, [ip, #2112]!	; 0x840

0000358c <strerror@plt>:
    358c:	add	ip, pc, #0, 12
    3590:	add	ip, ip, #118784	; 0x1d000
    3594:	ldr	pc, [ip, #2104]!	; 0x838

00003598 <__vfprintf_chk@plt>:
    3598:	add	ip, pc, #0, 12
    359c:	add	ip, ip, #118784	; 0x1d000
    35a0:	ldr	pc, [ip, #2096]!	; 0x830

000035a4 <__gmon_start__@plt>:
    35a4:	add	ip, pc, #0, 12
    35a8:	add	ip, ip, #118784	; 0x1d000
    35ac:	ldr	pc, [ip, #2088]!	; 0x828

000035b0 <glob64@plt>:
    35b0:	add	ip, pc, #0, 12
    35b4:	add	ip, ip, #118784	; 0x1d000
    35b8:	ldr	pc, [ip, #2080]!	; 0x820

000035bc <__ctype_b_loc@plt>:
    35bc:	add	ip, pc, #0, 12
    35c0:	add	ip, ip, #118784	; 0x1d000
    35c4:	ldr	pc, [ip, #2072]!	; 0x818

000035c8 <getcwd@plt>:
    35c8:	add	ip, pc, #0, 12
    35cc:	add	ip, ip, #118784	; 0x1d000
    35d0:	ldr	pc, [ip, #2064]!	; 0x810

000035d4 <exit@plt>:
    35d4:	add	ip, pc, #0, 12
    35d8:	add	ip, ip, #118784	; 0x1d000
    35dc:	ldr	pc, [ip, #2056]!	; 0x808

000035e0 <feof@plt>:
    35e0:	add	ip, pc, #0, 12
    35e4:	add	ip, ip, #118784	; 0x1d000
    35e8:	ldr	pc, [ip, #2048]!	; 0x800

000035ec <strlen@plt>:
    35ec:	add	ip, pc, #0, 12
    35f0:	add	ip, ip, #118784	; 0x1d000
    35f4:	ldr	pc, [ip, #2040]!	; 0x7f8

000035f8 <strchr@plt>:
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #118784	; 0x1d000
    3600:	ldr	pc, [ip, #2032]!	; 0x7f0

00003604 <getpass@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #118784	; 0x1d000
    360c:	ldr	pc, [ip, #2024]!	; 0x7e8

00003610 <__errno_location@plt>:
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #118784	; 0x1d000
    3618:	ldr	pc, [ip, #2016]!	; 0x7e0

0000361c <getservbyname@plt>:
    361c:	add	ip, pc, #0, 12
    3620:	add	ip, ip, #118784	; 0x1d000
    3624:	ldr	pc, [ip, #2008]!	; 0x7d8

00003628 <strncasecmp@plt>:
    3628:	add	ip, pc, #0, 12
    362c:	add	ip, ip, #118784	; 0x1d000
    3630:	ldr	pc, [ip, #2000]!	; 0x7d0

00003634 <__isoc99_sscanf@plt>:
    3634:	add	ip, pc, #0, 12
    3638:	add	ip, ip, #118784	; 0x1d000
    363c:	ldr	pc, [ip, #1992]!	; 0x7c8

00003640 <bind@plt>:
    3640:	add	ip, pc, #0, 12
    3644:	add	ip, ip, #118784	; 0x1d000
    3648:	ldr	pc, [ip, #1984]!	; 0x7c0

0000364c <memset@plt>:
    364c:	add	ip, pc, #0, 12
    3650:	add	ip, ip, #118784	; 0x1d000
    3654:	ldr	pc, [ip, #1976]!	; 0x7b8

00003658 <putchar@plt>:
    3658:	add	ip, pc, #0, 12
    365c:	add	ip, ip, #118784	; 0x1d000
    3660:	ldr	pc, [ip, #1968]!	; 0x7b0

00003664 <strncpy@plt>:
    3664:	add	ip, pc, #0, 12
    3668:	add	ip, ip, #118784	; 0x1d000
    366c:	ldr	pc, [ip, #1960]!	; 0x7a8

00003670 <gmtime@plt>:
    3670:	add	ip, pc, #0, 12
    3674:	add	ip, ip, #118784	; 0x1d000
    3678:	ldr	pc, [ip, #1952]!	; 0x7a0

0000367c <__printf_chk@plt>:
    367c:			; <UNDEFINED> instruction: 0x46c04778
    3680:	add	ip, pc, #0, 12
    3684:	add	ip, ip, #118784	; 0x1d000
    3688:	ldr	pc, [ip, #1940]!	; 0x794

0000368c <write@plt>:
    368c:	add	ip, pc, #0, 12
    3690:	add	ip, ip, #118784	; 0x1d000
    3694:	ldr	pc, [ip, #1932]!	; 0x78c

00003698 <fileno@plt>:
    3698:	add	ip, pc, #0, 12
    369c:	add	ip, ip, #118784	; 0x1d000
    36a0:	ldr	pc, [ip, #1924]!	; 0x784

000036a4 <__fprintf_chk@plt>:
    36a4:	add	ip, pc, #0, 12
    36a8:	add	ip, ip, #118784	; 0x1d000
    36ac:	ldr	pc, [ip, #1916]!	; 0x77c

000036b0 <access@plt>:
    36b0:	add	ip, pc, #0, 12
    36b4:	add	ip, ip, #118784	; 0x1d000
    36b8:	ldr	pc, [ip, #1908]!	; 0x774

000036bc <fclose@plt>:
    36bc:	add	ip, pc, #0, 12
    36c0:	add	ip, ip, #118784	; 0x1d000
    36c4:	ldr	pc, [ip, #1900]!	; 0x76c

000036c8 <fseeko64@plt>:
    36c8:	add	ip, pc, #0, 12
    36cc:	add	ip, ip, #118784	; 0x1d000
    36d0:	ldr	pc, [ip, #1892]!	; 0x764

000036d4 <__longjmp_chk@plt>:
    36d4:	add	ip, pc, #0, 12
    36d8:	add	ip, ip, #118784	; 0x1d000
    36dc:	ldr	pc, [ip, #1884]!	; 0x75c

000036e0 <shutdown@plt>:
    36e0:	add	ip, pc, #0, 12
    36e4:	add	ip, ip, #118784	; 0x1d000
    36e8:	ldr	pc, [ip, #1876]!	; 0x754

000036ec <sigemptyset@plt>:
    36ec:	add	ip, pc, #0, 12
    36f0:	add	ip, ip, #118784	; 0x1d000
    36f4:	ldr	pc, [ip, #1868]!	; 0x74c

000036f8 <popen@plt>:
    36f8:	add	ip, pc, #0, 12
    36fc:	add	ip, ip, #118784	; 0x1d000
    3700:	ldr	pc, [ip, #1860]!	; 0x744

00003704 <fork@plt>:
    3704:	add	ip, pc, #0, 12
    3708:	add	ip, ip, #118784	; 0x1d000
    370c:	ldr	pc, [ip, #1852]!	; 0x73c

00003710 <execl@plt>:
    3710:	add	ip, pc, #0, 12
    3714:	add	ip, ip, #118784	; 0x1d000
    3718:	ldr	pc, [ip, #1844]!	; 0x734

0000371c <strrchr@plt>:
    371c:	add	ip, pc, #0, 12
    3720:	add	ip, ip, #118784	; 0x1d000
    3724:	ldr	pc, [ip, #1836]!	; 0x72c

00003728 <listen@plt>:
    3728:	add	ip, pc, #0, 12
    372c:	add	ip, ip, #118784	; 0x1d000
    3730:	ldr	pc, [ip, #1828]!	; 0x724

00003734 <__sigsetjmp@plt>:
    3734:	add	ip, pc, #0, 12
    3738:	add	ip, ip, #118784	; 0x1d000
    373c:	ldr	pc, [ip, #1820]!	; 0x71c

00003740 <globfree64@plt>:
    3740:	add	ip, pc, #0, 12
    3744:	add	ip, ip, #118784	; 0x1d000
    3748:	ldr	pc, [ip, #1812]!	; 0x714

0000374c <putc@plt>:
    374c:	add	ip, pc, #0, 12
    3750:	add	ip, ip, #118784	; 0x1d000
    3754:	ldr	pc, [ip, #1804]!	; 0x70c

00003758 <getsockname@plt>:
    3758:	add	ip, pc, #0, 12
    375c:	add	ip, ip, #118784	; 0x1d000
    3760:	ldr	pc, [ip, #1796]!	; 0x704

00003764 <fopen64@plt>:
    3764:	add	ip, pc, #0, 12
    3768:	add	ip, ip, #118784	; 0x1d000
    376c:	ldr	pc, [ip, #1788]!	; 0x6fc

00003770 <freeaddrinfo@plt>:
    3770:	add	ip, pc, #0, 12
    3774:	add	ip, ip, #118784	; 0x1d000
    3778:	ldr	pc, [ip, #1780]!	; 0x6f4

0000377c <getaddrinfo@plt>:
    377c:	add	ip, pc, #0, 12
    3780:	add	ip, ip, #118784	; 0x1d000
    3784:	ldr	pc, [ip, #1772]!	; 0x6ec

00003788 <inet_ntop@plt>:
    3788:	add	ip, pc, #0, 12
    378c:	add	ip, ip, #118784	; 0x1d000
    3790:	ldr	pc, [ip, #1764]!	; 0x6e4

00003794 <socket@plt>:
    3794:	add	ip, pc, #0, 12
    3798:	add	ip, ip, #118784	; 0x1d000
    379c:	ldr	pc, [ip, #1756]!	; 0x6dc

000037a0 <chmod@plt>:
    37a0:	add	ip, pc, #0, 12
    37a4:	add	ip, ip, #118784	; 0x1d000
    37a8:	ldr	pc, [ip, #1748]!	; 0x6d4

000037ac <__xstat64@plt>:
    37ac:	add	ip, pc, #0, 12
    37b0:	add	ip, ip, #118784	; 0x1d000
    37b4:	ldr	pc, [ip, #1740]!	; 0x6cc

000037b8 <isatty@plt>:
    37b8:	add	ip, pc, #0, 12
    37bc:	add	ip, ip, #118784	; 0x1d000
    37c0:	ldr	pc, [ip, #1732]!	; 0x6c4

000037c4 <strncmp@plt>:
    37c4:	add	ip, pc, #0, 12
    37c8:	add	ip, ip, #118784	; 0x1d000
    37cc:	ldr	pc, [ip, #1724]!	; 0x6bc

000037d0 <abort@plt>:
    37d0:	add	ip, pc, #0, 12
    37d4:	add	ip, ip, #118784	; 0x1d000
    37d8:	ldr	pc, [ip, #1716]!	; 0x6b4

000037dc <getc@plt>:
    37dc:	add	ip, pc, #0, 12
    37e0:	add	ip, ip, #118784	; 0x1d000
    37e4:	ldr	pc, [ip, #1708]!	; 0x6ac

000037e8 <close@plt>:
    37e8:	add	ip, pc, #0, 12
    37ec:	add	ip, ip, #118784	; 0x1d000
    37f0:	ldr	pc, [ip, #1700]!	; 0x6a4

000037f4 <send@plt>:
    37f4:	add	ip, pc, #0, 12
    37f8:	add	ip, ip, #118784	; 0x1d000
    37fc:	ldr	pc, [ip, #1692]!	; 0x69c

00003800 <connect@plt>:
    3800:	add	ip, pc, #0, 12
    3804:	add	ip, ip, #118784	; 0x1d000
    3808:	ldr	pc, [ip, #1684]!	; 0x694

0000380c <__snprintf_chk@plt>:
    380c:	add	ip, pc, #0, 12
    3810:	add	ip, ip, #118784	; 0x1d000
    3814:	ldr	pc, [ip, #1676]!	; 0x68c

Disassembly of section .text:

00003818 <.text>:
    3818:			; <UNDEFINED> instruction: 0x374cf8df
    381c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3820:	cfstr32pl	mvfx15, [sp, #692]	; 0x2b4
    3824:	ldrbtmi	fp, [fp], #-134	; 0xffffff7a
    3828:			; <UNDEFINED> instruction: 0xf50dac06
    382c:	ldrmi	r5, [pc], -sp, lsl #25
    3830:			; <UNDEFINED> instruction: 0xf8df9303
    3834:			; <UNDEFINED> instruction: 0xf10c3738
    3838:			; <UNDEFINED> instruction: 0xf8440c14
    383c:	strcs	r0, [r0, #-3076]	; 0xfffff3fc
    3840:	stcne	8, cr15, [r8], {68}	; 0x44
    3844:			; <UNDEFINED> instruction: 0xf8df58fa
    3848:			; <UNDEFINED> instruction: 0xf8df3728
    384c:	ldmdavs	r2, {r3, r5, r8, r9, sl, ip}
    3850:			; <UNDEFINED> instruction: 0x0724f8df
    3854:			; <UNDEFINED> instruction: 0xf8cc4479
    3858:	ldrbtmi	r2, [r8], #-0
    385c:			; <UNDEFINED> instruction: 0x601d58fb
    3860:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    3864:			; <UNDEFINED> instruction: 0xf0002800
    3868:	stmvs	r7, {r0, r1, r2, r5, r8, pc}
    386c:	streq	pc, [r8], -r4, lsr #3
    3870:	stceq	8, cr15, [r8], {84}	; 0x54
    3874:	sfmls	f2, 4, [r3], {1}
    3878:			; <UNDEFINED> instruction: 0x3700f8df
    387c:	stmiapl	r1!, {fp, sp, lr}^
    3880:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    3884:	strtmi	r6, [r7], -pc
    3888:			; <UNDEFINED> instruction: 0x212f58e4
    388c:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    3890:	ldmpl	ip!, {r1, r5, sp, lr}^
    3894:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    3898:	ldmpl	ip!, {r1, r5, sp, lr}^
    389c:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    38a0:	ldmpl	sl!, {r1, r5, sp, lr}^
    38a4:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    38a8:	ldmpl	fp!, {r0, r2, r4, sp, lr}^
    38ac:			; <UNDEFINED> instruction: 0xf7ff601d
    38b0:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    38b4:	rschi	pc, pc, r0
    38b8:			; <UNDEFINED> instruction: 0xf8df3001
    38bc:	ldrbtmi	r1, [r9], #-1752	; 0xfffff928
    38c0:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    38c4:			; <UNDEFINED> instruction: 0xf8dfb928
    38c8:	andcs	r3, r1, #196, 12	; 0xc400000
    38cc:	stmiapl	fp, {r0, r1, r8, fp, ip, pc}^
    38d0:	bls	15b940 <sunique@@Base+0x12c580>
    38d4:			; <UNDEFINED> instruction: 0xf8dfab06
    38d8:	strcs	r5, [r1], -r0, asr #13
    38dc:	andls	r3, r5, #4096	; 0x1000
    38e0:	ldrbtmi	r9, [sp], #-2564	; 0xfffff5fc
    38e4:	ldrmi	r2, [r8], -r0, lsl #8
    38e8:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    38ec:	andls	r3, r4, #4, 4	; 0x40000000
    38f0:	stccc	8, cr15, [r4], {80}	; 0x50
    38f4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    38f8:			; <UNDEFINED> instruction: 0xf85080ec
    38fc:	ldmdavs	fp, {r3, sl, fp, ip, sp}
    3900:	blcs	b61974 <sunique@@Base+0xb325b4>
    3904:	rschi	pc, r5, r0, asr #32
    3908:	stccc	8, cr15, [r8], {80}	; 0x50
    390c:	mrrcne	8, 1, r6, r9, cr11
    3910:	blcs	21a84 <ruserpass_rcsid@@Base+0x108>
    3914:			; <UNDEFINED> instruction: 0xf04fd035
    3918:			; <UNDEFINED> instruction: 0xf1a30c02
    391c:	bcs	10841f4 <sunique@@Base+0x1054e34>
    3920:	adcshi	pc, ip, r0, lsl #4
    3924:			; <UNDEFINED> instruction: 0xf002e8df
    3928:	blt	fea723f0 <sunique@@Base+0xfea43030>
    392c:	blt	feeb241c <sunique@@Base+0xfee8305c>
    3930:	blt	feeb2420 <sunique@@Base+0xfee83060>
    3934:	blt	feeb2424 <sunique@@Base+0xfee83064>
    3938:	blt	feeb2428 <sunique@@Base+0xfee83068>
    393c:	blt	feeb242c <sunique@@Base+0xfee8306c>
    3940:	blt	feeb2430 <sunique@@Base+0xfee83070>
    3944:	blt	feeb2434 <sunique@@Base+0xfee83074>
    3948:	blt	feeb2438 <sunique@@Base+0xfee83078>
    394c:	blt	feeb243c <sunique@@Base+0xfee8307c>
    3950:	blt	feeb2440 <sunique@@Base+0xfee83080>
    3954:	blt	feeb2444 <sunique@@Base+0xfee83084>
    3958:	blhi	feea7fbc <sunique@@Base+0xfee78bfc>
    395c:	blt	fee95a9c <sunique@@Base+0xfee666dc>
    3960:	blt	10b2450 <sunique@@Base+0x1083090>
    3964:	blt	feeb225c <sunique@@Base+0xfee82e9c>
    3968:	eoreq	fp, r2, r8, lsr sl
    396c:			; <UNDEFINED> instruction: 0x362cf8df
    3970:	ldmpl	r2, {r0, r1, r9, fp, ip, pc}^
    3974:	movwcc	r6, #6163	; 0x1813
    3978:			; <UNDEFINED> instruction: 0xf8116013
    397c:	blcs	13588 <accounthelp@@Base+0x3c58>
    3980:			; <UNDEFINED> instruction: 0xf850d1cb
    3984:	blcc	5299c <sunique@@Base+0x235dc>
    3988:	stccc	8, cr15, [r4], {64}	; 0x40
    398c:	stccc	8, cr15, [r8], {80}	; 0x50
    3990:			; <UNDEFINED> instruction: 0xf8403304
    3994:	str	r3, [fp, r8, lsl #24]!
    3998:	movwcc	r6, #6315	; 0x18ab
    399c:	strb	r6, [ip, fp, lsr #1]!
    39a0:			; <UNDEFINED> instruction: 0xf8df9a03
    39a4:	ldmpl	r3, {r3, r5, r6, r7, r8, sl, ip, sp}^
    39a8:			; <UNDEFINED> instruction: 0xe7e6601e
    39ac:			; <UNDEFINED> instruction: 0xf8df9a03
    39b0:	ldmpl	r3, {r3, r4, r6, r7, r8, sl, ip, sp}^
    39b4:			; <UNDEFINED> instruction: 0xe7e0601c
    39b8:			; <UNDEFINED> instruction: 0xf8df9a03
    39bc:	ldmpl	r3, {r3, r6, r7, r8, sl, ip, sp}^
    39c0:	bfi	r6, ip, #0, #27
    39c4:	ldrbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    39c8:			; <UNDEFINED> instruction: 0xf7ff4478
    39cc:			; <UNDEFINED> instruction: 0xf8dfedce
    39d0:	ldrbtmi	r0, [r8], #-1492	; 0xfffffa2c
    39d4:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    39d8:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    39dc:			; <UNDEFINED> instruction: 0xf7ff4478
    39e0:			; <UNDEFINED> instruction: 0xf8dfedc4
    39e4:	ldrbtmi	r0, [r8], #-1480	; 0xfffffa38
    39e8:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    39ec:	strbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    39f0:			; <UNDEFINED> instruction: 0xf7ff4478
    39f4:			; <UNDEFINED> instruction: 0xf8dfedba
    39f8:	ldrbtmi	r0, [r8], #-1468	; 0xfffffa44
    39fc:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    3a00:	ldreq	pc, [r4, #2271]!	; 0x8df
    3a04:			; <UNDEFINED> instruction: 0xf7ff4478
    3a08:			; <UNDEFINED> instruction: 0xf8dfedb0
    3a0c:	ldrbtmi	r0, [r8], #-1456	; 0xfffffa50
    3a10:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    3a14:	streq	pc, [r8, #2271]!	; 0x8df
    3a18:			; <UNDEFINED> instruction: 0xf7ff4478
    3a1c:			; <UNDEFINED> instruction: 0xf8dfeda6
    3a20:	ldrbtmi	r0, [r8], #-1444	; 0xfffffa5c
    3a24:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    3a28:	ldreq	pc, [ip, #2271]	; 0x8df
    3a2c:			; <UNDEFINED> instruction: 0xf7ff4478
    3a30:	mulcs	sl, ip, sp
    3a34:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    3a38:			; <UNDEFINED> instruction: 0xf7ff2000
    3a3c:	bls	ff174 <sunique@@Base+0xcfdb4>
    3a40:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    3a44:			; <UNDEFINED> instruction: 0x601c58d3
    3a48:	bls	fd8ac <sunique@@Base+0xce4ec>
    3a4c:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3a50:			; <UNDEFINED> instruction: 0x601e58d3
    3a54:	svcls	0x0003e791
    3a58:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3a5c:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3a60:	and	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    3a64:	ldrdcs	pc, [r0], -lr
    3a68:	andeq	pc, r1, #66	; 0x42
    3a6c:	andcs	pc, r0, lr, asr #17
    3a70:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3a74:	andsvs	r3, r3, r1, lsl #6
    3a78:			; <UNDEFINED> instruction: 0xf8dfe77f
    3a7c:	bls	d0ed4 <sunique@@Base+0xa1b14>
    3a80:			; <UNDEFINED> instruction: 0xf8c358d3
    3a84:	ldrb	r8, [r8, -r0]!
    3a88:	strcc	pc, [r4, #-2271]	; 0xfffff721
    3a8c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3a90:	andgt	pc, r0, r3, asr #17
    3a94:	ldmdavs	r3!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    3a98:	smlad	lr, r8, r8, r6
    3a9c:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    3aa0:	stflss	f2, [r3], {1}
    3aa4:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    3aa8:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    3aac:			; <UNDEFINED> instruction: 0xf7ff6800
    3ab0:	strdcs	lr, [r1], -sl
    3ab4:	stc	7, cr15, [lr, #1020]	; 0x3fc
    3ab8:	andscs	r9, lr, #768	; 0x300
    3abc:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    3ac0:			; <UNDEFINED> instruction: 0xf8df2101
    3ac4:	stmiapl	r3!, {r5, r8, sl}^
    3ac8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3acc:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    3ad0:	stcls	7, cr14, [r3], {239}	; 0xef
    3ad4:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    3ad8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3adc:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    3ae0:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    3ae4:	strcc	pc, [r4, #-2271]	; 0xfffff721
    3ae8:	stmiapl	r4!, {r1, r5, r9, sl, lr}^
    3aec:	cmnlt	r8, r0, lsr #32
    3af0:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3af4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3af8:			; <UNDEFINED> instruction: 0xf0002b00
    3afc:			; <UNDEFINED> instruction: 0xf8df8227
    3b00:	bls	d0d78 <sunique@@Base+0xa19b8>
    3b04:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    3b08:	andsvs	r3, r3, r1, lsl #6
    3b0c:	andcs	r9, r0, r3, lsl #28
    3b10:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3b14:			; <UNDEFINED> instruction: 0xf8df2401
    3b18:			; <UNDEFINED> instruction: 0xf8df24dc
    3b1c:	ldmdapl	r5!, {r2, r3, r4, r6, r7, sl, ip, sp}^
    3b20:	mvnscc	pc, pc, asr #32
    3b24:	ldmpl	r5!, {r3, r5, sp, lr}
    3b28:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3b2c:	ldmpl	r0!, {r3, r5, sp, lr}^
    3b30:	strtcc	pc, [r4], #2271	; 0x8df
    3b34:	ldmpl	r2!, {r2, sp, lr}
    3b38:	ldmpl	r3!, {r0, r4, sp, lr}^
    3b3c:			; <UNDEFINED> instruction: 0xf7ff6818
    3b40:			; <UNDEFINED> instruction: 0xf7ffedac
    3b44:			; <UNDEFINED> instruction: 0xf8dfee3a
    3b48:	ldmpl	r3!, {r3, r4, r5, r7, sl, ip, sp}^
    3b4c:			; <UNDEFINED> instruction: 0xf7ff6018
    3b50:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3b54:	mvnshi	pc, r0
    3b58:	bl	ff2c1b5c <sunique@@Base+0xff29279c>
    3b5c:			; <UNDEFINED> instruction: 0xf0002800
    3b60:	blge	1b6431c <sunique@@Base+0x1b34f5c>
    3b64:	vst2.16	{d22,d24}, [pc], r1
    3b68:	ldrmi	r5, [r8], -r0, lsl #5
    3b6c:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    3b70:	ldrcs	pc, [r0], #2271	; 0x8df
    3b74:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    3b78:	svcne	0x00fff880
    3b7c:	tstcs	r1, r0, lsl r0
    3b80:			; <UNDEFINED> instruction: 0xf7ff2002
    3b84:	svcls	0x0003ec36
    3b88:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b8c:			; <UNDEFINED> instruction: 0xf8dfac0a
    3b90:	andcs	r5, r0, #124, 8	; 0x7c000000
    3b94:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b98:	ldmpl	lr!, {r0, r4, r9, sl, lr}^
    3b9c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3ba0:	ldmdbpl	sp!, {r2, r4, r5, sp, lr}^
    3ba4:	ldmdapl	r8!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    3ba8:	strls	r4, [r0], -fp, lsr #12
    3bac:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    3bb0:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3bb4:	strtmi	r2, [fp], -r0, lsl #4
    3bb8:	ldmdapl	r8!, {r0, r4, r9, sl, lr}
    3bbc:			; <UNDEFINED> instruction: 0xf7ff9600
    3bc0:	blls	17eca0 <sunique@@Base+0x14f8e0>
    3bc4:	vstmdble	r1!, {d2-d1}
    3bc8:	tstcs	r1, r0, lsr #12
    3bcc:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    3bd0:			; <UNDEFINED> instruction: 0xf47f2800
    3bd4:			; <UNDEFINED> instruction: 0xf8dfaf31
    3bd8:	andcs	r1, r2, r4, asr #8
    3bdc:			; <UNDEFINED> instruction: 0xf7ff4479
    3be0:	strdcs	lr, [r1, -r0]
    3be4:			; <UNDEFINED> instruction: 0xf7ff200d
    3be8:	stmdals	r5, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3bec:	andcc	r9, r1, r4, lsl #18
    3bf0:			; <UNDEFINED> instruction: 0xf0013904
    3bf4:			; <UNDEFINED> instruction: 0xf8dffe3b
    3bf8:	cfstrsls	mvf3, [r3], {24}
    3bfc:			; <UNDEFINED> instruction: 0xf00858e0
    3c00:			; <UNDEFINED> instruction: 0xf8dfff73
    3c04:	stmiapl	r0!, {r2, r4, sl, ip, sp}^
    3c08:			; <UNDEFINED> instruction: 0xff6ef008
    3c0c:	stmdage	sl, {r0, r8, sp}
    3c10:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    3c14:			; <UNDEFINED> instruction: 0xf0402800
    3c18:			; <UNDEFINED> instruction: 0xf8df816e
    3c1c:	andcs	r1, r2, r4, lsl #8
    3c20:			; <UNDEFINED> instruction: 0xf7ff4479
    3c24:	smlabtcs	r1, lr, fp, lr
    3c28:			; <UNDEFINED> instruction: 0xf7ff200d
    3c2c:	blmi	ffbfeb5c <sunique@@Base+0xffbcf79c>
    3c30:	bls	ef070 <sunique@@Base+0xbfcb0>
    3c34:	ldreq	pc, [r4], -r5, lsr #3
    3c38:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3c3c:	ldrdcc	pc, [r0], -sl
    3c40:	blmi	ff8b0274 <sunique@@Base+0xff880eb4>
    3c44:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3c48:	blcs	1dcbc <accounthelp@@Base+0xe38c>
    3c4c:	teqhi	r7, r0	; <UNPREDICTABLE>
    3c50:	strdcs	r4, [r1], -r4	; <UNPREDICTABLE>
    3c54:			; <UNDEFINED> instruction: 0xf7ff4479
    3c58:	blmi	ff7ff0b0 <sunique@@Base+0xff7cfcf0>
    3c5c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3c60:			; <UNDEFINED> instruction: 0xf7ff6818
    3c64:	svcls	0x0003eb7e
    3c68:	blmi	ffbcc070 <sunique@@Base+0xffb9ccb0>
    3c6c:	eorsvs	r2, r1, sl, lsl #4
    3c70:	andseq	pc, r8, r5, lsr #3
    3c74:	ldcne	8, cr15, [r8], {69}	; 0x45
    3c78:			; <UNDEFINED> instruction: 0xf8574631
    3c7c:	blmi	ff6b3c90 <sunique@@Base+0xff6848d0>
    3c80:	ldrdmi	pc, [r0], -ip
    3c84:			; <UNDEFINED> instruction: 0xf8cc3401
    3c88:	ldmpl	fp!, {lr}^
    3c8c:			; <UNDEFINED> instruction: 0xf7ff681b
    3c90:	mcrrne	11, 2, lr, r2, cr10
    3c94:	rscshi	pc, r6, r0
    3c98:	ldccc	8, cr15, [r8], {85}	; 0x55
    3c9c:			; <UNDEFINED> instruction: 0xf0002b00
    3ca0:	bmi	ff76406c <sunique@@Base+0xff734cac>
    3ca4:	blls	cadbc <sunique@@Base+0x9b9fc>
    3ca8:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    3cac:	andeq	lr, r3, #216, 18	; 0x360000
    3cb0:	addsmi	r1, sl, #49152	; 0xc000
    3cb4:	rscshi	pc, ip, r0, asr #1
    3cb8:			; <UNDEFINED> instruction: 0xf8554622
    3cbc:			; <UNDEFINED> instruction: 0xf7ff1c18
    3cc0:	bls	feab0 <sunique@@Base+0xcf6f0>
    3cc4:	svcls	0x00034bd4
    3cc8:	ldmib	r3, {r0, r1, r4, r6, r7, fp, ip, lr}^
    3ccc:	strtmi	r1, [r0], #-2
    3cd0:	svclt	0x00024288
    3cd4:	mlacs	r8, r3, r8, pc	; <UNPREDICTABLE>
    3cd8:	andeq	pc, r2, #66	; 0x42
    3cdc:	eorcs	pc, r8, r3, lsl #17
    3ce0:	bls	d6c1c <sunique@@Base+0xa785c>
    3ce4:	ldmibvs	r3, {r1, r4, r6, r7, fp, ip, lr}
    3ce8:	ldrmi	r6, [r8], #-2324	; 0xfffff6ec
    3cec:	movweq	lr, #14880	; 0x3a20
    3cf0:	adcmi	r6, r3, #211	; 0xd3
    3cf4:	sbcsvs	fp, r4, r8, lsl #31
    3cf8:	svclt	0x00884acc
    3cfc:	stclmi	6, cr4, [r6], {35}	; 0x23
    3d00:	ldceq	8, cr15, [r8], {85}	; 0x55
    3d04:	adcvs	r5, r3, ip, lsr r9
    3d08:	ldmpl	fp!, {r0, r1, r4, r9, sl, lr}^
    3d0c:			; <UNDEFINED> instruction: 0xf7ff6019
    3d10:	blmi	ff17e9e8 <sunique@@Base+0xff14f628>
    3d14:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3d18:	andsvs	r3, r3, r1, lsl #22
    3d1c:	blmi	ff1321b0 <sunique@@Base+0xff102df0>
    3d20:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3d24:	cmnle	r9, r0, lsl #22
    3d28:	bls	d6c30 <sunique@@Base+0xa7870>
    3d2c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d30:			; <UNDEFINED> instruction: 0xf0002c00
    3d34:			; <UNDEFINED> instruction: 0x462080b6
    3d38:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    3d3c:	rsble	r2, r9, r0, lsl #16
    3d40:	stmdane	r3!, {r0, fp, ip, sp}
    3d44:	bcs	29add4 <sunique@@Base+0x26ba14>
    3d48:	stmdacs	r0, {r0, r1, r8, ip, lr, pc}
    3d4c:	andcs	sp, r0, #98	; 0x62
    3d50:	stcge	0, cr7, [r6], {26}
    3d54:	tsteq	ip, r5, lsr #3	; <UNPREDICTABLE>
    3d58:			; <UNDEFINED> instruction: 0xf0094620
    3d5c:			; <UNDEFINED> instruction: 0xf8d4f8b3
    3d60:	strmi	r8, [r1], r0
    3d64:	svceq	0x0000f1b8
    3d68:	stmdavs	r0, {r1, r5, ip, lr, pc}
    3d6c:			; <UNDEFINED> instruction: 0xff86f008
    3d70:	strmi	r1, [r4], -r3, asr #24
    3d74:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    3d78:	bvc	10f7f5c <sunique@@Base+0x10c8b9c>
    3d7c:	blmi	feb70230 <sunique@@Base+0xfeb40e70>
    3d80:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3d84:	blcs	1ddf8 <accounthelp@@Base+0xe4c8>
    3d88:	stmiavs	r3!, {r0, r2, r5, r6, ip, lr, pc}^
    3d8c:	subsle	r2, lr, r0, lsl #22
    3d90:	strbmi	r4, [r0], -r9, asr #12
    3d94:	blmi	fea15bfc <sunique@@Base+0xfe9e683c>
    3d98:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3d9c:	tstlt	r3, fp, lsl r8
    3da0:	blcs	22634 <ruserpass_rcsid@@Base+0xcb8>
    3da4:	blmi	fe978344 <sunique@@Base+0xfe948f84>
    3da8:	ldrbtmi	r6, [fp], #-2274	; 0xfffff71e
    3dac:			; <UNDEFINED> instruction: 0xd12d429a
    3db0:	ldmibmi	sp, {r0, r1, sl, fp, ip, pc}
    3db4:	blmi	fe616830 <sunique@@Base+0xfe5e7470>
    3db8:	stmdavs	r1, {r5, r6, fp, ip, lr}
    3dbc:	andvs	r3, r1, r1, lsl #2
    3dc0:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    3dc4:	ldmdavs	sl, {r0, r4, fp, sp, lr}^
    3dc8:	ldmdble	r9, {r0, r4, r7, r9, lr}
    3dcc:	addsmi	r6, r1, #425984	; 0x68000
    3dd0:	stmib	r3, {r1, r2, r4, r9, ip, lr, pc}^
    3dd4:	blmi	fe3881e4 <sunique@@Base+0xfe358e24>
    3dd8:	stmiapl	r0!, {r0, r1, sl, fp, ip, pc}^
    3ddc:	cdp2	0, 8, cr15, cr4, cr8, {0}
    3de0:	stmiapl	r2!, {r0, r4, r7, r8, r9, fp, lr}^
    3de4:	blcc	5de38 <sunique@@Base+0x2ea78>
    3de8:	blcs	1be3c <accounthelp@@Base+0xc50c>
    3dec:	svcge	0x0026f47f
    3df0:	stmiapl	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, lr}^
    3df4:	blcs	1de68 <accounthelp@@Base+0xe538>
    3df8:	svcge	0x0020f43f
    3dfc:	cdp2	0, 8, cr15, cr14, cr8, {0}
    3e00:	bls	d6c1c <sunique@@Base+0xa785c>
    3e04:			; <UNDEFINED> instruction: 0xf7ff58d0
    3e08:	strb	lr, [r4, ip, lsl #22]!
    3e0c:	bls	d6c30 <sunique@@Base+0xa7870>
    3e10:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e14:	stmdals	r3, {r2, r7, r9, fp, lr}
    3e18:	stmpl	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}
    3e1c:	andcc	r6, r1, #655360	; 0xa0000
    3e20:	stmiapl	r3, {r1, r3, sp, lr}^
    3e24:	addsmi	r6, r4, #5898240	; 0x5a0000
    3e28:	ldmdbvs	sl, {r1, r3, r8, fp, ip, lr, pc}
    3e2c:	andle	r4, r7, #148, 4	; 0x40000009
    3e30:	strmi	lr, [r2], #-2499	; 0xfffff63d
    3e34:	stmmi	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3e38:			; <UNDEFINED> instruction: 0xf7ff4478
    3e3c:			; <UNDEFINED> instruction: 0xe7b7eb96
    3e40:			; <UNDEFINED> instruction: 0x46214b75
    3e44:	ldmpl	r0, {r0, r1, r9, fp, ip, pc}^
    3e48:	b	ffac1e4c <sunique@@Base+0xffa92a8c>
    3e4c:	stmdbvs	r3!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    3e50:			; <UNDEFINED> instruction: 0x4798b133
    3e54:	ldmdami	fp!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    3e58:			; <UNDEFINED> instruction: 0xf7ff4478
    3e5c:	str	lr, [r7, r6, lsl #23]!
    3e60:			; <UNDEFINED> instruction: 0xf8556963
    3e64:			; <UNDEFINED> instruction: 0x47980c1c
    3e68:	ldmdami	r7!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    3e6c:			; <UNDEFINED> instruction: 0xf7ff4478
    3e70:			; <UNDEFINED> instruction: 0xe79deb7c
    3e74:	andcs	r9, r7, r3, lsl #20
    3e78:	ldmpl	r3, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
    3e7c:			; <UNDEFINED> instruction: 0xf7ff6819
    3e80:	ldr	lr, [r0, r6, ror #24]
    3e84:	bls	d6c2c <sunique@@Base+0xa786c>
    3e88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e8c:	bmi	1992a98 <sunique@@Base+0x19636d8>
    3e90:	stmpl	sl, {r0, r1, r8, fp, ip, pc}
    3e94:	stmdblt	r3!, {r0, r1, r4, sp, lr}
    3e98:	stmiapl	fp, {r0, r2, r5, r6, r8, r9, fp, lr}^
    3e9c:	blcs	1df10 <accounthelp@@Base+0xe5e0>
    3ea0:			; <UNDEFINED> instruction: 0xf003d1ac
    3ea4:	blmi	1883c10 <sunique@@Base+0x1854850>
    3ea8:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3eac:	smlald	r6, r2, ip, r8
    3eb0:	strtmi	r4, [r1], -r0, asr #12
    3eb4:	b	fe2c1eb8 <sunique@@Base+0xfe292af8>
    3eb8:	ldrdeq	pc, [ip], -r8
    3ebc:	stmdami	r3!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3ec0:			; <UNDEFINED> instruction: 0xf7ff4478
    3ec4:	blmi	163eb1c <sunique@@Base+0x160f75c>
    3ec8:			; <UNDEFINED> instruction: 0xf8459903
    3ecc:			; <UNDEFINED> instruction: 0x46020c18
    3ed0:	stmdavs	fp, {r0, r3, r6, r7, fp, ip, lr}
    3ed4:	stfeqd	f7, [r1], {3}
    3ed8:	andgt	pc, r0, r1, asr #17
    3edc:	sbcsle	r2, r6, r0, lsl #16
    3ee0:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
    3ee4:			; <UNDEFINED> instruction: 0xf7ff4610
    3ee8:	ldrb	lr, [sl], r2, lsl #23
    3eec:	b	15c1ef0 <sunique@@Base+0x1592b30>
    3ef0:	ldccs	8, cr15, [r8], {85}	; 0x55
    3ef4:	stcls	7, cr14, [r3, #-984]	; 0xfffffc28
    3ef8:	blmi	115682c <sunique@@Base+0x112746c>
    3efc:	stmdavs	r2!, {r2, r3, r5, r7, fp, ip, lr}
    3f00:	eorvs	r3, r2, r1, lsl #4
    3f04:			; <UNDEFINED> instruction: 0xf00858e8
    3f08:	blmi	11036cc <sunique@@Base+0x10d430c>
    3f0c:			; <UNDEFINED> instruction: 0xf00858e8
    3f10:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3f14:	eorvs	r3, r3, r1, lsl #22
    3f18:	blmi	11723cc <sunique@@Base+0x114300c>
    3f1c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3f20:			; <UNDEFINED> instruction: 0xf47f2b00
    3f24:	andcs	sl, r0, fp, ror #30
    3f28:	stc2	0, cr15, [ip], #-24	; 0xffffffe8
    3f2c:	blmi	aaa740 <sunique@@Base+0xa7b380>
    3f30:	ldmpl	r3, {r1, r3, sp}^
    3f34:			; <UNDEFINED> instruction: 0xf7ff6819
    3f38:	ldrbt	lr, [r8], -sl, lsl #24
    3f3c:	b	5c1f40 <sunique@@Base+0x592b80>
    3f40:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f44:			; <UNDEFINED> instruction: 0xf43f2800
    3f48:			; <UNDEFINED> instruction: 0xe60aae1a
    3f4c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    3f50:	b	fff41f54 <sunique@@Base+0xfff12b94>
    3f54:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}
    3f58:	stmiapl	fp, {r1, r5, fp, sp, lr}^
    3f5c:	bcs	1bfc4 <accounthelp@@Base+0xc694>
    3f60:	cfstrdge	mvd15, [sp, #508]	; 0x1fc
    3f64:	svclt	0x0000e5d2
    3f68:	andeq	sp, r1, lr, lsr #9
    3f6c:	andeq	r0, r0, r0, lsl r2
    3f70:	andeq	r0, r0, r8, ror #3
    3f74:	andeq	ip, r0, r8, asr #17
    3f78:	andeq	ip, r0, r6, asr #17
    3f7c:	andeq	r0, r0, ip, lsl #5
    3f80:	andeq	r0, r0, ip, lsl r2
    3f84:	muleq	r0, ip, r2
    3f88:	andeq	r0, r0, ip, asr #3
    3f8c:	andeq	r0, r0, r4, asr #5
    3f90:	andeq	r0, r0, r4, asr #4
    3f94:	andeq	ip, r0, r6, lsl #17
    3f98:	andeq	r6, r2, r2, lsl #14
    3f9c:	ldrdeq	r0, [r0], -r8
    3fa0:	andeq	ip, r0, r4, lsl #15
    3fa4:	andeq	ip, r0, lr, lsr #15
    3fa8:	andeq	ip, r0, r4, asr #15
    3fac:	ldrdeq	ip, [r0], -sl
    3fb0:	andeq	ip, r0, r0, lsl #16
    3fb4:	andeq	ip, r0, lr, lsl r8
    3fb8:	andeq	ip, r0, r0, lsr r8
    3fbc:	andeq	ip, r0, r6, asr r8
    3fc0:	andeq	ip, r0, r0, ror r8
    3fc4:	andeq	ip, r0, lr, ror r8
    3fc8:	andeq	ip, r0, r4, lsr #17
    3fcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3fd0:	andeq	r0, r0, ip, lsr #4
    3fd4:	andeq	r0, r0, r8, lsr #4
    3fd8:	andeq	r0, r0, r0, lsr #5
    3fdc:	andeq	ip, r0, r2, asr #16
    3fe0:	andeq	r0, r0, r8, asr #4
    3fe4:	andeq	ip, r0, ip, asr r6
    3fe8:	andeq	r0, r0, r4, lsl #5
    3fec:	andeq	r0, r0, r0, lsr r2
    3ff0:	andeq	r0, r0, r4, lsl r2
    3ff4:	andeq	r0, r0, ip, lsl #4
    3ff8:	strdeq	r0, [r0], -r4
    3ffc:	andeq	r0, r0, r8, lsl #6
    4000:	muleq	r0, r4, r2
    4004:	strdeq	sp, [r1], -lr
    4008:	andeq	r0, r0, r4, lsr #4
    400c:	andeq	r0, r0, r4, ror #4
    4010:	muleq	r0, r0, r2
    4014:	andeq	r0, r0, r4, lsl #4
    4018:	andeq	r0, r0, r4, ror #3
    401c:	andeq	r8, r0, r5, ror #30
    4020:	andeq	r8, r0, r1, lsr #30
    4024:			; <UNDEFINED> instruction: 0x0000c6bc
    4028:	andeq	r0, r0, r4, ror r2
    402c:	ldrdeq	r0, [r0], -r4
    4030:	andeq	r0, r0, r0, asr #5
    4034:	andeq	r0, r0, r0, lsr #4
    4038:	ldrdeq	r0, [r0], -r4
    403c:	andeq	r8, r0, r7, asr pc
    4040:	andeq	sl, r0, r0, ror #28
    4044:	andeq	sl, r0, ip, asr #14
    4048:	andeq	sl, r0, r0, asr #28
    404c:	andeq	ip, r0, r0, asr r4
    4050:			; <UNDEFINED> instruction: 0x0000c3ba
    4054:	andeq	r0, r0, r0, ror #4
    4058:	bleq	4019c <sunique@@Base+0x10ddc>
    405c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4060:	strbtmi	fp, [sl], -r2, lsl #24
    4064:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4068:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    406c:	ldrmi	sl, [sl], #776	; 0x308
    4070:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4074:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4078:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    407c:			; <UNDEFINED> instruction: 0xf85a4b06
    4080:	stmdami	r6, {r0, r1, ip, sp}
    4084:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4088:	b	1ec208c <sunique@@Base+0x1e92ccc>
    408c:	bl	fe842090 <sunique@@Base+0xfe812cd0>
    4090:	andeq	ip, r1, r8, asr #24
    4094:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4098:	andeq	r0, r0, r8, lsl #5
    409c:	andeq	r0, r0, ip, lsr #5
    40a0:	ldr	r3, [pc, #20]	; 40bc <__snprintf_chk@plt+0x8b0>
    40a4:	ldr	r2, [pc, #20]	; 40c0 <__snprintf_chk@plt+0x8b4>
    40a8:	add	r3, pc, r3
    40ac:	ldr	r2, [r3, r2]
    40b0:	cmp	r2, #0
    40b4:	bxeq	lr
    40b8:	b	35a4 <__gmon_start__@plt>
    40bc:	andeq	ip, r1, r8, lsr #24
    40c0:	andeq	r0, r0, ip, ror #4
    40c4:	blmi	1d60e4 <sunique@@Base+0x1a6d24>
    40c8:	bmi	1d52b0 <sunique@@Base+0x1a5ef0>
    40cc:	addmi	r4, r3, #2063597568	; 0x7b000000
    40d0:	andle	r4, r3, sl, ror r4
    40d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    40d8:	ldrmi	fp, [r8, -r3, lsl #2]
    40dc:	svclt	0x00004770
    40e0:	andeq	sp, r1, ip, lsr #18
    40e4:	andeq	sp, r1, r8, lsr #18
    40e8:	andeq	ip, r1, r4, lsl #24
    40ec:	strdeq	r0, [r0], -r8
    40f0:	blmi	256118 <sunique@@Base+0x226d58>
    40f4:	bmi	2552dc <sunique@@Base+0x225f1c>
    40f8:	bne	6552ec <sunique@@Base+0x625f2c>
    40fc:	addne	r4, r9, sl, ror r4
    4100:	bicsvc	lr, r1, r1, lsl #22
    4104:	andle	r1, r3, r9, asr #32
    4108:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    410c:	ldrmi	fp, [r8, -r3, lsl #2]
    4110:	svclt	0x00004770
    4114:	andeq	sp, r1, r0, lsl #18
    4118:	strdeq	sp, [r1], -ip
    411c:	ldrdeq	ip, [r1], -r8
    4120:	andeq	r0, r0, ip, ror #5
    4124:	blmi	2b154c <sunique@@Base+0x28218c>
    4128:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    412c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4130:	blmi	2726e4 <sunique@@Base+0x243324>
    4134:	ldrdlt	r5, [r3, -r3]!
    4138:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    413c:			; <UNDEFINED> instruction: 0xf7ff6818
    4140:			; <UNDEFINED> instruction: 0xf7ffe8ea
    4144:	blmi	1c4048 <sunique@@Base+0x194c88>
    4148:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    414c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4150:	andeq	sp, r1, sl, asr #17
    4154:	andeq	ip, r1, r8, lsr #23
    4158:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    415c:	andeq	ip, r1, r6, asr #29
    4160:	andeq	sp, r1, sl, lsr #17
    4164:	svclt	0x0000e7c4
    4168:	blmi	956600 <sunique@@Base+0x927240>
    416c:	push	{r0, r3, r4, r5, r6, sl, lr}
    4170:			; <UNDEFINED> instruction: 0xf85141f0
    4174:			; <UNDEFINED> instruction: 0xf8988003
    4178:	teqlt	pc, r0
    417c:	strcs	r4, [r0, -r3, asr #12]
    4180:	svccs	0x0001f813
    4184:	tstlt	sl, r1, lsl #14
    4188:	mvnsle	r2, r0, lsl pc
    418c:	orrslt	r7, r4, #4, 16	; 0x40000
    4190:	vmovmi.32	r4, d13[0]
    4194:	and	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    4198:			; <UNDEFINED> instruction: 0xf89e447e
    419c:			; <UNDEFINED> instruction: 0xf1bcc000
    41a0:	andle	r0, pc, r0, lsl #30
    41a4:	svclt	0x001c45a4
    41a8:	movwcs	r4, #1649	; 0x671
    41ac:	ands	sp, r7, r2, lsl #2
    41b0:	andsle	r4, r7, r2, lsr #5
    41b4:	svccs	0x0001f811
    41b8:	blcs	410dc4 <sunique@@Base+0x3e1a04>
    41bc:	bcs	33e24 <sunique@@Base+0x4a64>
    41c0:	mvnsle	r4, sp, lsl r6
    41c4:			; <UNDEFINED> instruction: 0xf8034633
    41c8:	ldrmi	r4, [lr], -r1, lsl #22
    41cc:	svcmi	0x0001f810
    41d0:	mvnle	r2, r0, lsl #24
    41d4:	movwcs	r4, #2061	; 0x80d
    41d8:	ldrbtmi	r7, [r8], #-51	; 0xffffffcd
    41dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    41e0:	ldrmi	r2, [sp], -r0, lsl #6
    41e4:	lfmle	f4, 2, [r1, #636]!	; 0x27c
    41e8:	andcs	pc, r5, r8, lsl r8	; <UNPREDICTABLE>
    41ec:			; <UNDEFINED> instruction: 0xf8034633
    41f0:	ldrmi	r2, [lr], -r1, lsl #22
    41f4:	cdpmi	7, 0, cr14, cr6, cr10, {7}
    41f8:			; <UNDEFINED> instruction: 0xe7eb447e
    41fc:	andeq	ip, r1, r8, ror #22
    4200:	andeq	r0, r0, r8, lsl #4
    4204:	strdeq	r0, [r0], -r4
    4208:	andeq	pc, r1, ip, ror #16
    420c:	andeq	pc, r1, sl, lsr #16
    4210:	andeq	pc, r1, ip, lsl #16
    4214:			; <UNDEFINED> instruction: 0x4605b570
    4218:	mrcmi	12, 0, r4, cr14, cr13, {0}
    421c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    4220:	ldmdblt	r9, {r0, r5, fp, sp, lr}
    4224:			; <UNDEFINED> instruction: 0xf854e027
    4228:			; <UNDEFINED> instruction: 0xb3211f10
    422c:			; <UNDEFINED> instruction: 0xf7ff4628
    4230:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
    4234:	stmiavs	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4238:	tstlt	sl, r1, ror #16
    423c:	ldmdblt	r3!, {r0, r1, r4, fp, ip, sp, lr}
    4240:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    4244:	mcrr2	0, 0, pc, r2, cr5	; <UNPREDICTABLE>
    4248:	andle	r2, r6, r2, lsl #16
    424c:	ldmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4250:			; <UNDEFINED> instruction: 0xf0054478
    4254:	stmdacs	r2, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    4258:	blmi	478a40 <sunique@@Base+0x449680>
    425c:	stmdavs	r1!, {r5, r9, sp}
    4260:			; <UNDEFINED> instruction: 0xf7ff58f0
    4264:	bmi	3fe80c <sunique@@Base+0x3cf44c>
    4268:	blmi	3de4f4 <sunique@@Base+0x3af134>
    426c:			; <UNDEFINED> instruction: 0x601158b2
    4270:			; <UNDEFINED> instruction: 0x601958f3
    4274:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4278:	andcs	r4, r1, sl, lsr #12
    427c:			; <UNDEFINED> instruction: 0xf7ff4479
    4280:	blmi	2fea88 <sunique@@Base+0x2cf6c8>
    4284:	rscscc	pc, pc, #79	; 0x4f
    4288:			; <UNDEFINED> instruction: 0x601a58f3
    428c:	svclt	0x0000bd70
    4290:	andeq	ip, r1, r4, lsr #28
    4294:			; <UNDEFINED> instruction: 0x0001cab6
    4298:	andeq	r9, r0, r6, ror #28
    429c:	andeq	r9, r0, ip, asr #28
    42a0:	andeq	r0, r0, r0, lsl #6
    42a4:	andeq	r0, r0, r0, lsl #4
    42a8:	andeq	r0, r0, r4, ror #5
    42ac:	andeq	r9, r0, r4, lsr lr
    42b0:	andeq	r0, r0, r0, lsl r3
    42b4:	msrgt	CPSR_s, #14614528	; 0xdf0000
    42b8:	push	{r9, sp}
    42bc:	ldrbtmi	r4, [ip], #2032	; 0x7f0
    42c0:	addslt	r4, ip, r7, asr #25
    42c4:	blge	455ae4 <sunique@@Base+0x426724>
    42c8:			; <UNDEFINED> instruction: 0xf85ca91a
    42cc:			; <UNDEFINED> instruction: 0xf8d88004
    42d0:	andsls	r0, fp, r0
    42d4:	svccs	0x0004f843
    42d8:			; <UNDEFINED> instruction: 0xd1fb4299
    42dc:	ldrtmi	r4, [r0], -r1, asr #21
    42e0:	strcs	r7, [r0, #-2099]	; 0xfffff7cd
    42e4:	andne	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    42e8:	stmdavc	sl, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
    42ec:	bcs	93089c <sunique@@Base+0x9014dc>
    42f0:	bcs	1738470 <sunique@@Base+0x17090b0>
    42f4:	stmdavc	sl, {r0, r1, r4, r6, r8, ip, lr, pc}^
    42f8:			; <UNDEFINED> instruction: 0xf000429a
    42fc:	blge	7246bc <sunique@@Base+0x6f52fc>
    4300:	streq	lr, [r5, #2819]	; 0xb03
    4304:			; <UNDEFINED> instruction: 0xf8452300
    4308:	ldcmi	12, cr3, [r7, #160]!	; 0xa0
    430c:	blmi	fedccb14 <sunique@@Base+0xfed9d754>
    4310:	eorvc	r4, sl, sp, ror r4
    4314:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    4318:	svccs	0x0000781f
    431c:	addhi	pc, ip, r0
    4320:	svccs	0x005b4699
    4324:			; <UNDEFINED> instruction: 0xf81a46ca
    4328:	andle	r4, pc, r1, lsl #30
    432c:			; <UNDEFINED> instruction: 0xf0002f5c
    4330:	svccs	0x00248081
    4334:			; <UNDEFINED> instruction: 0xf805d063
    4338:	strtmi	r7, [r7], -r1, lsl #22
    433c:	svccs	0x000046d1
    4340:	svccs	0x005bd07a
    4344:			; <UNDEFINED> instruction: 0xf81a46ca
    4348:	mvnle	r4, r1, lsl #30
    434c:			; <UNDEFINED> instruction: 0xf0402c24
    4350:			; <UNDEFINED> instruction: 0xf7ff8084
    4354:			; <UNDEFINED> instruction: 0xf899e934
    4358:	stmdavs	r2, {r1, ip, sp}
    435c:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    4360:	ldrble	r0, [sl, #-1297]!	; 0xfffffaef
    4364:			; <UNDEFINED> instruction: 0xf1092b30
    4368:			; <UNDEFINED> instruction: 0xf0000002
    436c:	blcc	c64798 <sunique@@Base+0xc353d8>
    4370:	bl	aebe8 <sunique@@Base+0x7f828>
    4374:			; <UNDEFINED> instruction: 0xf8530383
    4378:	bcs	f420 <ntranshelp@@Base+0x2c>
    437c:	sbchi	pc, fp, r0, asr #32
    4380:	mulmi	r3, r9, r8
    4384:	movweq	pc, #12553	; 0x3109	; <UNPREDICTABLE>
    4388:			; <UNDEFINED> instruction: 0xf0002c2c
    438c:	mrrccs	0, 11, r8, sp, cr5
    4390:	adcshi	pc, r0, r0, asr #32
    4394:	svcvc	0x0004f819
    4398:	bicsle	r2, r2, r0, lsl #30
    439c:	addsmi	lr, sl, #76	; 0x4c
    43a0:	ldrmi	sp, [sl], -sp, lsr #3
    43a4:	stmdavc	r3, {r0, ip, sp}
    43a8:	addsle	r2, sp, r0, lsl #20
    43ac:	ldr	r3, [fp, r1, lsl #2]
    43b0:	ldccc	8, cr7, [r1], #-304	; 0xfffffed0
    43b4:	mcr2	10, 4, pc, cr4, cr15, {2}	; <UNPREDICTABLE>
    43b8:	svceq	0x0008f1be
    43bc:	stmvc	sl, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr, pc}
    43c0:	svclt	0x0008429a
    43c4:	rscle	r3, ip, r2, lsl #2
    43c8:			; <UNDEFINED> instruction: 0x4625ab1c
    43cc:	bl	c4664 <sunique@@Base+0x952a4>
    43d0:			; <UNDEFINED> instruction: 0xf85e0e04
    43d4:			; <UNDEFINED> instruction: 0xf84e3c28
    43d8:	movwcc	r0, #7280	; 0x1c70
    43dc:	stccc	8, cr15, [r8], #-312	; 0xfffffec8
    43e0:	svccc	0x0001f810
    43e4:	svclt	0x0018429a
    43e8:	mvnsle	r2, r0, lsl #22
    43ec:	tstcc	r2, ip, lsl pc
    43f0:			; <UNDEFINED> instruction: 0xf844443c
    43f4:	blcs	752c <__snprintf_chk@plt+0x3d20>
    43f8:			; <UNDEFINED> instruction: 0x4613d0d6
    43fc:			; <UNDEFINED> instruction: 0xf7ffe7d1
    4400:	stmdavs	r3, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    4404:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    4408:	ldrle	r0, [r4, #1307]	; 0x51b
    440c:			; <UNDEFINED> instruction: 0xf1092c30
    4410:			; <UNDEFINED> instruction: 0xf0000c02
    4414:	ldccc	0, cr8, [r1], #-820	; 0xfffffccc
    4418:	bl	ef090 <sunique@@Base+0xbfcd0>
    441c:			; <UNDEFINED> instruction: 0xf8540484
    4420:	blcs	134c8 <accounthelp@@Base+0x3b98>
    4424:	addhi	pc, ip, r0, asr #32
    4428:	mulvc	r2, r9, r8
    442c:	svccs	0x000046e1
    4430:	and	sp, r1, r7, lsl #3
    4434:	cmple	r5, r0, lsl #24
    4438:	movwcs	r4, #2157	; 0x86d
    443c:	ldrbtmi	r7, [r8], #-43	; 0xffffffd5
    4440:	blcs	22454 <ruserpass_rcsid@@Base+0xad8>
    4444:	ldrtmi	fp, [r0], -r8, lsl #30
    4448:			; <UNDEFINED> instruction: 0xf8d89a1b
    444c:	addsmi	r3, sl, #0
    4450:	sbchi	pc, r1, r0, asr #32
    4454:	pop	{r2, r3, r4, ip, sp, pc}
    4458:	stccs	7, cr8, [r0], {240}	; 0xf0
    445c:	stccs	15, cr11, [ip], #-96	; 0xffffffa0
    4460:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4464:	mrrccs	0, 0, sp, sp, cr13	; <UNPREDICTABLE>
    4468:	mrrccs	0, 4, sp, ip, cr9
    446c:	stccs	0, cr13, [r4], #-12
    4470:			; <UNDEFINED> instruction: 0xf805d00f
    4474:			; <UNDEFINED> instruction: 0xf8194b01
    4478:	stccs	15, cr4, [r0], {1}
    447c:	stccs	15, cr11, [ip], #-96	; 0xffffffa0
    4480:	stfcsd	f5, [r0], {241}	; 0xf1
    4484:	ldmdami	fp, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    4488:			; <UNDEFINED> instruction: 0xf7ff4478
    448c:	ldrtmi	lr, [r0], -lr, ror #16
    4490:			; <UNDEFINED> instruction: 0xf7ffe7da
    4494:			; <UNDEFINED> instruction: 0xf899e894
    4498:	stmdavs	r2, {r0, ip, sp}
    449c:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    44a0:	strble	r0, [r6, #1298]!	; 0x512
    44a4:	rsbsle	r2, r7, r0, lsr fp
    44a8:	bge	713174 <sunique@@Base+0x6e3db4>
    44ac:	orreq	lr, r3, #2048	; 0x800
    44b0:	stccs	8, cr15, [r8], #-332	; 0xfffffeb4
    44b4:	sbcsle	r2, lr, r0, lsl #20
    44b8:	ldclmi	8, cr15, [r0], #-332	; 0xfffffeb4
    44bc:	mcrreq	8, 5, pc, ip, cr3	; <UNPREDICTABLE>
    44c0:	sbcsle	r4, r8, r0, lsr #5
    44c4:	strtmi	r1, [r3], -sl, ror #28
    44c8:	blne	8251c <sunique@@Base+0x5315c>
    44cc:			; <UNDEFINED> instruction: 0xf8024298
    44d0:	mvnsle	r1, r1, lsl #30
    44d4:	strmi	r1, [r5], #-2816	; 0xfffff500
    44d8:	ldrmi	lr, [sl], -sp, asr #15
    44dc:	stmdavc	r3, {r0, r8, ip, sp}^
    44e0:	strb	r3, [r1, -r1]!
    44e4:	svcvc	0x0002f819
    44e8:	blmi	82504 <sunique@@Base+0x53144>
    44ec:			; <UNDEFINED> instruction: 0xf47f2f00
    44f0:	str	sl, [r1, r8, lsr #30]!
    44f4:	str	r4, [r9, -r1, lsl #13]!
    44f8:			; <UNDEFINED> instruction: 0x4699785c
    44fc:			; <UNDEFINED> instruction: 0xf109e726
    4500:	mcrrne	0, 15, r3, r3, cr15
    4504:	adcsle	r2, lr, r0, lsl #24
    4508:	subsle	r2, sp, sp, asr ip
    450c:	eorsle	r2, r1, ip, asr ip
    4510:	ldrmi	r7, [r8], -r4, lsl #17
    4514:			; <UNDEFINED> instruction: 0xf853e7f5
    4518:			; <UNDEFINED> instruction: 0xf8537c70
    451c:	adcmi	r4, r7, #76, 24	; 0x4c00
    4520:			; <UNDEFINED> instruction: 0xf105bf1c
    4524:			; <UNDEFINED> instruction: 0x463b32ff
    4528:			; <UNDEFINED> instruction: 0xf813d033
    452c:	adcmi	r1, r3, #1024	; 0x400
    4530:	svcne	0x0001f802
    4534:	blne	ff6f8d20 <sunique@@Base+0xff6c9960>
    4538:	mulmi	r3, r9, r8
    453c:			; <UNDEFINED> instruction: 0xe7e0441d
    4540:	ldclvc	8, cr15, [r0], #-336	; 0xfffffeb0
    4544:	mcrreq	8, 5, pc, ip, cr4	; <UNPREDICTABLE>
    4548:	svclt	0x001c42b8
    454c:	rscscc	pc, pc, #1073741825	; 0x40000001
    4550:			; <UNDEFINED> instruction: 0xf43f463b
    4554:			; <UNDEFINED> instruction: 0xf813af69
    4558:	addsmi	r1, r8, #1024	; 0x400
    455c:	svcne	0x0001f802
    4560:	blne	ff038d4c <sunique@@Base+0xff00998c>
    4564:	mulvc	r2, r9, r8
    4568:	strbtmi	r4, [r1], r5, lsl #8
    456c:			; <UNDEFINED> instruction: 0xf47f2f00
    4570:	strb	sl, [r1, -r8, ror #29]!
    4574:	blcs	22788 <ruserpass_rcsid@@Base+0xe0c>
    4578:	stmiavc	r4, {r0, r2, r7, ip, lr, pc}^
    457c:	strb	r3, [r0, r2]
    4580:			; <UNDEFINED> instruction: 0x46327833
    4584:			; <UNDEFINED> instruction: 0xf805b12b
    4588:			; <UNDEFINED> instruction: 0xf8123b01
    458c:	blcs	14198 <accounthelp@@Base+0x4868>
    4590:			; <UNDEFINED> instruction: 0xf899d1f9
    4594:	ldr	r4, [r4, r3]!
    4598:	blcs	2266c <ruserpass_rcsid@@Base+0xcf0>
    459c:	svcge	0x006bf43f
    45a0:			; <UNDEFINED> instruction: 0xf8054632
    45a4:			; <UNDEFINED> instruction: 0xf8123b01
    45a8:	blcs	141b4 <accounthelp@@Base+0x4884>
    45ac:			; <UNDEFINED> instruction: 0xe762d1f9
    45b0:			; <UNDEFINED> instruction: 0x46327833
    45b4:			; <UNDEFINED> instruction: 0xf43f2b00
    45b8:			; <UNDEFINED> instruction: 0xf805af37
    45bc:			; <UNDEFINED> instruction: 0xf8123b01
    45c0:	blcs	141cc <accounthelp@@Base+0x489c>
    45c4:			; <UNDEFINED> instruction: 0xe72fd1f9
    45c8:			; <UNDEFINED> instruction: 0xf8194681
    45cc:	svccs	0x00007f02
    45d0:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {3}
    45d4:			; <UNDEFINED> instruction: 0xf7fee730
    45d8:	svclt	0x0000ef12
    45dc:	andeq	ip, r1, r6, lsl sl
    45e0:	andeq	r0, r0, r0, lsl r2
    45e4:	andeq	r0, r0, ip, asr #4
    45e8:	strdeq	lr, [r1], -r4
    45ec:	ldrdeq	r0, [r0], -r8
    45f0:	andeq	lr, r1, r6, asr #11
    45f4:	andeq	r9, r0, ip, lsr ip
    45f8:	push	{r1, r5, r6, r8, r9, fp, lr}
    45fc:			; <UNDEFINED> instruction: 0xf5ad4ff0
    4600:	bmi	185ba08 <sunique@@Base+0x182c648>
    4604:	ldrbtmi	fp, [fp], #-135	; 0xffffff79
    4608:	strpl	pc, [r0], #1293	; 0x50d
    460c:	ldrcc	r9, [r8], #-258	; 0xfffffefe
    4610:	strmi	r9, [r8], -r0
    4614:	cfstrscc	mvf9, [r5], {1}
    4618:	strcs	r5, [r0, #-2203]	; 0xfffff765
    461c:	mulge	r0, r1, r8
    4620:	tstpl	r0, sp, lsl #10	; <UNPREDICTABLE>
    4624:			; <UNDEFINED> instruction: 0x461a3114
    4628:	ldmdavs	r2, {r0, r1, r8, r9, ip, pc}
    462c:	andvs	r4, sl, r3, asr r6
    4630:	svclt	0x00082b2f
    4634:	svccc	0x0001f810
    4638:			; <UNDEFINED> instruction: 0xf5b5d0fa
    463c:			; <UNDEFINED> instruction: 0xf0005f80
    4640:	blcs	ba48a4 <sunique@@Base+0xb754e4>
    4644:	mcrrne	15, 0, fp, r2, cr4
    4648:	andle	r2, ip, r0, lsl #2
    464c:			; <UNDEFINED> instruction: 0x212f2300
    4650:	svccc	0x0001f804
    4654:	svc	0x00d0f7fe
    4658:	lsllt	r3, r1, #10
    465c:	strb	r7, [r7, r3, lsl #16]!
    4660:	mvnsle	r2, r0, lsl #18
    4664:			; <UNDEFINED> instruction: 0xf8122101
    4668:	blcs	bd3274 <sunique@@Base+0xba3eb4>
    466c:	blcs	342d4 <sunique@@Base+0x4f14>
    4670:	blcs	bb8694 <sunique@@Base+0xb892d4>
    4674:			; <UNDEFINED> instruction: 0xf812d0f4
    4678:	blcs	bd3284 <sunique@@Base+0xba3ec4>
    467c:	blcs	342e4 <sunique@@Base+0x4f24>
    4680:	movwcs	sp, #4599	; 0x11f7
    4684:			; <UNDEFINED> instruction: 0xf8dfe7e3
    4688:	svcge	0x00058104
    468c:	bls	15a74 <accounthelp@@Base+0x6144>
    4690:	orrpl	pc, r0, pc, asr #8
    4694:			; <UNDEFINED> instruction: 0xf7fe4638
    4698:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    469c:	qaddcs	sp, pc, sl	; <UNPREDICTABLE>
    46a0:			; <UNDEFINED> instruction: 0xf7fe4638
    46a4:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    46a8:			; <UNDEFINED> instruction: 0x2600d05b
    46ac:	ldmdavc	sl!, {r1, r2, ip, sp, lr}
    46b0:	andsle	r2, r2, ip, ror sl
    46b4:	msreq	CPSR_fsxc, #-2147483606	; 0x8000002a
    46b8:	blx	feccef7c <sunique@@Base+0xfec9fbbc>
    46bc:	b	14014d0 <sunique@@Base+0x13d2110>
    46c0:	svclt	0x00081353
    46c4:	stmdblt	r3, {r8, r9, sp}^
    46c8:			; <UNDEFINED> instruction: 0x062ff1ba
    46cc:			; <UNDEFINED> instruction: 0x2601bf18
    46d0:	svclt	0x00182a2f
    46d4:			; <UNDEFINED> instruction: 0xf0862600
    46d8:	blls	45ee4 <sunique@@Base+0x16b24>
    46dc:	ldrtmi	r2, [fp], r0, lsl #8
    46e0:	stmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    46e4:	svclt	0x00082a2f
    46e8:	svccs	0x0001f81b
    46ec:	bcs	bb8adc <sunique@@Base+0xb8971c>
    46f0:	ldrbmi	sp, [r8], -r9
    46f4:			; <UNDEFINED> instruction: 0xf7fe212f
    46f8:	strmi	lr, [r3], r0, lsl #31
    46fc:			; <UNDEFINED> instruction: 0xf89bb1c0
    4700:	strcc	r2, [r1], #-0
    4704:	andcs	lr, r3, #62390272	; 0x3b80000
    4708:	ldrbmi	r4, [r8], -r1, asr #12
    470c:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4710:	mvnle	r2, r0, lsl #16
    4714:	ble	d51cc <sunique@@Base+0xa5e0c>
    4718:	andcc	pc, r9, r4, lsl r8	; <UNPREDICTABLE>
    471c:	mvnle	r2, r0, lsl #22
    4720:			; <UNDEFINED> instruction: 0x212f4658
    4724:	svc	0x0068f7fe
    4728:	tstlt	r8, r3, lsl #13
    472c:	strb	r2, [r6, r0, lsl #12]!
    4730:			; <UNDEFINED> instruction: 0xd1ac2e00
    4734:			; <UNDEFINED> instruction: 0x463b4916
    4738:	andcs	r9, r1, r2, lsl #20
    473c:			; <UNDEFINED> instruction: 0xf7fe4479
    4740:	andcs	lr, r0, r0, lsr #31
    4744:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    4748:	ldmdavs	sl, {r2, r4, r8, r9, ip, sp}
    474c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    4750:			; <UNDEFINED> instruction: 0xd115429a
    4754:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    4758:	pop	{r0, r1, r2, ip, sp, pc}
    475c:	strdcs	r8, [r1], -r0
    4760:	stmdbmi	ip, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4764:	andcs	r4, r1, sl, lsr r6
    4768:			; <UNDEFINED> instruction: 0xf7fe4479
    476c:	strb	lr, [r1, sl, lsl #31]!
    4770:	andcs	r4, r1, r9, lsl #18
    4774:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
    4778:	svc	0x0082f7fe
    477c:	strb	r2, [r1, r0]!
    4780:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    4784:	andeq	ip, r1, lr, asr #13
    4788:	andeq	r0, r0, r0, lsl r2
    478c:	muleq	r0, r4, sl
    4790:	andeq	r9, r0, r8, ror #19
    4794:	muleq	r0, r0, r9
    4798:	andeq	r9, r0, sl, ror #18
    479c:	push	{r1, r4, r5, r8, fp, lr}
    47a0:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    47a4:			; <UNDEFINED> instruction: 0x46054e31
    47a8:			; <UNDEFINED> instruction: 0xf7fe447e
    47ac:			; <UNDEFINED> instruction: 0xb120edae
    47b0:	blcs	be2864 <sunique@@Base+0xbb34a4>
    47b4:	blcs	1f3441c <sunique@@Base+0x1f0505c>
    47b8:	blmi	b78cf8 <sunique@@Base+0xb49938>
    47bc:	ldmpl	r7!, {r3, r5, r9, sl, lr}^
    47c0:	ldrdhi	pc, [r0], -r7
    47c4:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    47c8:			; <UNDEFINED> instruction: 0xf7fe603b
    47cc:	blmi	a80414 <sunique@@Base+0xa51054>
    47d0:	ldmib	r4, {r2, r4, r5, r6, r7, fp, ip, lr}^
    47d4:	bne	14c8fe8 <sunique@@Base+0x1499c28>
    47d8:	stmdbeq	r3, {r8, ip, sp, lr, pc}
    47dc:	blle	c55d10 <sunique@@Base+0xc26950>
    47e0:	strbmi	r6, [r9], #-2211	; 0xfffff75d
    47e4:	andhi	pc, r0, r7, asr #17
    47e8:	svclt	0x00024299
    47ec:	mlaeq	r8, r4, r8, pc	; <UNPREDICTABLE>
    47f0:	andeq	pc, r2, r0, asr #32
    47f4:	eoreq	pc, r8, r4, lsl #17
    47f8:	strmi	r6, [r1], #-2464	; 0xfffff660
    47fc:	tsteq	r0, r1, lsr #20
    4800:	svclt	0x00964291
    4804:	rscvs	r6, r2, r1, ror #1
    4808:	adcvs	r4, r2, sl, lsl #12
    480c:	svceq	0x0000f1b8
    4810:	bmi	678c24 <sunique@@Base+0x649864>
    4814:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    4818:	bmi	633468 <sunique@@Base+0x6040a8>
    481c:	ldmdahi	r2, {r1, r3, r4, r5, r6, sl, lr}
    4820:	stmdavc	sl!, {r1, r3, r4, pc}
    4824:	tstle	r7, pc, lsr #20
    4828:	ldrmi	r4, [r8], -r9, lsr #12
    482c:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4830:	ldrmi	r4, [r8], -r3, lsl #12
    4834:	mvnshi	lr, #12386304	; 0xbd0000
    4838:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    483c:			; <UNDEFINED> instruction: 0xf8a38812
    4840:	ldrb	r2, [r1, r1]!
    4844:	strtmi	r4, [r0], -r9, asr #12
    4848:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    484c:	ldmib	r4, {r0, r1, r3, r4, r5, fp, sp, lr}^
    4850:			; <UNDEFINED> instruction: 0xf1031203
    4854:			; <UNDEFINED> instruction: 0xe7c338ff
    4858:	ldrmi	r4, [r8], -fp, lsr #12
    485c:	mvnshi	lr, #12386304	; 0xbd0000
    4860:			; <UNDEFINED> instruction: 0xf0082002
    4864:	svclt	0x0000f997
    4868:			; <UNDEFINED> instruction: 0x000099be
    486c:	andeq	ip, r1, ip, lsr #10
    4870:	andeq	r0, r0, r4, ror r2
    4874:	muleq	r0, r0, r2
    4878:	andeq	r0, r0, r0, asr #5
    487c:	andeq	fp, r0, ip, lsr #12
    4880:	andeq	r9, r0, sl, lsr #18
    4884:	svcmi	0x00f8e92d
    4888:			; <UNDEFINED> instruction: 0xf8df4691
    488c:	strmi	r8, [pc], -r0, asr #3
    4890:	strmi	r4, [r5], -pc, ror #22
    4894:			; <UNDEFINED> instruction: 0xf85844f8
    4898:	ldmdavs	r3!, {r0, r1, sp, lr}
    489c:	eorsvs	r3, r3, r1, lsl #6
    48a0:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    48a4:			; <UNDEFINED> instruction: 0xf8584b6b
    48a8:	strmi	r4, [r2], r3
    48ac:	andeq	lr, r3, #212, 18	; 0x350000
    48b0:	movweq	lr, #43776	; 0xab00
    48b4:			; <UNDEFINED> instruction: 0xf0c0429a
    48b8:			; <UNDEFINED> instruction: 0x462980ba
    48bc:			; <UNDEFINED> instruction: 0xf7fe4652
    48c0:	stmiavs	r5!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    48c4:	ldrbmi	r2, [r5], #-3841	; 0xfffff0ff
    48c8:	stclle	0, cr6, [r7, #-916]	; 0xfffffc6c
    48cc:	ldrdlt	pc, [r4], -r9
    48d0:			; <UNDEFINED> instruction: 0xf7fe4658
    48d4:	stmdbvs	r3!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    48d8:	strmi	r1, [r2], sl, lsr #16
    48dc:			; <UNDEFINED> instruction: 0xf0c04293
    48e0:	ldrbmi	r8, [r9], -ip, lsr #1
    48e4:	ldrbmi	r4, [r2], -r8, lsr #12
    48e8:	stcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    48ec:	svccs	0x000268e0
    48f0:	rscvs	r4, r0, r0, asr r4
    48f4:	bl	2789c4 <sunique@@Base+0x249604>
    48f8:			; <UNDEFINED> instruction: 0xf1090787
    48fc:			; <UNDEFINED> instruction: 0xf04f0508
    4900:	ands	r0, r8, r0, lsr #18
    4904:			; <UNDEFINED> instruction: 0xf88060e3
    4908:			; <UNDEFINED> instruction: 0xf8d59000
    490c:	ldrbmi	fp, [r8], -r0
    4910:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4914:	ldmib	r4, {r1, r7, r9, sl, lr}^
    4918:	bl	552c <__snprintf_chk@plt+0x1d20>
    491c:	addsmi	r0, r3, #-1610612736	; 0xa0000000
    4920:			; <UNDEFINED> instruction: 0x4659d314
    4924:	strcc	r4, [r4, #-1618]	; 0xfffff9ae
    4928:	stcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    492c:	adcsmi	r6, sp, #224, 16	; 0xe00000
    4930:	rscvs	r4, r0, r0, asr r4
    4934:	stmdbvs	r2!, {r1, r4, ip, lr, pc}
    4938:	addsmi	r1, r3, #17152	; 0x4300
    493c:	strtmi	sp, [r0], -r2, ror #19
    4940:			; <UNDEFINED> instruction: 0xf7fe2101
    4944:	stmiavs	r0!, {r2, r6, r8, sl, fp, sp, lr, pc}^
    4948:	ldrb	r1, [fp, r3, asr #24]
    494c:	ldrbmi	r4, [r1], -r0, lsr #12
    4950:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    4954:			; <UNDEFINED> instruction: 0xf8d568e0
    4958:	strb	fp, [r2, r0]!
    495c:	blcc	5ea30 <sunique@@Base+0x2f670>
    4960:	blcs	1ca34 <accounthelp@@Base+0xd104>
    4964:	ldmib	r4, {r1, r2, r3, r6, ip, lr, pc}^
    4968:	ldfnee	f3, [sl], {3}
    496c:	ldmdale	r4, {r1, r3, r7, r9, lr}^
    4970:	andcs	r6, r0, #226	; 0xe2
    4974:	ldmib	r4, {r1, r3, r4, ip, sp, lr}^
    4978:	stmibvs	r1!, {r1, r8, r9, ip, lr}
    497c:	ldmdami	r6!, {r0, r1, r3, r5, r7, r9, lr}
    4980:	svclt	0x0008440b
    4984:	mlacs	r8, r4, r8, pc	; <UNPREDICTABLE>
    4988:	movweq	lr, #6691	; 0x1a23
    498c:			; <UNDEFINED> instruction: 0x46294478
    4990:			; <UNDEFINED> instruction: 0xf042bf08
    4994:	rscvs	r0, r3, r2, lsl #4
    4998:			; <UNDEFINED> instruction: 0xf884bf08
    499c:	stmdbvs	r2!, {r3, r5, sp}
    49a0:	svclt	0x00844293
    49a4:	ldrmi	r6, [r3], -r2, ror #1
    49a8:			; <UNDEFINED> instruction: 0xf00560a3
    49ac:	stmdavs	r2!, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}^
    49b0:	adcmi	r6, sl, #3342336	; 0x330000
    49b4:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    49b8:			; <UNDEFINED> instruction: 0x46076031
    49bc:	stmdbvs	r2!, {r1, r9, ip, lr, pc}
    49c0:	ldmdale	r1!, {r1, r3, r5, r7, r9, lr}
    49c4:	strtmi	r4, [r0], -r9, lsr #12
    49c8:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    49cc:	blcc	5eaa0 <sunique@@Base+0x2f6e0>
    49d0:	cmnlt	r3, r3, lsr r0
    49d4:	andle	r2, r1, r1, lsl #30
    49d8:	svchi	0x00f8e8bd
    49dc:			; <UNDEFINED> instruction: 0xf0042000
    49e0:	stmdacs	r1, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    49e4:	strdcs	sp, [r0], -r8
    49e8:	blx	440a02 <sunique@@Base+0x411642>
    49ec:	rscsle	r2, r5, r1, lsl #16
    49f0:	blmi	6be9c0 <sunique@@Base+0x68f600>
    49f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    49f8:	blcs	1ea6c <accounthelp@@Base+0xf13c>
    49fc:	andcs	sp, r2, sl, ror #1
    4a00:			; <UNDEFINED> instruction: 0xf8c8f008
    4a04:			; <UNDEFINED> instruction: 0xf8584b15
    4a08:	ldmdavs	fp, {r0, r1, ip, sp}
    4a0c:	mvnsle	r2, r0, lsl #22
    4a10:	ldrdcc	lr, [r3, -r4]
    4a14:	addmi	r1, sl, #23040	; 0x5a00
    4a18:	smlatbcs	r1, sl, r9, sp
    4a1c:			; <UNDEFINED> instruction: 0xf7fe4620
    4a20:	stmiavs	r3!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    4a24:	sbfx	r1, sl, #24, #4
    4a28:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    4a2c:			; <UNDEFINED> instruction: 0x4620e7d0
    4a30:			; <UNDEFINED> instruction: 0xf7fe4651
    4a34:	stmiavs	r0!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    4a38:			; <UNDEFINED> instruction: 0x4601e73f
    4a3c:			; <UNDEFINED> instruction: 0xf7fe4620
    4a40:	stmiavs	r5!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}^
    4a44:	ldrdlt	pc, [r4], -r9
    4a48:	svclt	0x0000e74b
    4a4c:	andeq	ip, r1, r0, asr #8
    4a50:	andeq	r0, r0, r4, ror r2
    4a54:	muleq	r0, r0, r2
    4a58:	andeq	sl, r0, ip, lsl #3
    4a5c:	andeq	r0, r0, r0, asr #5
    4a60:	mvnsmi	lr, #737280	; 0xb4000
    4a64:	bmi	1257b8c <sunique@@Base+0x12287cc>
    4a68:	blmi	1255c60 <sunique@@Base+0x12268a0>
    4a6c:	stmiapl	r6!, {r1, r5, r7, fp, ip, lr}^
    4a70:	ldmdavs	r5!, {r0, r1, r4, fp, sp, lr}
    4a74:			; <UNDEFINED> instruction: 0xf04fb913
    4a78:	ldrshtvs	r3, [r3], -pc
    4a7c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    4a80:			; <UNDEFINED> instruction: 0xf824f005
    4a84:			; <UNDEFINED> instruction: 0xf1a02d00
    4a88:	blx	fecc5698 <sunique@@Base+0xfec962d8>
    4a8c:	b	14018a0 <sunique@@Base+0x13d24e0>
    4a90:	svclt	0x00081353
    4a94:	blcs	d69c <__snprintf_chk@plt+0x9e90>
    4a98:	blmi	ff8fa0 <sunique@@Base+0xfc9be0>
    4a9c:	ldmdbmi	pc!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    4aa0:			; <UNDEFINED> instruction: 0x46382211
    4aa4:			; <UNDEFINED> instruction: 0xf7fe4479
    4aa8:	blmi	f804e8 <sunique@@Base+0xf51128>
    4aac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4ab0:	ldmiblt	r3!, {r5, r6, r7, r8, fp, ip, sp, pc}
    4ab4:	andcs	r4, r1, #60416	; 0xec00
    4ab8:	andsvs	r5, sl, r3, ror #17
    4abc:	andcs	r4, r0, sl, lsr r9
    4ac0:	bmi	ed77b0 <sunique@@Base+0xea83f0>
    4ac4:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    4ac8:	ldmdavs	r8, {r3, sp, lr}
    4acc:	ldmhi	r9, {r1, r5, r7, fp, ip, lr}
    4ad0:	mulsvs	r0, fp, r9
    4ad4:			; <UNDEFINED> instruction: 0x71938091
    4ad8:	teqle	lr, r0, lsl #26
    4adc:	pop	{r0, r2, r4, r5, sp, lr}
    4ae0:	blmi	d25ac8 <sunique@@Base+0xcf6708>
    4ae4:	stmiapl	r3!, {r0, r9, sp}^
    4ae8:			; <UNDEFINED> instruction: 0xe7e7601a
    4aec:	blmi	c71140 <sunique@@Base+0xc41d80>
    4af0:	stmiapl	r3!, {r9, sp}^
    4af4:	stccs	0, cr6, [r0, #-104]	; 0xffffff98
    4af8:	stmdbmi	pc!, {r4, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    4afc:	andcs	r4, sl, #56, 12	; 0x3800000
    4b00:			; <UNDEFINED> instruction: 0xf7fe4479
    4b04:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
    4b08:	stmdami	ip!, {r3, r5, r6, r7, r8, ip, lr, pc}
    4b0c:			; <UNDEFINED> instruction: 0xf7fe4478
    4b10:	strb	lr, [r3, ip, lsr #26]!
    4b14:	stmiapl	r2!, {r0, r1, r5, r9, fp, lr}
    4b18:			; <UNDEFINED> instruction: 0xe7ec6013
    4b1c:			; <UNDEFINED> instruction: 0x21204b1e
    4b20:			; <UNDEFINED> instruction: 0xf10758e7
    4b24:	strbmi	r0, [r8], -r4, lsl #18
    4b28:	stcl	7, cr15, [r2], {254}	; 0xfe
    4b2c:	mvnlt	r4, r0, lsl #13
    4b30:	stccc	8, cr15, [r1], {24}
    4b34:	stmdbmi	r2!, {r1, r3, r4, r5, r8, sl, fp, ip}
    4b38:	blcs	b8cb44 <sunique@@Base+0xb5d784>
    4b3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b40:			; <UNDEFINED> instruction: 0xf108bf08
    4b44:	ldrbtmi	r3, [r9], #-2303	; 0xfffff701
    4b48:	mulls	r0, r8, r8
    4b4c:	andcc	pc, r0, r8, lsl #17
    4b50:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    4b54:	andls	pc, r0, r8, lsl #17
    4b58:	ldmdbmi	sl, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    4b5c:	ldrbtmi	r2, [r9], #-1
    4b60:	stc	7, cr15, [lr, #1016]	; 0x3f8
    4b64:	pop	{r0, r2, r4, r5, sp, lr}
    4b68:	strdcs	r8, [sp, -r8]
    4b6c:			; <UNDEFINED> instruction: 0xf7fe4648
    4b70:	strmi	lr, [r0], r0, lsr #25
    4b74:	bicsle	r2, fp, r0, lsl #16
    4b78:			; <UNDEFINED> instruction: 0x464a4913
    4b7c:	ldrbtmi	r2, [r9], #-1
    4b80:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    4b84:	svclt	0x0000e78b
    4b88:	andeq	ip, r1, ip, ror #4
    4b8c:	andeq	r0, r0, r8, lsr #4
    4b90:	ldrdeq	r0, [r0], -r8
    4b94:	andeq	r9, r0, sl, ror #13
    4b98:	andeq	r0, r0, r0, asr #4
    4b9c:	andeq	r9, r0, r8, ror #13
    4ba0:	andeq	r0, r0, ip, lsl #4
    4ba4:	strdeq	r0, [r0], -ip
    4ba8:	andeq	r0, r0, r0, lsl #4
    4bac:	ldrdeq	r9, [r0], -sl
    4bb0:	andeq	r0, r0, r0, lsl #6
    4bb4:	andeq	r0, r0, r0, ror #5
    4bb8:	andeq	r9, r0, ip, asr #13
    4bbc:	andeq	r9, r0, ip, asr #13
    4bc0:	andeq	r9, r0, sl, lsr #12
    4bc4:	andeq	r9, r0, sl, asr #12
    4bc8:	strdeq	r9, [r0], -r2
    4bcc:	svcmi	0x00f0e92d
    4bd0:	ldclmi	0, cr11, [lr], #980	; 0x3d4
    4bd4:	mrsls	r2, LR_und
    4bd8:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    4bdc:	ldmmi	ip!, {r0, r1, lr}^
    4be0:	bmi	fff297fc <sunique@@Base+0xffefa43c>
    4be4:	blmi	fff1ac70 <sunique@@Base+0xffeeb8b0>
    4be8:	cmnls	r3, r9, lsl #16
    4bec:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    4bf0:	ldmdavs	fp, {r2, r4, fp, sp, lr}
    4bf4:	blcs	3386c <sunique@@Base+0x44ac>
    4bf8:	mrcmi	0, 7, sp, cr8, cr13, {1}
    4bfc:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4c00:	blmi	ffdf1228 <sunique@@Base+0xffdc1e68>
    4c04:	ldmpl	sp!, {r0, r1, r8, r9, sl, fp, ip, pc}^
    4c08:	movwcc	r6, #6187	; 0x182b
    4c0c:			; <UNDEFINED> instruction: 0xf7fe602b
    4c10:	stmdavs	fp!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    4c14:	blcc	5cdec <sunique@@Base+0x2da2c>
    4c18:	stmdblt	r3!, {r0, r1, r3, r5, sp, lr}
    4c1c:	ldmpl	fp!, {r0, r4, r5, r6, r7, r8, r9, fp, lr}^
    4c20:	blcs	1ec94 <accounthelp@@Base+0xf364>
    4c24:	andcs	sp, r0, fp, ror #2
    4c28:	stmdbls	r3, {r0, r3, r5, r6, r7, r8, r9, fp, lr}
    4c2c:	stmiapl	fp, {r0, r1, r4, r5, r6, r9, fp, ip, pc}^
    4c30:	addsmi	r6, sl, #1769472	; 0x1b0000
    4c34:			; <UNDEFINED> instruction: 0x81b4f040
    4c38:	pop	{r0, r2, r4, r5, r6, ip, sp, pc}
    4c3c:	ldrshlt	r8, [fp, #240]!	; 0xf0
    4c40:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
    4c44:	cmplt	r5, #6094848	; 0x5d0000
    4c48:	strtmi	r4, [sl], -r8, ror #25
    4c4c:	orrpl	pc, r0, pc, asr #8
    4c50:			; <UNDEFINED> instruction: 0x4620447c
    4c54:	bl	fe742c54 <sunique@@Base+0xfe713894>
    4c58:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4c5c:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    4c60:	strtmi	r2, [r0], -sl, lsl #2
    4c64:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    4c68:	strtmi	r4, [r0], -r3, lsl #12
    4c6c:	sbcsle	r2, fp, r0, lsl #22
    4c70:	andsvc	r2, sl, r0, lsl #4
    4c74:	bmi	ff7bebdc <sunique@@Base+0xff78f81c>
    4c78:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    4c7c:	bfi	r6, r3, #0, #20
    4c80:	ldrbtmi	r4, [sl], #-2780	; 0xfffff524
    4c84:	blcs	1ecd8 <accounthelp@@Base+0xf3a8>
    4c88:	rschi	pc, r3, r0
    4c8c:	movwcc	r6, #18520	; 0x4858
    4c90:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, fp, lr}
    4c94:	svclt	0x0008447a
    4c98:	andsvs	r4, r3, r3, lsl #12
    4c9c:	blmi	ff5febb4 <sunique@@Base+0xff5cf7f4>
    4ca0:	ldrbls	sl, [r2, #-3183]!	; 0xfffff391
    4ca4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4ca8:	mrcmi	4, 6, r4, cr5, cr11, {3}
    4cac:	blgt	3ea8dc <sunique@@Base+0x3bb51c>
    4cb0:	cfldrseq	mvf12, [sl], {7}
    4cb4:	blcc	c2d4c <sunique@@Base+0x9398c>
    4cb8:	blls	d6564 <sunique@@Base+0xa71a4>
    4cbc:	eorvc	sl, r2, ip, lsl #16
    4cc0:	ldmdavs	sl, {r0, r1, r3, r4, r7, r8, fp, ip, lr}
    4cc4:			; <UNDEFINED> instruction: 0xf7fe920b
    4cc8:	stmdacs	r0, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    4ccc:	msrhi	SPSR_fx, r0, asr #32
    4cd0:	stmdage	pc!, {r0, r1, r8, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    4cd4:	blmi	ff097804 <sunique@@Base+0xff068444>
    4cd8:	bge	31af84 <sunique@@Base+0x2ebbc4>
    4cdc:	stmiapl	ip!, {r1, r3, sp, lr}^
    4ce0:	movwcc	r6, #6179	; 0x1823
    4ce4:			; <UNDEFINED> instruction: 0xf7fe6023
    4ce8:	stmdavs	r3!, {r3, r4, r5, sl, fp, sp, lr, pc}
    4cec:	blcc	6f51c <sunique@@Base+0x4015c>
    4cf0:	andsvs	r6, r0, r3, lsr #32
    4cf4:	blmi	feef31c8 <sunique@@Base+0xfeec3e08>
    4cf8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4cfc:	andcs	fp, r2, r3, lsl r1
    4d00:			; <UNDEFINED> instruction: 0xff48f007
    4d04:	blcs	2b934 <reply_string@@Base+0x18d4>
    4d08:	adchi	pc, r7, r0, asr #5
    4d0c:	tstcs	r0, r3, lsl #16
    4d10:	blmi	fef57808 <sunique@@Base+0xfef28448>
    4d14:			; <UNDEFINED> instruction: 0xf8d25882
    4d18:	andsvs	r9, r1, r0
    4d1c:			; <UNDEFINED> instruction: 0xf8d358c3
    4d20:	andsvs	r8, r9, r0
    4d24:	blcs	2b944 <reply_string@@Base+0x18e4>
    4d28:	adcshi	pc, r4, r0, asr #32
    4d2c:	ldcmi	14, cr4, [r8, #732]!	; 0x2dc
    4d30:	stmdals	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4d34:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4d38:	ldrbtmi	sl, [sp], #-2052	; 0xfffff7fc
    4d3c:	ldrdlt	pc, [ip], -sp
    4d40:	ldrbtmi	r4, [pc], #-4020	; 4d48 <__snprintf_chk@plt+0x153c>
    4d44:			; <UNDEFINED> instruction: 0xf85a9707
    4d48:	bcs	10960 <accounthelp@@Base+0x1030>
    4d4c:	adchi	pc, fp, r0
    4d50:	ldrtmi	r2, [r3], -r0, lsl #2
    4d54:	strtmi	r9, [r8], -r0, lsl #2
    4d58:			; <UNDEFINED> instruction: 0xf006a96f
    4d5c:	blmi	fe844920 <sunique@@Base+0xfe815560>
    4d60:			; <UNDEFINED> instruction: 0xf85b980a
    4d64:			; <UNDEFINED> instruction: 0xf8d88003
    4d68:	andcc	r2, r1, #0
    4d6c:	andcs	pc, r0, r8, asr #17
    4d70:	bl	1d42d70 <sunique@@Base+0x1d139b0>
    4d74:	vmull.p8	<illegal reg q8.5>, d0, d4
    4d78:	stmdbls	r7, {r0, r2, r4, r6, r7, pc}
    4d7c:	b	fe9c2d7c <sunique@@Base+0xfe9939bc>
    4d80:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
    4d84:	stmdacs	r0, {r4, r6, sp, lr}
    4d88:	sbcshi	pc, lr, r0
    4d8c:	ldrdcs	pc, [r0], -r8
    4d90:			; <UNDEFINED> instruction: 0xf8c83a01
    4d94:	stmdblt	sl!, {sp}
    4d98:			; <UNDEFINED> instruction: 0xf85b4b92
    4d9c:	ldmdavs	fp, {r0, r1, ip, sp}
    4da0:			; <UNDEFINED> instruction: 0xd1ac2b00
    4da4:	ldrdne	pc, [r0], -sl
    4da8:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    4dac:	blmi	fe6d73e4 <sunique@@Base+0xfe6a8024>
    4db0:	andmi	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    4db4:			; <UNDEFINED> instruction: 0x461f447b
    4db8:	tstcc	r1, r1, lsr #16
    4dbc:	blx	fec1ce48 <sunique@@Base+0xfebeda88>
    4dc0:	strmi	pc, [r1], r0, lsl #17
    4dc4:			; <UNDEFINED> instruction: 0xf7fe6858
    4dc8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    4dcc:	b	13cd9d4 <sunique@@Base+0x139e614>
    4dd0:	stmdacc	r1, {r3, r4, r6, fp, ip}
    4dd4:	eorvs	r6, r0, fp, ror r0
    4dd8:	blmi	fe0b3280 <sunique@@Base+0xfe083ec0>
    4ddc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    4de0:	blcs	1ee54 <accounthelp@@Base+0xf524>
    4de4:			; <UNDEFINED> instruction: 0xf1b9d18b
    4de8:			; <UNDEFINED> instruction: 0xd1ac0f00
    4dec:	ldmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    4df0:	blcs	2ae18 <reply_string@@Base+0xdb8>
    4df4:	sbchi	pc, r3, r0, asr #32
    4df8:	bmi	fe0ab20c <sunique@@Base+0xfe07be4c>
    4dfc:	stmpl	sl, {r1, r7, r8, r9, fp, lr}
    4e00:	andls	pc, r0, r2, asr #17
    4e04:			; <UNDEFINED> instruction: 0xf8c358cb
    4e08:	stmmi	r5, {pc}
    4e0c:			; <UNDEFINED> instruction: 0xf7fe4478
    4e10:	blmi	1cffcc8 <sunique@@Base+0x1cd0908>
    4e14:	cdpls	13, 0, cr10, cr3, cr10, {0}
    4e18:	ldmpl	r4!, {r0, r1, r2, r3, r5, r6, fp, sp, pc}^
    4e1c:	movwcc	r6, #6179	; 0x1823
    4e20:			; <UNDEFINED> instruction: 0xf7fe6023
    4e24:	stmdavs	r8!, {r1, r3, r8, r9, fp, sp, lr, pc}
    4e28:	ldcl	7, cr15, [lr], {254}	; 0xfe
    4e2c:			; <UNDEFINED> instruction: 0xf04f6823
    4e30:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
    4e34:	eorvs	r4, r3, r3, lsl r4
    4e38:	blmi	1ab32ec <sunique@@Base+0x1a83f2c>
    4e3c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4e40:			; <UNDEFINED> instruction: 0xf47f2b00
    4e44:	blmi	1bb0bbc <sunique@@Base+0x1b817fc>
    4e48:	bls	2eb25c <sunique@@Base+0x2bbe9c>
    4e4c:	andsvs	r5, sl, fp, asr #17
    4e50:	stmdbls	r4, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    4e54:	andsvs	r4, r1, fp, lsl #12
    4e58:	stmdbls	r3, {r3, r4, r8, r9, sl, sp, lr, pc}
    4e5c:	bls	2d7c04 <sunique@@Base+0x2a8844>
    4e60:	stmiapl	fp, {r4, r5, r6, fp, lr}^
    4e64:	andsvs	r4, sl, r8, ror r4
    4e68:	bl	1fc2e68 <sunique@@Base+0x1f93aa8>
    4e6c:	blmi	173e9e0 <sunique@@Base+0x170f620>
    4e70:	cdpmi	15, 6, cr9, cr13, cr3, {0}
    4e74:	ldrbtmi	r5, [lr], #-2300	; 0xfffff704
    4e78:	stmdavs	r3!, {r4, r5, r6, fp, sp, lr}
    4e7c:	eorvs	r3, r3, r1, lsl #6
    4e80:	ldc	7, cr15, [ip], {254}	; 0xfe
    4e84:	rsbsvs	r6, r5, r3, lsr #16
    4e88:	eorvs	r3, r3, r1, lsl #22
    4e8c:			; <UNDEFINED> instruction: 0xf43f2b00
    4e90:	strb	sl, [r8], r5, asr #29
    4e94:	stmiapl	r3, {r0, r2, r5, r6, r8, r9, fp, lr}^
    4e98:	blx	fec1ef00 <sunique@@Base+0xfebefb40>
    4e9c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4ea0:	ldc2l	0, cr15, [r0], #-20	; 0xffffffec
    4ea4:	blls	1bebb4 <sunique@@Base+0x18f7f4>
    4ea8:	andshi	pc, r4, sp, asr #17
    4eac:	stmdals	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4eb0:	cmnle	r6, r0, lsl #22
    4eb4:	bmi	14eb2c8 <sunique@@Base+0x14bbf08>
    4eb8:	stmpl	sl, {r0, r1, r4, r6, r8, r9, fp, lr}
    4ebc:	andls	pc, r0, r2, asr #17
    4ec0:			; <UNDEFINED> instruction: 0xf8c358cb
    4ec4:	blls	164ecc <sunique@@Base+0x135b0c>
    4ec8:	orrsle	r2, lr, r0, lsl #22
    4ecc:	stmdage	pc!, {r2, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    4ed0:	stcge	14, cr9, [sl, #-12]
    4ed4:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    4ed8:	eorvs	r3, r3, r1, lsl #6
    4edc:	b	feb42edc <sunique@@Base+0xfeb13b1c>
    4ee0:	stmdavs	r8!, {r0, r1, r4, r6, r8, fp, lr}
    4ee4:			; <UNDEFINED> instruction: 0xf7fe4479
    4ee8:	stmdavs	r3!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4eec:			; <UNDEFINED> instruction: 0xf04f4a51
    4ef0:	strmi	r3, [fp], #-511	; 0xfffffe01
    4ef4:	ldrbtmi	r6, [sl], #-41	; 0xffffffd7
    4ef8:	subsvs	r6, r0, r3, lsr #32
    4efc:	blmi	e733b0 <sunique@@Base+0xe43ff0>
    4f00:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4f04:			; <UNDEFINED> instruction: 0xf47f2b00
    4f08:	blmi	f70af8 <sunique@@Base+0xf41738>
    4f0c:	bls	2eb320 <sunique@@Base+0x2bbf60>
    4f10:	andsvs	r5, sl, fp, asr #17
    4f14:	eorsle	r2, lr, r0, lsl #16
    4f18:	b	1dc2f18 <sunique@@Base+0x1d93b58>
    4f1c:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    4f20:			; <UNDEFINED> instruction: 0xe691685d
    4f24:	ldrdcc	pc, [r0], -r8
    4f28:			; <UNDEFINED> instruction: 0xf8c83b01
    4f2c:	ldmdblt	r3!, {ip, sp}
    4f30:	bls	d7be8 <sunique@@Base+0xa8828>
    4f34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f38:			; <UNDEFINED> instruction: 0xf47f2b00
    4f3c:	ldmdami	pc!, {r5, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    4f40:			; <UNDEFINED> instruction: 0xf7fe4478
    4f44:	strb	lr, [r4, -sl, lsr #21]!
    4f48:	bl	18c2f48 <sunique@@Base+0x1893b88>
    4f4c:	strmi	r4, [r5], -r2, lsr #13
    4f50:	stmdavs	lr!, {r4, r6, r9, sl, lr}
    4f54:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    4f58:	ldrdcc	pc, [r0], -r8
    4f5c:			; <UNDEFINED> instruction: 0xf8c83b01
    4f60:	ldmdblt	r3!, {ip, sp}
    4f64:	bls	d7be8 <sunique@@Base+0xa8828>
    4f68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f6c:			; <UNDEFINED> instruction: 0xf47f2b00
    4f70:	ldmdami	r3!, {r1, r2, r6, r7, r9, sl, fp, sp, pc}
    4f74:	ldrbtmi	r6, [r8], #-46	; 0xffffffd2
    4f78:	b	fe3c2f78 <sunique@@Base+0xfe393bb8>
    4f7c:	movwcs	lr, #5961	; 0x1749
    4f80:	bls	e9b9c <sunique@@Base+0xba7dc>
    4f84:	ldmpl	r3, {r0, r3, r5, r8, r9, fp, lr}^
    4f88:	blx	fec1eff0 <sunique@@Base+0xfebefc30>
    4f8c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4f90:	blx	ffe40fae <sunique@@Base+0xffe11bee>
    4f94:	stmdami	fp!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    4f98:			; <UNDEFINED> instruction: 0xf7fe4478
    4f9c:	strb	lr, [r2], -r6, ror #21
    4fa0:	b	b42fa0 <sunique@@Base+0xb13be0>
    4fa4:	stmdavs	r3!, {r1, r3, sl, fp, sp, pc}
    4fa8:	blle	14fbb0 <sunique@@Base+0x1207f0>
    4fac:			; <UNDEFINED> instruction: 0xf7fea86f
    4fb0:	stmdavs	r0!, {r2, r6, r9, fp, sp, lr, pc}
    4fb4:	ldc	7, cr15, [r8], {254}	; 0xfe
    4fb8:	tstcs	r1, r3, lsl #16
    4fbc:	bls	2d7c04 <sunique@@Base+0x2a8844>
    4fc0:	ldrmi	r5, [r0], -r3, asr #17
    4fc4:			; <UNDEFINED> instruction: 0xf7fe601a
    4fc8:	svclt	0x0000eb86
    4fcc:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    4fd0:	andeq	r0, r0, r0, lsl r2
    4fd4:	andeq	r0, r0, r8, asr #5
    4fd8:	andeq	r0, r0, ip, lsl r2
    4fdc:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    4fe0:	andeq	r0, r0, r4, ror r2
    4fe4:	andeq	r0, r0, r0, asr #5
    4fe8:			; <UNDEFINED> instruction: 0x0001cdb6
    4fec:			; <UNDEFINED> instruction: 0x0001cdb4
    4ff0:	andeq	ip, r1, lr, ror sp
    4ff4:	andeq	ip, r1, r6, ror sp
    4ff8:	andeq	ip, r1, r4, ror #26
    4ffc:	andeq	r9, r0, r0, lsl #11
    5000:	andeq	r0, r0, r4, lsr #4
    5004:	ldrdeq	r0, [r0], -r8
    5008:	andeq	r0, r0, r4, lsr r2
    500c:	andeq	r9, r0, r8, lsr #10
    5010:	andeq	r9, r0, r6, lsr #10
    5014:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    5018:	andeq	ip, r1, r6, ror ip
    501c:	andeq	ip, r1, r4, asr #24
    5020:	andeq	r9, r0, ip, ror r4
    5024:	ldrdeq	r9, [r0], -r4
    5028:	andeq	ip, r1, r2, lsl #23
    502c:	andeq	r0, r0, ip, lsl #4
    5030:	andeq	sl, r0, r8, asr fp
    5034:	andeq	ip, r1, r2, lsl #22
    5038:	ldrdeq	ip, [r1], -sl
    503c:	andeq	r9, r0, r8, lsr #6
    5040:	andeq	r9, r0, r2, lsl #6
    5044:	andeq	r9, r0, r8, lsl r3
    5048:	ldrbmi	lr, [r0, sp, lsr #18]!
    504c:	ldcmi	0, cr11, [pc], #-552	; 4e2c <__snprintf_chk@plt+0x1620>
    5050:	cdpmi	2, 3, cr2, cr15, cr0, {0}
    5054:	ldrbtmi	r4, [ip], #-1768	; 0xfffff918
    5058:			; <UNDEFINED> instruction: 0x46434d3e
    505c:	cmpmi	r1, r1, asr #4	; <UNPREDICTABLE>
    5060:	ldmdavs	lr!, {r0, r1, r2, r5, r7, r8, fp, ip, lr}
    5064:	stmdbpl	r5!, {r0, r3, r9, sl, ip, pc}^
    5068:	strcc	r6, [r1], -lr, lsr #16
    506c:			; <UNDEFINED> instruction: 0xf7fe602e
    5070:	stmdacs	r1, {r5, r7, r9, fp, sp, lr, pc}
    5074:	stmdacs	r2, {r6, ip, lr, pc}
    5078:	blls	791d0 <sunique@@Base+0x49e10>
    507c:	ldrdge	pc, [r0], -r3
    5080:			; <UNDEFINED> instruction: 0xf7fe4650
    5084:	blmi	d3fb5c <sunique@@Base+0xd1079c>
    5088:	mcrrne	8, 14, r5, r1, cr6
    508c:	ldmib	r6, {r0, r7, r9, sl, lr}^
    5090:	stmdane	r2, {r0, r1, r8, r9}^
    5094:	cmple	r1, #805306377	; 0x30000009
    5098:	ldrbmi	r4, [r1], -sl, asr #12
    509c:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50a0:	strdcs	r6, [r0, -r2]
    50a4:	bl	969ac <sunique@@Base+0x675ec>
    50a8:	movwcc	r0, #4873	; 0x1309
    50ac:			; <UNDEFINED> instruction: 0xf80260f3
    50b0:	ldmib	r6, {r0, r3, ip}^
    50b4:	ldmdbvs	r1!, {r1, r8, r9, ip, pc}
    50b8:	svclt	0x00024599
    50bc:	mlacs	r8, r6, r8, pc	; <UNPREDICTABLE>
    50c0:	andeq	pc, r2, #66	; 0x42
    50c4:	eorcs	pc, r8, r6, lsl #17
    50c8:	ldrmi	r6, [r3], #-2482	; 0xfffff64e
    50cc:	movweq	lr, #10787	; 0x2a23
    50d0:	addmi	r6, fp, #243	; 0xf3
    50d4:	rscsvs	fp, r1, r4, lsl #31
    50d8:	adcsvs	r4, r3, fp, lsl #12
    50dc:	bl	c430dc <sunique@@Base+0xc13d1c>
    50e0:	blcc	5f194 <sunique@@Base+0x2fdd4>
    50e4:	movwlt	r6, #45099	; 0xb02b
    50e8:	strbmi	r9, [r8], -r9, lsl #20
    50ec:	addsmi	r6, sl, #3866624	; 0x3b0000
    50f0:	andlt	sp, sl, r9, lsr #2
    50f4:			; <UNDEFINED> instruction: 0x87f0e8bd
    50f8:	b	fe2c30f8 <sunique@@Base+0xfe293d38>
    50fc:	andvs	r2, r3, ip, lsl #6
    5100:	blcc	5f1b4 <sunique@@Base+0x2fdf4>
    5104:	ldmdblt	fp, {r0, r1, r3, r5, sp, lr}
    5108:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
    510c:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    5110:	b	1fc3110 <sunique@@Base+0x1f93d50>
    5114:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5118:			; <UNDEFINED> instruction: 0xf7fe6800
    511c:			; <UNDEFINED> instruction: 0xf7feea38
    5120:	strb	lr, [r1, r4, lsr #20]!
    5124:			; <UNDEFINED> instruction: 0xf7fe4640
    5128:	strb	lr, [r9, ip, lsl #22]!
    512c:	stmiapl	r3!, {r0, r1, r3, r8, r9, fp, lr}^
    5130:	blcs	1f1a4 <accounthelp@@Base+0xf874>
    5134:	ldrdcs	sp, [r2], -r8
    5138:	stc2	0, cr15, [ip, #-28]!	; 0xffffffe4
    513c:			; <UNDEFINED> instruction: 0xf7fe4630
    5140:	ldmvs	r0!, {r1, r2, r6, r8, fp, sp, lr, pc}^
    5144:			; <UNDEFINED> instruction: 0xf7fee7a8
    5148:	svclt	0x0000e95a
    514c:	andeq	fp, r1, lr, ror ip
    5150:	andeq	r0, r0, r0, lsl r2
    5154:	andeq	r0, r0, r4, ror r2
    5158:	muleq	r0, r0, r2
    515c:	andeq	r0, r0, r0, asr #5
    5160:			; <UNDEFINED> instruction: 0xf5adb5f0
    5164:	ldcmi	13, cr5, [r4], #-0
    5168:	ldcmi	0, cr11, [r4, #-540]!	; 0xfffffde4
    516c:	andpl	pc, r0, #54525952	; 0x3400000
    5170:	blmi	cd6368 <sunique@@Base+0xca6fa8>
    5174:	stmdbpl	r5!, {r2, r4, r9, ip, sp}^
    5178:	andsvs	r6, r6, lr, lsr #16
    517c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5180:	blmi	c315f4 <sunique@@Base+0xc02234>
    5184:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5188:	strmi	fp, [fp], -r3, asr #6
    518c:	strmi	r4, [r2], -lr, lsr #18
    5190:	ldrbtmi	r2, [r9], #-1
    5194:			; <UNDEFINED> instruction: 0xf7feae06
    5198:	blmi	b3fb70 <sunique@@Base+0xb107b0>
    519c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    51a0:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51a4:	svcne	0x00304b2a
    51a8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    51ac:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    51b0:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51b4:	eorsle	r2, sl, r0, lsl #16
    51b8:	stceq	8, cr15, [r4], {22}
    51bc:	sbcseq	pc, pc, r0
    51c0:	svclt	0x0018384e
    51c4:			; <UNDEFINED> instruction: 0xf50d2001
    51c8:	tstcc	r4, #0, 6
    51cc:	stmdavs	fp!, {r1, r3, r4, fp, sp, lr}
    51d0:			; <UNDEFINED> instruction: 0xd12e429a
    51d4:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    51d8:	ldcllt	0, cr11, [r0, #28]!
    51dc:	bmi	7709fc <sunique@@Base+0x74163c>
    51e0:			; <UNDEFINED> instruction: 0xf44f1f37
    51e4:	ldrbtmi	r5, [sl], #-768	; 0xfffffd00
    51e8:	andls	r9, r1, r2, lsl #2
    51ec:	andls	r4, r0, #26214400	; 0x1900000
    51f0:	andcs	r4, r1, #56, 12	; 0x3800000
    51f4:	bl	2c31f4 <sunique@@Base+0x293e34>
    51f8:			; <UNDEFINED> instruction: 0xf7fe4638
    51fc:	rorslt	lr, r8, r9
    5200:	stmiapl	r7!, {r0, r2, r4, r8, r9, fp, lr}^
    5204:	movwcc	r6, #6203	; 0x183b
    5208:	stmdavc	r3, {r0, r1, r3, r4, r5, sp, lr}
    520c:	stccc	8, cr15, [r4], {6}
    5210:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5214:	blcc	5f308 <sunique@@Base+0x2ff48>
    5218:	blcs	1d30c <accounthelp@@Base+0xd9dc>
    521c:	blmi	3f9954 <sunique@@Base+0x3ca594>
    5220:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5224:	sbcle	r2, r7, r0, lsl #22
    5228:			; <UNDEFINED> instruction: 0xf0072002
    522c:			; <UNDEFINED> instruction: 0x2000fcb3
    5230:			; <UNDEFINED> instruction: 0xf7fee7c9
    5234:	svclt	0x0000e8e4
    5238:	andeq	fp, r1, r4, ror #22
    523c:	andeq	r0, r0, r0, lsl r2
    5240:	andeq	r0, r0, r0, lsr r2
    5244:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5248:	andeq	r9, r0, r2, lsr r1
    524c:	andeq	r0, r0, r0, lsr #5
    5250:	andeq	r0, r0, r4, lsl #5
    5254:	ldrdeq	r9, [r0], -lr
    5258:	andeq	r0, r0, r4, ror r2
    525c:	andeq	r0, r0, r0, asr #5
    5260:	svcmi	0x00f0e92d
    5264:	cdpmi	6, 9, cr4, cr4, cr1, {4}
    5268:	ldmmi	r4, {r0, r1, r2, r7, ip, sp, pc}
    526c:	ldrbtmi	r4, [lr], #-1683	; 0xfffff96d
    5270:	blmi	fe4e9678 <sunique@@Base+0xfe4ba2b8>
    5274:	andls	r5, r1, #3276800	; 0x320000
    5278:	andls	r6, r5, #1179648	; 0x120000
    527c:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5280:	ldrdmi	pc, [r0], -r8
    5284:			; <UNDEFINED> instruction: 0xf7fe4620
    5288:	stmibmi	lr, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    528c:	ldmdapl	r7!, {r1, r2, r3, r7, r9, fp, lr}^
    5290:	tstcc	r1, r9, lsr r8
    5294:	ldmpl	r5!, {r0, r3, r4, r5, sp, lr}
    5298:	ldmib	r5, {r1, r7, r9, sl, lr}^
    529c:	bl	5ab0 <__snprintf_chk@plt+0x22a4>
    52a0:	addmi	r0, sl, #-2147483646	; 0x80000002
    52a4:	rschi	pc, r0, r0, asr #1
    52a8:	ldrbmi	r4, [r2], -r1, lsr #12
    52ac:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52b0:	andeq	lr, r2, #3489792	; 0x354000
    52b4:	ldrbmi	r6, [r2], #-2476	; 0xfffff654
    52b8:	strtmi	r4, [r2], #-642	; 0xfffffd7e
    52bc:	andeq	lr, r4, #139264	; 0x22000
    52c0:	svclt	0x000860ea
    52c4:	mlane	r8, r5, r8, pc	; <UNPREDICTABLE>
    52c8:			; <UNDEFINED> instruction: 0xf8d89004
    52cc:	svclt	0x00040000
    52d0:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    52d4:	eorne	pc, r8, r5, lsl #17
    52d8:	addmi	r6, sl, #671744	; 0xa4000
    52dc:	rscvs	fp, r9, r4, lsl #31
    52e0:	ldmdbmi	sl!, {r1, r3, r9, sl, lr}^
    52e4:	ldmdapl	r4!, {r1, r3, r5, r7, sp, lr}^
    52e8:	addmi	r6, r2, #6422528	; 0x620000
    52ec:	stmdbvs	r2!, {r0, r1, r9, ip, lr, pc}
    52f0:	vhsub.s8	d4, d16, d2
    52f4:	strmi	r8, [r1], -r2, lsr #1
    52f8:			; <UNDEFINED> instruction: 0xf7fe4620
    52fc:	ldmib	r4, {r1, r4, r7, fp, sp, lr, pc}^
    5300:	bl	5b14 <__snprintf_chk@plt+0x2308>
    5304:	addmi	r0, sl, #-2147483646	; 0x80000002
    5308:	addshi	pc, lr, r0, asr #1
    530c:	stmdbls	r4, {r1, r4, r6, r9, sl, lr}
    5310:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5314:	ldrdcs	lr, [r3, -r4]
    5318:	movweq	lr, #43778	; 0xab02
    531c:	mrrcne	0, 14, r6, sl, cr3
    5320:	vhsub.s8	d4, d16, d10
    5324:	rscvs	r8, r2, r9, lsr #1
    5328:	andsvc	r2, sl, r0, lsr #4
    532c:	blcc	5f420 <sunique@@Base+0x30060>
    5330:	blcs	1d424 <accounthelp@@Base+0xdaf4>
    5334:	stmdbls	r4, {r0, r1, r4, r5, r6, ip, lr, pc}
    5338:	addmi	r6, fp, #7012352	; 0x6b0000
    533c:	stmdbvs	fp!, {r0, r1, r9, ip, lr, pc}
    5340:	vhsub.s8	d4, d16, d11
    5344:	strtmi	r8, [r8], -r7, lsl #1
    5348:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    534c:	ldrbmi	r4, [sl], -r0, ror #18
    5350:	ldrbtmi	r2, [r9], #-1
    5354:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5358:	ldmdavs	r9!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}
    535c:	andls	r2, r4, r0
    5360:	andls	r2, r3, sl, lsl #4
    5364:	eorsvs	r3, r9, r1, lsl #2
    5368:	ldmpl	r3!, {r2, fp, sp, pc}^
    536c:	ldmdavs	fp, {r0, r1, r8, fp, sp, pc}
    5370:	svc	0x00b8f7fd
    5374:	strmi	r1, [r5], -r3, asr #24
    5378:	addshi	pc, r3, r0
    537c:	ldmib	r4, {r8, sl, fp, sp}^
    5380:	stclle	3, cr0, [sl, #-12]!
    5384:	stmdbne	sl, {r2, r8, fp, ip, pc}^
    5388:	stccs	8, cr15, [r1], {18}
    538c:	svclt	0x00082a0a
    5390:	ldrbcc	pc, [pc, #261]!	; 549d <__snprintf_chk@plt+0x1c91>	; <UNPREDICTABLE>
    5394:	bl	c544 <__snprintf_chk@plt+0x8d38>
    5398:	strbmi	r0, [r3, #-3074]!	; 0xfffff3fe
    539c:			; <UNDEFINED> instruction: 0x462ad373
    53a0:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53a4:	smlattcs	r0, r2, r8, r6
    53a8:	movwcc	r1, #6483	; 0x1953
    53ac:	ldrbpl	r6, [r1, #-227]	; 0xffffff1d
    53b0:			; <UNDEFINED> instruction: 0xf7fd9804
    53b4:	ldmdavs	fp!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    53b8:	eorsvs	r3, fp, r1, lsl #22
    53bc:	eorsle	r2, r6, r0, lsl #22
    53c0:	movwcs	lr, #10708	; 0x29d4
    53c4:	addsmi	r6, r3, #32, 18	; 0x80000
    53c8:	andcs	pc, r0, r8, asr #17
    53cc:			; <UNDEFINED> instruction: 0xf894bf02
    53d0:			; <UNDEFINED> instruction: 0xf0411028
    53d4:			; <UNDEFINED> instruction: 0xf8840102
    53d8:	stmibvs	r1!, {r3, r5, ip}
    53dc:	b	8d6410 <sunique@@Base+0x8a7050>
    53e0:	tstcs	r0, r1, lsl #6
    53e4:	rscvs	r4, r3, r3, lsl #5
    53e8:	rscvs	fp, r0, r4, lsl #31
    53ec:	stmdage	r2, {r0, r1, r9, sl, lr}
    53f0:			; <UNDEFINED> instruction: 0xf00760a3
    53f4:	blls	c4998 <sunique@@Base+0x955d8>
    53f8:	ldrdne	pc, [r0], -r9
    53fc:	addsmi	r9, r9, #0, 24
    5400:	andcc	pc, r0, r9, asr #17
    5404:	bls	16c010 <sunique@@Base+0x13cc50>
    5408:	svclt	0x00a86020
    540c:	ldmdavs	fp, {sp}
    5410:			; <UNDEFINED> instruction: 0x2001bfb8
    5414:			; <UNDEFINED> instruction: 0xd14c429a
    5418:	pop	{r0, r1, r2, ip, sp, pc}
    541c:	blmi	ba93e4 <sunique@@Base+0xb7a024>
    5420:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5424:	addle	r2, r6, r0, lsl #22
    5428:			; <UNDEFINED> instruction: 0xf0072002
    542c:	blmi	ac4300 <sunique@@Base+0xa94f40>
    5430:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5434:	sbcle	r2, r3, r0, lsl #22
    5438:	bl	3f418 <sunique@@Base+0x10058>
    543c:	stmib	r4, {r1, r3, r8}^
    5440:	addmi	r0, sl, #2
    5444:	svcge	0x0062f4bf
    5448:	ldrbmi	r4, [r1], -r0, lsr #12
    544c:	svc	0x00bef7fd
    5450:	ldrb	r6, [fp, -r0, ror #17]
    5454:	smlabtne	r2, r5, r9, lr
    5458:	mcrrne	7, 7, lr, r2, cr8
    545c:	ldmdale	r9, {r1, r3, r4, r7, r9, lr}
    5460:	movwcs	r6, #226	; 0xe2
    5464:	str	r7, [r3, r3]!
    5468:	ldrbmi	r4, [r1], -r8, lsr #12
    546c:	svc	0x00aef7fd
    5470:			; <UNDEFINED> instruction: 0xf8d868e8
    5474:	ldr	r4, [r7, -r0]
    5478:	strtmi	r2, [r0], -r1, lsl #2
    547c:	svc	0x00a6f7fd
    5480:	mrrcne	8, 14, r6, sl, cr3
    5484:	ldrmi	lr, [r1], -pc, asr #14
    5488:			; <UNDEFINED> instruction: 0xf7fd4620
    548c:	stmiavs	r0!, {r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    5490:	str	r9, [r4, r4, lsl #18]
    5494:	tstcs	r1, r0, lsr #12
    5498:	svc	0x0098f7fd
    549c:	mcrrne	8, 14, r6, r2, cr0
    54a0:	stmdals	r4, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    54a4:			; <UNDEFINED> instruction: 0xf7fdb108
    54a8:	andcs	lr, r0, r8, ror #30
    54ac:			; <UNDEFINED> instruction: 0xf0076038
    54b0:			; <UNDEFINED> instruction: 0xf7fdfb71
    54b4:	svclt	0x0000efa4
    54b8:	andeq	fp, r1, r6, ror #20
    54bc:	andeq	r0, r0, r0, lsl r2
    54c0:	ldrdeq	r0, [r0], -r4
    54c4:	andeq	r0, r0, r4, ror r2
    54c8:	muleq	r0, r0, r2
    54cc:	andeq	r0, r0, r4, ror #3
    54d0:	andeq	r8, r0, sl, ror pc
    54d4:	andeq	r0, r0, r4, lsl #5
    54d8:	andeq	r0, r0, r0, asr #5
    54dc:	svcmi	0x00f0e92d
    54e0:	cfstr32pl	mvfx15, [r5, #692]	; 0x2b4
    54e4:	addlt	r4, r5, lr, asr #27
    54e8:	stcge	14, cr4, [ip], {206}	; 0xce
    54ec:			; <UNDEFINED> instruction: 0xf844447d
    54f0:	ldrmi	r0, [r1], ip, lsl #24
    54f4:	ldcne	8, cr15, [r0], {68}	; 0x44
    54f8:	ldrmi	r5, [sl], sl, lsr #19
    54fc:			; <UNDEFINED> instruction: 0xf50d4603
    5500:	andcc	r5, ip, r5, lsl #1
    5504:	andls	r2, r4, #2048	; 0x800
    5508:	svclt	0x00186812
    550c:	andvs	r2, r2, r0, lsl #12
    5510:	rscshi	pc, sl, r0
    5514:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    5518:	blcs	a58c8 <sunique@@Base+0x76508>
    551c:	sbchi	pc, sp, r0, asr #6
    5520:			; <UNDEFINED> instruction: 0xf8544bc1
    5524:	stmiapl	fp!, {r4, sl, fp, ip, sp, lr}^
    5528:	stmdalt	r1, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    552c:	ldmdavs	fp, {r1, r3, r4, r5, r9, sl, lr}
    5530:	blcs	16e38 <accounthelp@@Base+0x7508>
    5534:	adcsvs	sp, r8, r7, asr r1
    5538:			; <UNDEFINED> instruction: 0x461f6893
    553c:	subsle	r2, fp, r0, lsl #22
    5540:	ldmibmi	sl!, {r1, r2, r3, r6, r8, r9, ip, sp, pc}
    5544:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
    5548:	ldmdavs	r1, {r0, r3, r6, r7, r8, ip, sp, pc}^
    554c:	cdpcs	8, 0, cr7, cr0, cr14, {0}
    5550:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    5554:	movwcs	lr, #27085	; 0x69cd
    5558:			; <UNDEFINED> instruction: 0xf7fe9105
    555c:	ldmib	sp, {r4, r5, fp, sp, lr, pc}^
    5560:	blls	1c9d7c <sunique@@Base+0x19a9bc>
    5564:	ldrdgt	pc, [r0], -r0
    5568:			; <UNDEFINED> instruction: 0xf811e004
    556c:	cdpcs	15, 0, cr6, cr0, cr1, {0}
    5570:	rscshi	pc, r8, r0
    5574:	andseq	pc, r6, ip, lsr r8	; <UNPREDICTABLE>
    5578:	ldrble	r0, [r6, #1414]!	; 0x586
    557c:	stmibmi	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    5580:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
    5584:			; <UNDEFINED> instruction: 0xf0402900
    5588:	blmi	feaa591c <sunique@@Base+0xfea7655c>
    558c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5590:			; <UNDEFINED> instruction: 0xf0402b00
    5594:			; <UNDEFINED> instruction: 0xf1b980c5
    5598:	teqle	r4, r0, lsl #30
    559c:	stmiapl	ip!, {r1, r2, r5, r7, r8, r9, fp, lr}^
    55a0:			; <UNDEFINED> instruction: 0x46396852
    55a4:	ldrbmi	r4, [r3], -r5, lsr #17
    55a8:	svclt	0x000845b8
    55ac:			; <UNDEFINED> instruction: 0xf04f455a
    55b0:	ldrbtmi	r0, [r8], #-1536	; 0xfffffa00
    55b4:	smladcs	r1, r4, pc, fp	; <UNPREDICTABLE>
    55b8:	strls	r2, [r0, -r0, lsl #14]
    55bc:	blx	fefc15dc <sunique@@Base+0xfef9221c>
    55c0:	movwcs	r2, #512	; 0x200
    55c4:	movwcs	lr, #2500	; 0x9c4
    55c8:	orrpl	pc, r5, #54525952	; 0x3400000
    55cc:	movwcc	r4, #50736	; 0xc630
    55d0:	blls	11f640 <sunique@@Base+0xf0280>
    55d4:	addsmi	r6, sl, #1769472	; 0x1b0000
    55d8:	msrhi	CPSR_, r0, asr #32
    55dc:	cfstr32pl	mvfx15, [r5, #52]	; 0x34
    55e0:	pop	{r0, r2, ip, sp, pc}
    55e4:			; <UNDEFINED> instruction: 0xf7ff8ff0
    55e8:			; <UNDEFINED> instruction: 0xf854fd2f
    55ec:	adcsvs	r2, r8, r0, lsl ip
    55f0:			; <UNDEFINED> instruction: 0x461f6893
    55f4:			; <UNDEFINED> instruction: 0xd1a32b00
    55f8:			; <UNDEFINED> instruction: 0x461e4a91
    55fc:	mvnscc	pc, pc, asr #32
    5600:	andsvs	r5, r9, fp, lsr #17
    5604:	blge	53f58c <sunique@@Base+0x5101cc>
    5608:	blge	42a228 <sunique@@Base+0x3fae68>
    560c:	andcs	r4, r3, r9, lsr r6
    5610:	ldrmi	r9, [sl], -r5, lsl #6
    5614:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5618:	svceq	0x0001f1b9
    561c:	ldccs	8, cr15, [r0], {84}	; 0x54
    5620:	strmi	r9, [r6], -r5, lsl #22
    5624:	addhi	pc, sl, r0
    5628:			; <UNDEFINED> instruction: 0xf0402800
    562c:	stmibmi	r5, {r3, r4, r5, r7, pc}
    5630:	stmdapl	r9!, {r0, r2, r7, r8, r9, fp, lr}^
    5634:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    5638:			; <UNDEFINED> instruction: 0xf8d9680b
    563c:	ldmdblt	fp, {ip, sp, lr}
    5640:	mvnscc	pc, #79	; 0x4f
    5644:	andcc	pc, r0, r9, asr #17
    5648:	ldmdavs	r1, {r7, fp, lr}^
    564c:			; <UNDEFINED> instruction: 0xf0044478
    5650:	stmdacs	r2, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    5654:	adchi	pc, r7, r0, asr #32
    5658:	svcne	0x00264a7d
    565c:	andvc	pc, r0, r9, asr #17
    5660:	ldrtmi	r9, [r3], -r6, lsl #30
    5664:			; <UNDEFINED> instruction: 0xf1a458a8
    5668:			; <UNDEFINED> instruction: 0xf1a70208
    566c:			; <UNDEFINED> instruction: 0xf1a70114
    5670:	stmib	sp, {r3, r4, r8, fp}^
    5674:	svccc	0x001c9102
    5678:	strls	r4, [r0], #-2422	; 0xfffff68a
    567c:	smlsdxls	r1, r9, r4, r4
    5680:	svc	0x00d8f7fd
    5684:			; <UNDEFINED> instruction: 0xf1029a06
    5688:			; <UNDEFINED> instruction: 0xf7fd0040
    568c:			; <UNDEFINED> instruction: 0xf854eff2
    5690:	ldmib	r0, {r3, sl, fp, sp}^
    5694:	vcgt.s8	d1, d3, d4
    5698:	tstcc	r1, fp, ror #24
    569c:			; <UNDEFINED> instruction: 0x61014594
    56a0:	adchi	pc, r8, r0, lsl #5
    56a4:	msrvc	SPSR_fs, #805306368	; 0x30000000
    56a8:			; <UNDEFINED> instruction: 0xf000429a
    56ac:			; <UNDEFINED> instruction: 0xf8548083
    56b0:	blmi	18506f8 <sunique@@Base+0x1821338>
    56b4:	stmiapl	ip!, {r0, r1, r2, r4, r7, fp, sp, lr}^
    56b8:	bmi	19ff488 <sunique@@Base+0x19d00c8>
    56bc:	tsteq	r0, r4, lsr #3	; <UNPREDICTABLE>
    56c0:	andeq	pc, ip, r4, lsr #3
    56c4:			; <UNDEFINED> instruction: 0xf7ff447a
    56c8:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    56cc:	svcge	0x0028f47f
    56d0:	ldccc	8, cr15, [r0], {84}	; 0x54
    56d4:	stmdbmi	r1!, {r0, sp}^
    56d8:	ldmdavs	sl, {r9, sl, sp}
    56dc:			; <UNDEFINED> instruction: 0xf7fd4479
    56e0:	blmi	1601628 <sunique@@Base+0x15d2268>
    56e4:	rscscc	pc, pc, #79	; 0x4f
    56e8:	andsvs	r5, sl, fp, ror #17
    56ec:	bmi	173f4a4 <sunique@@Base+0x17100e4>
    56f0:	tsteq	r0, r4, lsr #3	; <UNPREDICTABLE>
    56f4:	andeq	pc, ip, r4, lsr #3
    56f8:			; <UNDEFINED> instruction: 0xf7ff447a
    56fc:	stmdacs	r0, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    5700:			; <UNDEFINED> instruction: 0xf854d0e6
    5704:	str	r3, [r8, -ip, lsl #24]
    5708:	movwcs	r6, #14408	; 0x3848
    570c:			; <UNDEFINED> instruction: 0xf844460f
    5710:			; <UNDEFINED> instruction: 0xf7ff3c0c
    5714:	strcs	pc, [r1], -r3, asr #16
    5718:	stccc	8, cr15, [ip], {84}	; 0x54
    571c:			; <UNDEFINED> instruction: 0xe6f960b8
    5720:	andls	r4, r5, #56, 12	; 0x3800000
    5724:	stc2l	7, cr15, [r6, #1016]	; 0x3f8
    5728:	addsvs	r9, r0, r5, lsl #20
    572c:	ldccs	8, cr15, [r0], {84}	; 0x54
    5730:			; <UNDEFINED> instruction: 0xf1b96897
    5734:			; <UNDEFINED> instruction: 0xf43f0f00
    5738:			; <UNDEFINED> instruction: 0xe764af31
    573c:	ldmvs	r7, {fp, sp}
    5740:			; <UNDEFINED> instruction: 0x4c3ddb5a
    5744:	ldrdeq	lr, [ip, -r3]
    5748:	stmib	r4, {r2, r3, r5, r8, fp, ip, lr}^
    574c:	str	r0, [r7, -r0, lsl #2]!
    5750:	andls	r4, r5, #24, 12	; 0x1800000
    5754:	stc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    5758:	addsvs	r9, r0, r5, lsl #20
    575c:	ldccs	8, cr15, [r0], {84}	; 0x54
    5760:			; <UNDEFINED> instruction: 0xe7126897
    5764:	blge	ae37e4 <sunique@@Base+0xab4424>
    5768:	adcvs	pc, ip, sp, lsl #17
    576c:	stmib	sp, {r1, r2, r5, r7, r8, ip, sp, pc}^
    5770:			; <UNDEFINED> instruction: 0xf7fd2305
    5774:	blls	1c140c <sunique@@Base+0x19204c>
    5778:	ldrmi	r9, [r9], -r5, lsl #20
    577c:	ldrdgt	pc, [r0], -r0
    5780:	andseq	pc, r6, ip, lsr r8	; <UNPREDICTABLE>
    5784:	svclt	0x004405c0
    5788:	andvc	r3, lr, r0, lsr #12
    578c:	svcvs	0x0001f817
    5790:	svcvs	0x0001f801
    5794:	mvnsle	r2, r0, lsl #28
    5798:			; <UNDEFINED> instruction: 0x461f6093
    579c:	blmi	9bf360 <sunique@@Base+0x98ffa0>
    57a0:	stmiapl	ip!, {r0, r1, r2, r4, r7, fp, sp, lr}^
    57a4:	blmi	abf39c <sunique@@Base+0xa8ffdc>
    57a8:			; <UNDEFINED> instruction: 0xf7fd58e8
    57ac:			; <UNDEFINED> instruction: 0xf8c9eede
    57b0:	str	r7, [r9, -r0]
    57b4:	stccc	8, cr15, [r4], {84}	; 0x54
    57b8:	lfmle	f4, 4, [fp], {153}	; 0x99
    57bc:	svcge	0x0077f47f
    57c0:	stmdavs	r3!, {r1, r6, r7, fp, sp, lr}
    57c4:	lfmle	f4, 4, [r5], {154}	; 0x9a
    57c8:	svcge	0x0071f47f
    57cc:	stmvs	r2, {r0, r1, r3, r4, r5, fp, sp, lr}
    57d0:	sfmle	f4, 4, [pc], {154}	; 0x9a
    57d4:	svcge	0x006bf47f
    57d8:	ldrdcc	pc, [r0], -r9
    57dc:	addsmi	r6, sl, #4325376	; 0x420000
    57e0:			; <UNDEFINED> instruction: 0xf47fdc08
    57e4:	blls	1b157c <sunique@@Base+0x1821bc>
    57e8:			; <UNDEFINED> instruction: 0xf8536802
    57ec:	addsmi	r3, sl, #20, 24	; 0x1400
    57f0:	svcge	0x005df77f
    57f4:	strbt	r2, [r7], r1, lsl #12
    57f8:			; <UNDEFINED> instruction: 0x26004b1a
    57fc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5800:	svc	0x0006f7fd
    5804:			; <UNDEFINED> instruction: 0xf7fd6800
    5808:	bmi	601318 <sunique@@Base+0x5d1f58>
    580c:			; <UNDEFINED> instruction: 0x4649463b
    5810:	andls	r4, r0, sl, ror r4
    5814:			; <UNDEFINED> instruction: 0xf7fd4620
    5818:	ldrb	lr, [r5], r6, asr #30
    581c:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    5820:	andeq	fp, r1, r8, ror #15
    5824:	andeq	r0, r0, r0, lsl r2
    5828:	andeq	r0, r0, ip, lsl r2
    582c:	andeq	r0, r0, r4, lsl r3
    5830:	andeq	r0, r0, r4, lsl #6
    5834:	andeq	r0, r0, r8, asr r2
    5838:			; <UNDEFINED> instruction: 0x000002bc
    583c:	muleq	r0, sl, sp
    5840:	andeq	r0, r0, r0, lsl r3
    5844:	andeq	r0, r0, r8, lsr #4
    5848:	ldrdeq	r0, [r0], -r8
    584c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    5850:	andeq	r0, r0, r0, asr #4
    5854:			; <UNDEFINED> instruction: 0x00008cb0
    5858:	andeq	r8, r0, r4, asr #24
    585c:	andeq	r8, r0, r4, lsl #24
    5860:	ldrdeq	r8, [r0], -ip
    5864:	andeq	r0, r0, r8, asr #4
    5868:	andeq	r8, r0, r4, lsl #22
    586c:	strdlt	fp, [r3], r0
    5870:	blmi	13589a8 <sunique@@Base+0x13295e8>
    5874:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    5878:	stmiapl	r5!, {ip}^
    587c:	blcs	1f930 <accounthelp@@Base+0x10000>
    5880:	stmdacs	r1, {r0, r1, r4, r5, r6, r8, ip, lr, pc}
    5884:	cdpne	13, 8, cr13, cr3, cr9, {3}
    5888:	blcs	6c090 <sunique@@Base+0x3ccd0>
    588c:	stmdacs	r3, {r3, r4, r6, fp, ip, lr, pc}
    5890:	blmi	11b99c4 <sunique@@Base+0x118a604>
    5894:	ldmdahi	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    5898:			; <UNDEFINED> instruction: 0xf0036850
    589c:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    58a0:	bmi	10f99ac <sunique@@Base+0x10ca5ec>
    58a4:	stmdbmi	r3, {r0, r8, r9, sp}^
    58a8:	ldrbtmi	r2, [sl], #-1544	; 0xfffff9f8
    58ac:	stclmi	0, cr6, [r2, #-172]	; 0xffffff54
    58b0:	ldmdavs	r0, {r0, r5, r6, fp, ip, lr}
    58b4:	mulvs	r8, r2, r8
    58b8:	bmi	1025ae8 <sunique@@Base+0xff6728>
    58bc:	stmdbmi	r0, {r5, r6, r8, fp, ip, lr}^
    58c0:	cfstrdmi	mvd4, [r0, #-488]	; 0xfffffe18
    58c4:	stmdapl	r7!, {r0, r1, sp, lr}^
    58c8:	eorsvs	ip, fp, r3, lsl #20
    58cc:	stmdbpl	r5!, {r0, r1, r2, r4, fp, pc}^
    58d0:	rsbvs	r4, r9, sp, lsr sl
    58d4:	eorvs	r8, r8, pc, lsr #2
    58d8:	bmi	f1bb60 <sunique@@Base+0xeec7a0>
    58dc:	ldrbtmi	r4, [sl], #-2364	; 0xfffff6c4
    58e0:	ldcmi	0, cr6, [ip, #-12]!
    58e4:	ldmdavs	r0, {r0, r5, r6, fp, ip, lr}
    58e8:	ldmibvc	r2, {r0, r1, r2, r4, r7, fp, pc}
    58ec:	addhi	r6, pc, r8
    58f0:	bmi	e61f20 <sunique@@Base+0xe32b60>
    58f4:	ldmdbmi	r9!, {r5, r6, r8, fp, ip, lr}
    58f8:	cfldrsmi	mvf4, [r9, #-488]!	; 0xfffffe18
    58fc:	ldmdavs	r0, {r0, r1, sp, lr}
    5900:	ldmdbvc	r2, {r0, r5, r6, fp, ip, lr}
    5904:	ldmdami	r7!, {r3, sp, lr}
    5908:	stmdbpl	r5!, {r1, r3, r8, ip, sp, lr}^
    590c:	ldmdbmi	r6!, {r3, r4, r5, r6, sl, lr}
    5910:	eorvs	r4, fp, r6, lsr sl
    5914:	stmdapl	r1!, {fp, pc}^
    5918:	andhi	r4, r8, r5, lsr fp
    591c:	andsvs	r5, r6, r2, lsr #17
    5920:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5924:	andlt	fp, r3, r3, asr #22
    5928:	ldmvs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    592c:	andcs	r2, sl, #0, 2
    5930:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    5934:	teqlt	r0, #128, 4
    5938:	bls	34244 <sunique@@Base+0x4e84>
    593c:	str	fp, [fp, r9, lsl #5]!
    5940:	andcs	r4, r1, ip, lsr #18
    5944:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    5948:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    594c:			; <UNDEFINED> instruction: 0xf04f4b2a
    5950:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5954:	andlt	r6, r3, sl, lsl r0
    5958:	bmi	a35120 <sunique@@Base+0xa05d60>
    595c:	stmdage	r1, {r0, r3, r5, r6, r9, sl, lr}
    5960:			; <UNDEFINED> instruction: 0xf7ff447a
    5964:	stmdals	r1, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    5968:	blmi	97f7a4 <sunique@@Base+0x9503e4>
    596c:	stmdbmi	r5!, {r0, sp}
    5970:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    5974:			; <UNDEFINED> instruction: 0xe7e7681a
    5978:	ldmdavs	r8, {r8, r9, fp, ip, pc}^
    597c:			; <UNDEFINED> instruction: 0xf98cf004
    5980:			; <UNDEFINED> instruction: 0xf86ef7ff
    5984:	bls	3f8c8 <sunique@@Base+0x10508>
    5988:	ldmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
    598c:	movwcs	lr, #6610	; 0x19d2
    5990:			; <UNDEFINED> instruction: 0xf7fd4479
    5994:	blls	41374 <sunique@@Base+0x11fb4>
    5998:	andcs	r4, r1, ip, lsl r9
    599c:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    59a0:	svclt	0x0000e7d2
    59a4:	andeq	fp, r1, r0, ror #8
    59a8:	andeq	r0, r0, r0, lsr #4
    59ac:	andeq	r0, r0, ip, lsl #5
    59b0:	andeq	r8, r0, r2, lsl fp
    59b4:	andeq	r0, r0, r0, lsl #6
    59b8:	andeq	r0, r0, r0, lsl #4
    59bc:	andeq	r8, r0, r4, lsl #22
    59c0:	andeq	r0, r0, r4, ror #5
    59c4:	andeq	r0, r0, ip, asr #5
    59c8:	andeq	r0, r0, ip, lsr r2
    59cc:	strdeq	r8, [r0], -r2
    59d0:	andeq	r0, r0, r0, ror #3
    59d4:			; <UNDEFINED> instruction: 0x000002b8
    59d8:	andeq	r8, r0, r0, ror #21
    59dc:	andeq	r0, r0, r4, asr r2
    59e0:	strdeq	r0, [r0], -r8
    59e4:	muleq	r0, r0, r8
    59e8:	andeq	r0, r0, r0, ror r2
    59ec:	andeq	r0, r0, r8, lsr r2
    59f0:	andeq	r0, r0, ip, asr #3
    59f4:	andeq	r8, r0, lr, lsr sl
    59f8:	andeq	r0, r0, r0, lsl r3
    59fc:	andeq	r8, r0, r0, lsr #20
    5a00:	muleq	r0, r8, r2
    5a04:	andeq	r8, r0, r2, ror #19
    5a08:	andeq	r8, r0, r0, lsl sl
    5a0c:	andeq	r8, r0, r8, ror #19
    5a10:	stmdacs	r2, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    5a14:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
    5a18:	tstle	r4, r1, lsl ip
    5a1c:	pop	{r3, r6, fp, sp, lr}
    5a20:			; <UNDEFINED> instruction: 0xf7fe40f8
    5a24:	blmi	634a08 <sunique@@Base+0x605648>
    5a28:	ldmdbmi	r8, {r0, sp}
    5a2c:	ldrbtmi	r5, [r9], #-2282	; 0xfffff716
    5a30:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    5a34:	andcs	r4, r0, #22528	; 0x5800
    5a38:	andsvs	r5, sl, fp, ror #17
    5a3c:	ldcmi	13, cr11, [r5], {248}	; 0xf8
    5a40:	stmdavs	sl, {r0, sp}
    5a44:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    5a48:			; <UNDEFINED> instruction: 0xf7fd4479
    5a4c:	stmdavs	r3!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    5a50:	bmi	4b2024 <sunique@@Base+0x482c64>
    5a54:	mrcmi	15, 0, r4, cr3, cr2, {0}
    5a58:	ldrbtmi	r4, [pc], #-1146	; 5a60 <__snprintf_chk@plt+0x2254>
    5a5c:			; <UNDEFINED> instruction: 0x4639447e
    5a60:			; <UNDEFINED> instruction: 0xf7fd2001
    5a64:			; <UNDEFINED> instruction: 0xf854ee0e
    5a68:	shadd16mi	r3, r2, r0
    5a6c:	mvnsle	r2, r0, lsl #22
    5a70:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    5a74:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5a78:			; <UNDEFINED> instruction: 0xf04f4b05
    5a7c:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5a80:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    5a84:			; <UNDEFINED> instruction: 0x0001b2be
    5a88:	andeq	r0, r0, r0, lsl #6
    5a8c:	andeq	r8, r0, sl, ror r7
    5a90:	andeq	r0, r0, r0, lsl r3
    5a94:	strdeq	fp, [r1], -sl
    5a98:	muleq	r0, r8, r9
    5a9c:	andeq	r8, r0, r8, ror r8
    5aa0:	muleq	r0, r2, r9
    5aa4:	muleq	r0, r8, r9
    5aa8:	andeq	r8, r0, r6, lsl #19
    5aac:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    5ab0:	mvnsmi	lr, #737280	; 0xb4000
    5ab4:	blmi	9d6eac <sunique@@Base+0x9a7aec>
    5ab8:	svclt	0x00081e04
    5abc:			; <UNDEFINED> instruction: 0xf85c2403
    5ac0:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    5ac4:	eorsle	r4, ip, r3, lsr #5
    5ac8:	blmi	91835c <sunique@@Base+0x8e8f9c>
    5acc:			; <UNDEFINED> instruction: 0xf85c4824
    5ad0:			; <UNDEFINED> instruction: 0xf85c2002
    5ad4:			; <UNDEFINED> instruction: 0xf85c5003
    5ad8:	ldmdavs	r3, {sp, lr}
    5adc:			; <UNDEFINED> instruction: 0xf8d52200
    5ae0:	tstmi	r9, #0
    5ae4:	eorvs	r4, sl, pc, lsl fp
    5ae8:			; <UNDEFINED> instruction: 0xf8d6447b
    5aec:	svclt	0x00088000
    5af0:	ldmdavs	sl, {r0, r4, r5, sp, lr}
    5af4:	ldmvs	sl, {r1, r4, r6, r8, ip, sp, pc}
    5af8:			; <UNDEFINED> instruction: 0xd1034294
    5afc:	ldmvs	sl, {r1, r2, r3, sp, lr, pc}
    5b00:	andle	r4, fp, r2, lsr #5
    5b04:	svccs	0x0010f853
    5b08:	mvnsle	r2, r0, lsl #20
    5b0c:			; <UNDEFINED> instruction: 0x46224916
    5b10:	ldrbtmi	r2, [r9], #-1
    5b14:	mvnsmi	lr, #12386304	; 0xbd0000
    5b18:	ldclt	7, cr15, [r0, #1012]!	; 0x3f4
    5b1c:	ldmdavs	r9, {r2, sl, fp, sp}^
    5b20:	blmi	4b9f38 <sunique@@Base+0x48ab78>
    5b24:	andcs	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    5b28:	stmdblt	r3!, {r0, r1, r4, fp, ip, sp, lr}^
    5b2c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    5b30:			; <UNDEFINED> instruction: 0xffccf003
    5b34:			; <UNDEFINED> instruction: 0xf8c62802
    5b38:	svclt	0x00088000
    5b3c:			; <UNDEFINED> instruction: 0xf8c5603c
    5b40:	pop	{ip, pc}
    5b44:	stmdami	fp, {r3, r4, r5, r6, r7, r8, r9, pc}
    5b48:			; <UNDEFINED> instruction: 0xf0034478
    5b4c:			; <UNDEFINED> instruction: 0xe7f1ffbf
    5b50:	andeq	fp, r1, r0, lsr #4
    5b54:	andeq	r0, r0, r4, ror #5
    5b58:	andeq	r0, r0, r8, lsr #4
    5b5c:	andeq	r0, r0, r8, ror #3
    5b60:	ldrdeq	r0, [r0], -r8
    5b64:	andeq	fp, r1, r8, asr r5
    5b68:	andeq	r8, r0, sl, ror #17
    5b6c:	andeq	r0, r0, r0, ror r2
    5b70:	andeq	r8, r0, sl, ror r5
    5b74:	andeq	r8, r0, r4, asr r5
    5b78:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5b7c:	bllt	12c3b7c <sunique@@Base+0x12947bc>
    5b80:	andeq	r8, r0, r6, lsr #12
    5b84:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5b88:	bllt	1143b88 <sunique@@Base+0x11147c8>
    5b8c:	andeq	r8, r0, r6, lsr r8
    5b90:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5b94:	bllt	fc3b94 <sunique@@Base+0xf947d4>
    5b98:	muleq	r0, r2, r8
    5b9c:	andcs	fp, r1, r0, lsl r5
    5ba0:	blmi	1d8bc0 <sunique@@Base+0x1a9800>
    5ba4:	stmdbmi	r7, {r2, r3, r4, r5, r6, sl, lr}
    5ba8:	ldrbtmi	r5, [r9], #-2274	; 0xfffff71e
    5bac:	stcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5bb0:			; <UNDEFINED> instruction: 0xf04f4b05
    5bb4:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5bb8:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    5bbc:	andeq	fp, r1, r0, lsr r1
    5bc0:	andeq	r0, r0, r0, ror #3
    5bc4:	andeq	r8, r0, r2, lsl #17
    5bc8:	andeq	r0, r0, r0, lsl r3
    5bcc:	andcs	fp, r1, r0, lsl r5
    5bd0:	blmi	1d8bf0 <sunique@@Base+0x1a9830>
    5bd4:	stmdbmi	r7, {r2, r3, r4, r5, r6, sl, lr}
    5bd8:	ldrbtmi	r5, [r9], #-2274	; 0xfffff71e
    5bdc:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    5be0:			; <UNDEFINED> instruction: 0xf04f4b05
    5be4:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5be8:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    5bec:	andeq	fp, r1, r0, lsl #2
    5bf0:	andeq	r0, r0, ip, asr #5
    5bf4:	andeq	r8, r0, r6, ror r8
    5bf8:	andeq	r0, r0, r0, lsl r3
    5bfc:	andcs	fp, r1, r0, lsl r5
    5c00:	blmi	1d8c20 <sunique@@Base+0x1a9860>
    5c04:	stmdbmi	r7, {r2, r3, r4, r5, r6, sl, lr}
    5c08:	ldrbtmi	r5, [r9], #-2274	; 0xfffff71e
    5c0c:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5c10:			; <UNDEFINED> instruction: 0xf04f4b05
    5c14:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5c18:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    5c1c:	ldrdeq	fp, [r1], -r0
    5c20:	andeq	r0, r0, r4, asr r2
    5c24:	andeq	r8, r0, sl, ror #16
    5c28:	andeq	r0, r0, r0, lsl r3
    5c2c:	mvnsmi	lr, #737280	; 0xb4000
    5c30:	addlt	r2, r3, r2, lsl #16
    5c34:	stmib	sp, {r1, r2, r6, sl, fp, lr}^
    5c38:	ldrbtmi	r1, [ip], #-0
    5c3c:	stmdacs	r1, {r2, r4, r6, ip, lr, pc}
    5c40:	stmdacs	r2, {r0, r1, r2, r6, r8, sl, fp, ip, lr, pc}
    5c44:	bmi	10fcc68 <sunique@@Base+0x10cd8a8>
    5c48:	stmdage	r1, {r0, r3, r5, r6, r9, sl, lr}
    5c4c:			; <UNDEFINED> instruction: 0xf7ff447a
    5c50:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    5c54:			; <UNDEFINED> instruction: 0xf04fd055
    5c58:	blmi	fc7c60 <sunique@@Base+0xf988a0>
    5c5c:	stmiapl	r2!, {r9, sl, fp, ip, pc}^
    5c60:	stmdbvc	r1, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    5c64:	ldmdavs	r2, {r0, r2, r4, r5, r9, sl, lr}
    5c68:	tstlt	r2, r8, lsr r6
    5c6c:			; <UNDEFINED> instruction: 0xf9ecf7ff
    5c70:	rsbsvs	r9, r0, r0, lsl #26
    5c74:	stmdbcs	r0, {r0, r3, r5, r6, fp, sp, lr}
    5c78:	adcsmi	sp, r9, #82	; 0x52
    5c7c:	andle	r6, r3, sl, lsr #17
    5c80:	svclt	0x00044297
    5c84:	strmi	r6, [sl], -r9, lsr #1
    5c88:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
    5c8c:	eorsle	r2, r2, r1, ror #22
    5c90:	stmiapl	r3!, {r1, r4, r5, r8, r9, fp, lr}^
    5c94:	blcs	1fd08 <accounthelp@@Base+0x103d8>
    5c98:	mrcmi	1, 1, sp, cr1, cr0, {1}
    5c9c:			; <UNDEFINED> instruction: 0xf1b8447e
    5ca0:	andle	r0, sl, r0, lsl #30
    5ca4:	stmiapl	r3!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
    5ca8:	blcs	1fd1c <accounthelp@@Base+0x103ec>
    5cac:	blmi	bba1d4 <sunique@@Base+0xb8ae14>
    5cb0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5cb4:	teqle	fp, r0, lsl #22
    5cb8:	ldrmi	r6, [r1, #2153]	; 0x869
    5cbc:	addmi	fp, pc, #8, 30
    5cc0:	svclt	0x00144630
    5cc4:	movwcs	r2, #769	; 0x301
    5cc8:			; <UNDEFINED> instruction: 0xf8f8f005
    5ccc:	pop	{r0, r1, ip, sp, pc}
    5cd0:	bmi	9a6c98 <sunique@@Base+0x9778d8>
    5cd4:	stmdage	r1, {r0, r3, r5, r6, r9, sl, lr}
    5cd8:			; <UNDEFINED> instruction: 0xf7ff447a
    5cdc:	orrlt	pc, r0, r1, asr #21
    5ce0:	stmdacs	r2, {r0, fp, ip, pc}
    5ce4:	ldr	sp, [r6, pc, lsr #27]!
    5ce8:	andcs	r6, r3, #4915200	; 0x4b0000
    5cec:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5cf0:	addvs	r9, fp, r1, lsl #4
    5cf4:	mrcmi	7, 0, lr, cr14, cr1, {5}
    5cf8:			; <UNDEFINED> instruction: 0xe7d0447e
    5cfc:	ldrbtmi	r4, [lr], #-3613	; 0xfffff1e3
    5d00:	blls	3fc3c <sunique@@Base+0x1087c>
    5d04:	ldmdbmi	ip, {r0, sp}
    5d08:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    5d0c:	ldc	7, cr15, [r8], #1012	; 0x3f4
    5d10:			; <UNDEFINED> instruction: 0xf04f4b1a
    5d14:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5d18:	andlt	r6, r3, sl, lsl r0
    5d1c:	mvnshi	lr, #12386304	; 0xbd0000
    5d20:			; <UNDEFINED> instruction: 0xf04f4b16
    5d24:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5d28:	andlt	r6, r3, sl, lsl r0
    5d2c:	mvnshi	lr, #12386304	; 0xbd0000
    5d30:			; <UNDEFINED> instruction: 0xf7fe4610
    5d34:	blls	44838 <sunique@@Base+0x15478>
    5d38:	ldmib	r3, {r3, r5, r7, sp, lr}^
    5d3c:	ldr	r1, [ip, r1, lsl #4]!
    5d40:			; <UNDEFINED> instruction: 0xf7fe4610
    5d44:	adcvs	pc, r8, r1, lsl sl	; <UNPREDICTABLE>
    5d48:	stmiavs	sl!, {r8, sl, fp, ip, pc}
    5d4c:	svclt	0x0000e7af
    5d50:	muleq	r1, sl, r0
    5d54:	andeq	r8, r0, r8, lsl #13
    5d58:	andeq	r0, r0, ip, lsl r2
    5d5c:	andeq	r0, r0, r4, lsr #6
    5d60:	andeq	r8, r0, r0, lsl r8
    5d64:	andeq	r0, r0, r4, lsl #6
    5d68:	andeq	r0, r0, r8, asr r2
    5d6c:	andeq	r8, r0, r0, lsr r6
    5d70:	andeq	r8, r0, r4, lsr #15
    5d74:	andeq	r8, r0, r6, lsr #15
    5d78:	andeq	r8, r0, sl, lsr #15
    5d7c:	andeq	r0, r0, r0, lsl r3
    5d80:	andcs	r4, r1, #2048	; 0x800
    5d84:			; <UNDEFINED> instruction: 0xf7ff447b
    5d88:	svclt	0x0000bba9
    5d8c:	andeq	r8, r0, r4, asr r7
    5d90:	bmi	2589b8 <sunique@@Base+0x2295f8>
    5d94:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5d98:	movwcs	lr, #2515	; 0x9d3
    5d9c:	tstle	r4, r3, lsl r3
    5da0:	andcs	r4, r0, #6144	; 0x1800
    5da4:			; <UNDEFINED> instruction: 0xf7ff447b
    5da8:	blmi	174c14 <sunique@@Base+0x145854>
    5dac:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5db0:	bllt	fe543db4 <sunique@@Base+0xfe5149f4>
    5db4:	andeq	sl, r1, r0, asr #30
    5db8:			; <UNDEFINED> instruction: 0x000002bc
    5dbc:	andeq	r8, r0, r8, lsr r7
    5dc0:	andeq	r8, r0, sl, lsr #14
    5dc4:	strdcs	fp, [sl], -r8
    5dc8:			; <UNDEFINED> instruction: 0xf7fd4c12
    5dcc:	blmi	4c0eec <sunique@@Base+0x491b2c>
    5dd0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    5dd4:			; <UNDEFINED> instruction: 0xf7fd6818
    5dd8:	blmi	4408f0 <sunique@@Base+0x411530>
    5ddc:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    5de0:	blmi	3f2254 <sunique@@Base+0x3c2e94>
    5de4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5de8:	movwcs	fp, #2323	; 0x913
    5dec:	ldcllt	0, cr6, [r8, #172]!	; 0xac
    5df0:	strcs	r4, [r1], -ip, lsl #20
    5df4:	stmdami	sp, {r2, r3, r8, r9, fp, lr}
    5df8:	ldrbtmi	r5, [fp], #-2212	; 0xfffff75c
    5dfc:	ldmvs	r9, {r3, r4, r5, r6, sl, lr}
    5e00:	eorvs	r6, r6, r7, lsr #16
    5e04:			; <UNDEFINED> instruction: 0xf9acf7ff
    5e08:	stmdacs	r0, {r0, r1, r2, r5, sp, lr}
    5e0c:	movwcs	sp, #495	; 0x1ef
    5e10:	strb	r6, [ip, fp, lsr #32]!
    5e14:	andeq	sl, r1, r4, lsl #30
    5e18:	andeq	r0, r0, r0, lsr #5
    5e1c:	andeq	r0, r0, r8, asr #5
    5e20:	andeq	r0, r0, r0, lsr r2
    5e24:	muleq	r0, ip, r2
    5e28:	strdeq	fp, [r1], -lr
    5e2c:	andeq	r8, r0, r4, ror #13
    5e30:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    5e34:	push	{r0, fp, sp}
    5e38:			; <UNDEFINED> instruction: 0xf5ad4ff0
    5e3c:	addlt	r5, r7, lr, lsl #27
    5e40:			; <UNDEFINED> instruction: 0xf50d447b
    5e44:	ldrmi	r5, [sl], -lr, lsl #15
    5e48:			; <UNDEFINED> instruction: 0xf8df9301
    5e4c:			; <UNDEFINED> instruction: 0xf1073520
    5e50:	andls	r0, r5, r4, lsl r7
    5e54:	ldmpl	r3, {r2, r8, ip, pc}^
    5e58:	andeq	pc, r0, #79	; 0x4f
    5e5c:	eorsvs	r6, fp, fp, lsl r8
    5e60:	svclt	0x00c89207
    5e64:	vsub.i8	d22, d0, d10
    5e68:			; <UNDEFINED> instruction: 0xf8df8257
    5e6c:	strcs	r1, [r1], #-1284	; 0xfffffafc
    5e70:	strcc	pc, [r0, #-2271]	; 0xfffff721
    5e74:	stcls	8, cr10, [r1, #-72]	; 0xffffffb8
    5e78:	addvs	r4, sl, r9, ror r4
    5e7c:	stmiapl	sl!, {r0, r5, r9, sl, lr}^
    5e80:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5e84:	stmiapl	fp!, {r2, r4, sp, lr}^
    5e88:	andls	r6, r8, #1703936	; 0x1a0000
    5e8c:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    5e90:	cmple	r4, r0, lsl #16
    5e94:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5e98:	ldmpl	r2, {r0, r9, fp, ip, pc}^
    5e9c:	andsvs	sl, r3, r2, lsl fp
    5ea0:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    5ea4:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    5ea8:	blcs	1ff1c <accounthelp@@Base+0x105ec>
    5eac:	rschi	pc, ip, r0
    5eb0:	stmdals	r4, {r0, r2, r4, r5, r6, r9, sl, fp, sp, pc}
    5eb4:			; <UNDEFINED> instruction: 0x46374690
    5eb8:			; <UNDEFINED> instruction: 0xf7fe2100
    5ebc:	strmi	pc, [r4], -r7, lsl #29
    5ec0:			; <UNDEFINED> instruction: 0xf8dfb308
    5ec4:			; <UNDEFINED> instruction: 0xf10d34b0
    5ec8:	stmdavc	r5!, {r4, r8, fp}
    5ecc:			; <UNDEFINED> instruction: 0xf8589804
    5ed0:	stccs	0, cr3, [r0, #-12]
    5ed4:	ldmdavs	fp, {r2, r4, r6, ip, lr, pc}
    5ed8:	rscle	r2, sp, r0, lsl #22
    5edc:	strtcc	pc, [r0], #2271	; 0x8df
    5ee0:			; <UNDEFINED> instruction: 0xf8586800
    5ee4:	ldmdavs	fp, {r0, r1, ip, sp}
    5ee8:	suble	r2, fp, r0, lsl #22
    5eec:			; <UNDEFINED> instruction: 0xf7ff4621
    5ef0:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    5ef4:			; <UNDEFINED> instruction: 0xf8d9d176
    5ef8:	mrscs	r0, (UNDEF: 0)
    5efc:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    5f00:	stmdacs	r0, {r2, r9, sl, lr}
    5f04:	stflsd	f5, [r1], {221}	; 0xdd
    5f08:			; <UNDEFINED> instruction: 0xf8df2000
    5f0c:			; <UNDEFINED> instruction: 0xf8df246c
    5f10:	stmdbls	r8, {r2, r5, r6, sl, ip, sp}
    5f14:	andsvs	r5, r1, r2, lsr #17
    5f18:	andsvs	r5, r8, r3, ror #17
    5f1c:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5f20:	addpl	pc, lr, #54525952	; 0x3400000
    5f24:	andscc	r9, r4, #16384	; 0x4000
    5f28:	stmiapl	fp, {r1, r4, fp, sp, lr}^
    5f2c:	addsmi	r6, sl, #1769472	; 0x1b0000
    5f30:	andshi	pc, r7, #64	; 0x40
    5f34:	cfstr32pl	mvfx15, [lr, #52]	; 0x34
    5f38:	pop	{r0, r1, r2, ip, sp, pc}
    5f3c:	blls	1e9f04 <sunique@@Base+0x1bab44>
    5f40:	blcs	30f80 <sunique@@Base+0x1bc0>
    5f44:	andhi	pc, r6, #64	; 0x40
    5f48:			; <UNDEFINED> instruction: 0xf7ff2002
    5f4c:			; <UNDEFINED> instruction: 0xe7a7ff3b
    5f50:	strtcc	pc, [ip], #-2271	; 0xfffff721
    5f54:			; <UNDEFINED> instruction: 0xf8df2201
    5f58:			; <UNDEFINED> instruction: 0xf8df142c
    5f5c:			; <UNDEFINED> instruction: 0xf858042c
    5f60:	ldrbtmi	r3, [r9], #-3
    5f64:	ldmdavs	sp, {r3, r4, r5, r6, sl, lr}
    5f68:			; <UNDEFINED> instruction: 0xf7ff601a
    5f6c:			; <UNDEFINED> instruction: 0xb110f8f9
    5f70:	movwcc	r6, #6179	; 0x1823
    5f74:			; <UNDEFINED> instruction: 0xf8df6023
    5f78:	stmdals	r4, {r3, sl, ip, sp}
    5f7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5f80:			; <UNDEFINED> instruction: 0xe799601d
    5f84:	strcc	pc, [r4], #-2271	; 0xfffff721
    5f88:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5f8c:	blcs	20000 <accounthelp@@Base+0x106d0>
    5f90:			; <UNDEFINED> instruction: 0x4622d132
    5f94:			; <UNDEFINED> instruction: 0xf8584bfe
    5f98:	ldmdavs	fp, {r0, r1, ip, sp}
    5f9c:	cmple	r0, r0, lsl #22
    5fa0:			; <UNDEFINED> instruction: 0xf8584bfc
    5fa4:	ldmdavs	fp, {r0, r1, ip, sp}
    5fa8:	cmple	r4, r0, lsl #22
    5fac:			; <UNDEFINED> instruction: 0xf8584bfa
    5fb0:	ldmdavs	fp, {r0, r1, ip, sp}
    5fb4:	cmple	r8, r0, lsl #22
    5fb8:	adcmi	r4, r2, #248, 16	; 0xf80000
    5fbc:	svclt	0x00184478
    5fc0:	suble	r2, r8, r1, lsl #6
    5fc4:			; <UNDEFINED> instruction: 0xf0044621
    5fc8:	blmi	ffac5db4 <sunique@@Base+0xffa969f4>
    5fcc:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5fd0:	stmdblt	fp!, {r0, r1, r5, fp, sp, lr}
    5fd4:			; <UNDEFINED> instruction: 0xf8584bf2
    5fd8:	ldmdavs	fp, {r0, r1, ip, sp}
    5fdc:			; <UNDEFINED> instruction: 0xd1b72b00
    5fe0:	strb	r9, [r9, -r4, lsl #16]!
    5fe4:			; <UNDEFINED> instruction: 0xf8584be9
    5fe8:	ldmdavs	fp, {r0, r1, ip, sp}
    5fec:	sbcsle	r2, r0, r0, lsl #22
    5ff0:	stccs	8, cr7, [r0, #-148]	; 0xffffff6c
    5ff4:			; <UNDEFINED> instruction: 0x81abf000
    5ff8:	b	ff843ff4 <sunique@@Base+0xff814c34>
    5ffc:	strtmi	r4, [fp], -r2, lsr #12
    6000:	and	r6, r2, r1, lsl #16
    6004:	svccc	0x0001f812
    6008:	andslt	fp, fp, #-1409286143	; 0xac000001
    600c:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    6010:	ldrble	r0, [r7, #1435]!	; 0x59b
    6014:	blmi	ff7978e4 <sunique@@Base+0xff768524>
    6018:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    601c:	blcs	20090 <accounthelp@@Base+0x10760>
    6020:			; <UNDEFINED> instruction: 0x4610d0be
    6024:			; <UNDEFINED> instruction: 0xf8a0f7fe
    6028:			; <UNDEFINED> instruction: 0xf8584bda
    602c:	ldmdavs	fp, {r0, r1, ip, sp}
    6030:	blcs	17840 <accounthelp@@Base+0x7f10>
    6034:			; <UNDEFINED> instruction: 0x4610d0ba
    6038:			; <UNDEFINED> instruction: 0xf93cf7fe
    603c:			; <UNDEFINED> instruction: 0xf8584bd6
    6040:	ldmdavs	fp, {r0, r1, ip, sp}
    6044:	blcs	17854 <accounthelp@@Base+0x7f24>
    6048:	ldmmi	r6, {r1, r2, r4, r5, r7, ip, lr, pc}^
    604c:	ldrbtmi	r4, [r8], #-674	; 0xfffffd5e
    6050:	movwcs	fp, #7960	; 0x1f18
    6054:	blmi	ff2ba734 <sunique@@Base+0xff28b374>
    6058:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    605c:	blx	fece00d0 <sunique@@Base+0xfecb0d10>
    6060:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    6064:	ldrtmi	lr, [r3], -lr, lsr #15
    6068:	eorsvc	r4, r5, r2, lsr #12
    606c:	andseq	pc, r5, r1, lsr r8	; <UNPREDICTABLE>
    6070:	svclt	0x004405c0
    6074:	andsvc	r3, sp, r0, lsr #10
    6078:	svcpl	0x0001f812
    607c:	svcpl	0x0001f803
    6080:	mvnsle	r2, r0, lsl #26
    6084:			; <UNDEFINED> instruction: 0xe7c64632
    6088:	blcs	6cca4 <sunique@@Base+0x3d8e4>
    608c:	svcge	0x003bf77f
    6090:	strcs	r4, [r1], #-3013	; 0xfffff43b
    6094:	bmi	ff16d4a0 <sunique@@Base+0xff13e0e0>
    6098:	tstlt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    609c:	andls	r4, r3, #2046820352	; 0x7a000000
    60a0:	ldrbtmi	r5, [fp], #2287	; 0x8ef
    60a4:	movwhi	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    60a8:	andlt	pc, r0, sp, asr #17
    60ac:			; <UNDEFINED> instruction: 0x46b944f8
    60b0:	blmi	fec3e1fc <sunique@@Base+0xfec0ee3c>
    60b4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    60b8:	suble	r2, r7, r0, lsl #22
    60bc:	svcge	0x00044bb0
    60c0:	adceq	r9, r6, r4, lsl #16
    60c4:			; <UNDEFINED> instruction: 0xf85058eb
    60c8:	ldmdavs	fp, {r2, r5, sp}
    60cc:			; <UNDEFINED> instruction: 0x4611b13b
    60d0:			; <UNDEFINED> instruction: 0xf7ff6800
    60d4:	stmdacs	r0, {r0, r2, r6, fp, ip, sp, lr, pc}
    60d8:	ldmdavs	fp!, {r3, r4, r5, ip, lr, pc}
    60dc:	blmi	feb1c74c <sunique@@Base+0xfeaed38c>
    60e0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    60e4:			; <UNDEFINED> instruction: 0xf0402b00
    60e8:	blmi	feaa64b0 <sunique@@Base+0xfea770f0>
    60ec:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    60f0:			; <UNDEFINED> instruction: 0xf0402b00
    60f4:	blmi	fea26490 <sunique@@Base+0xfe9f70d0>
    60f8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    60fc:			; <UNDEFINED> instruction: 0xf0402b00
    6100:	stmiami	sp!, {r2, r3, r4, r6, r7, pc}
    6104:	blls	1172ec <sunique@@Base+0xe7f2c>
    6108:	addsmi	r5, r1, #2506752	; 0x264000
    610c:	movwcs	fp, #7960	; 0x1f18
    6110:	rscshi	pc, fp, r0
    6114:	cdp2	0, 13, cr15, cr2, cr4, {0}
    6118:	stmiapl	lr!, {r1, r2, r4, r7, r8, r9, fp, lr}^
    611c:	stmiblt	fp!, {r0, r1, r4, r5, fp, sp, lr}
    6120:	stmiapl	fp!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
    6124:	orrlt	r6, fp, fp, lsl r8
    6128:	andcs	r4, r1, #152576	; 0x25400
    612c:	stmiami	r4!, {r0, r1, r5, r7, r8, fp, lr}
    6130:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    6134:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6138:			; <UNDEFINED> instruction: 0xf7ff601a
    613c:	tstlt	r0, r1, lsl r8	; <UNPREDICTABLE>
    6140:	movwcc	r6, #6195	; 0x1833
    6144:	blmi	fe39e218 <sunique@@Base+0xfe36ee58>
    6148:	andsvs	r5, pc, fp, ror #17
    614c:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    6150:			; <UNDEFINED> instruction: 0xf77f42a3
    6154:			; <UNDEFINED> instruction: 0xf8d9aed8
    6158:	blcs	12160 <accounthelp@@Base+0x2830>
    615c:	blmi	fe67a408 <sunique@@Base+0xfe64b048>
    6160:	beq	e4259c <sunique@@Base+0xe131dc>
    6164:			; <UNDEFINED> instruction: 0xf1aa9804
    6168:	andcs	r0, r0, #20, 22	; 0x5000
    616c:	cmpmi	r1, r1, asr #4	; <UNPREDICTABLE>
    6170:	ldrbmi	r5, [fp], -pc, ror #17
    6174:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    6178:			; <UNDEFINED> instruction: 0x3601683e
    617c:			; <UNDEFINED> instruction: 0xf7fd603e
    6180:	stmdacs	r1, {r3, r4, r9, fp, sp, lr, pc}
    6184:	adcshi	pc, ip, r0
    6188:			; <UNDEFINED> instruction: 0xf0002802
    618c:	ldmdavs	fp!, {r0, r1, r5, r7, pc}
    6190:			; <UNDEFINED> instruction: 0xf84a2201
    6194:	mrcne	12, 2, r2, cr10, cr12, {0}
    6198:	stmdblt	sl!, {r1, r3, r4, r5, sp, lr}
    619c:	stmiapl	sl!, {r1, r3, r7, r9, fp, lr}
    61a0:	bcs	201f0 <accounthelp@@Base+0x108c0>
    61a4:	addhi	pc, r6, r0, asr #32
    61a8:	ldmdavs	r1!, {r1, r3, r9, sl, fp, ip, pc}
    61ac:	rsble	r2, sl, r0, lsl #18
    61b0:			; <UNDEFINED> instruction: 0xf8dd4b70
    61b4:	stmiapl	pc!, {r2, r3, ip, sp, pc}^	; <UNPREDICTABLE>
    61b8:	ands	r9, pc, r2, lsl #8
    61bc:	stmiapl	fp!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    61c0:	blcs	20234 <accounthelp@@Base+0x10904>
    61c4:	blmi	1d3a6a4 <sunique@@Base+0x1d0b2e4>
    61c8:	stmiapl	fp!, {r6, r9, sl, lr}^
    61cc:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    61d0:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
    61d4:	addsmi	r6, r1, #3211264	; 0x310000
    61d8:	movwcs	fp, #7960	; 0x1f18
    61dc:			; <UNDEFINED> instruction: 0xf004d02f
    61e0:	blmi	1945b9c <sunique@@Base+0x19167dc>
    61e4:	stmdavs	r2!, {r2, r3, r5, r6, r7, fp, ip, lr}
    61e8:	bmi	1b74678 <sunique@@Base+0x1b452b8>
    61ec:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    61f0:			; <UNDEFINED> instruction: 0xd12b2a00
    61f4:	svcne	0x0004f856
    61f8:	eorsle	r2, pc, r0, lsl #18
    61fc:	blcs	202f0 <accounthelp@@Base+0x109c0>
    6200:	blmi	17fa5e8 <sunique@@Base+0x17cb228>
    6204:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6208:	blls	1326bc <sunique@@Base+0x1032fc>
    620c:			; <UNDEFINED> instruction: 0xf7fe6818
    6210:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6214:	blmi	17ba5d4 <sunique@@Base+0x178b214>
    6218:	stmiapl	fp!, {r1, r4, r5, fp, sp, lr}^
    621c:	blcs	20290 <accounthelp@@Base+0x10960>
    6220:	ldrmi	sp, [r0], -ip, asr #1
    6224:			; <UNDEFINED> instruction: 0xffa0f7fd
    6228:	stmiapl	fp!, {r1, r3, r4, r6, r8, r9, fp, lr}^
    622c:			; <UNDEFINED> instruction: 0x4602681b
    6230:	sbcle	r2, r8, r0, lsl #22
    6234:			; <UNDEFINED> instruction: 0xf7fe4610
    6238:			; <UNDEFINED> instruction: 0x4602f83d
    623c:	blmi	1440150 <sunique@@Base+0x1410d90>
    6240:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6244:			; <UNDEFINED> instruction: 0xf383fab3
    6248:			; <UNDEFINED> instruction: 0xe7c8095b
    624c:	ldrbmi	r4, [r8], -ip, asr #20
    6250:			; <UNDEFINED> instruction: 0xf04f9900
    6254:	stmiapl	fp!, {r0, sl, fp}
    6258:	ldrdge	pc, [r0], -r3
    625c:	andgt	pc, r0, r3, asr #17
    6260:			; <UNDEFINED> instruction: 0xff7ef7fe
    6264:	stmdavs	r1!, {r4, r8, ip, sp, pc}
    6268:	eorvs	r3, r1, r1, lsl #2
    626c:			; <UNDEFINED> instruction: 0xf8564b44
    6270:	stmiapl	fp!, {r2, r8, r9, sl, fp, ip}^
    6274:	andge	pc, r0, r3, asr #17
    6278:			; <UNDEFINED> instruction: 0xd1bf2900
    627c:			; <UNDEFINED> instruction: 0x9c024b51
    6280:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6284:	bmi	13d2e90 <sunique@@Base+0x13a3ad0>
    6288:			; <UNDEFINED> instruction: 0xf1a7af0e
    628c:	stmiapl	lr!, {r2, r4}
    6290:			; <UNDEFINED> instruction: 0xf7fd6033
    6294:	ldmdavs	r3!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    6298:			; <UNDEFINED> instruction: 0xf8472200
    629c:	blcc	51314 <sunique@@Base+0x21f54>
    62a0:	blcs	1e374 <accounthelp@@Base+0xea44>
    62a4:	svcge	0x0052f47f
    62a8:	stmiapl	fp!, {r0, r1, r2, r6, r8, r9, fp, lr}^
    62ac:	blcs	20320 <accounthelp@@Base+0x109f0>
    62b0:	svcge	0x004cf43f
    62b4:			; <UNDEFINED> instruction: 0xf0062002
    62b8:	stmdami	r5, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
    62bc:			; <UNDEFINED> instruction: 0xe7224478
    62c0:			; <UNDEFINED> instruction: 0xf7fd4610
    62c4:			; <UNDEFINED> instruction: 0x4602fff7
    62c8:			; <UNDEFINED> instruction: 0x4610e715
    62cc:			; <UNDEFINED> instruction: 0xff4cf7fd
    62d0:	str	r4, [sl, -r2, lsl #12]
    62d4:			; <UNDEFINED> instruction: 0xf7fd4658
    62d8:	blmi	ec0bb0 <sunique@@Base+0xe917f0>
    62dc:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    62e0:	andsvs	r3, r3, r1, lsl #22
    62e4:	blmi	e34778 <sunique@@Base+0xe053b8>
    62e8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    62ec:	mvnle	r2, r0, lsl #22
    62f0:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62f4:			; <UNDEFINED> instruction: 0xf7fd6800
    62f8:			; <UNDEFINED> instruction: 0xf7fde94a
    62fc:			; <UNDEFINED> instruction: 0xe725e936
    6300:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6304:	andvs	r2, r3, ip, lsl #6
    6308:	blmi	7802ac <sunique@@Base+0x750eec>
    630c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6310:			; <UNDEFINED> instruction: 0xf383fab3
    6314:	usat	r0, #29, fp, asr #18
    6318:	cdpge	13, 0, cr10, cr4, cr5, {0}
    631c:			; <UNDEFINED> instruction: 0xac064a2d
    6320:			; <UNDEFINED> instruction: 0x46284631
    6324:			; <UNDEFINED> instruction: 0xf7fe447a
    6328:			; <UNDEFINED> instruction: 0xf854ff9b
    632c:	ldmdavs	sl, {r3, sl, fp, ip, sp}
    6330:			; <UNDEFINED> instruction: 0xf47f2800
    6334:	stmdbmi	r8!, {r1, r3, r4, r7, r8, sl, fp, sp, pc}
    6338:	ldrbtmi	r2, [r9], #-1
    633c:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6340:	stmdbls	r1, {r1, r2, r5, r8, r9, fp, lr}
    6344:	rscscc	pc, pc, #79	; 0x4f
    6348:	andsvs	r5, sl, fp, asr #17
    634c:	eorsvc	lr, r5, r6, ror #11
    6350:			; <UNDEFINED> instruction: 0xe61f463a
    6354:			; <UNDEFINED> instruction: 0xf7fda809
    6358:	movwcs	lr, #2548	; 0x9f4
    635c:	ldccc	8, cr15, [ip], {68}	; 0x44
    6360:			; <UNDEFINED> instruction: 0xf7fde5f2
    6364:	svclt	0x0000e84c
    6368:	muleq	r1, r4, lr
    636c:	andeq	r0, r0, r0, lsl r2
    6370:	andeq	fp, r1, r0, lsl #23
    6374:	andeq	r0, r0, r8, asr #5
    6378:	andeq	r0, r0, r4, lsr #4
    637c:	andeq	r0, r0, ip, lsl #4
    6380:	muleq	r0, ip, r2
    6384:			; <UNDEFINED> instruction: 0x000085b2
    6388:	andeq	r8, r0, ip, ror r5
    638c:	andeq	r0, r0, r4, lsl r3
    6390:	andeq	r0, r0, r4, lsl #6
    6394:	andeq	r0, r0, r8, asr r2
    6398:	andeq	r0, r0, r4, lsr #6
    639c:	strdeq	r8, [r0], -r0
    63a0:	andeq	r0, r0, r0, lsr r2
    63a4:	andeq	r8, r0, r6, asr r4
    63a8:	andeq	r0, r0, ip, lsl r2
    63ac:	andeq	r8, r0, r4, asr #8
    63b0:	andeq	r8, r0, r2, ror r4
    63b4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    63b8:	andeq	r8, r0, r8, lsr #7
    63bc:	andeq	r8, r0, r2, ror #7
    63c0:	andeq	r8, r0, ip, lsr #7
    63c4:	andeq	r0, r0, r4, ror r2
    63c8:	andeq	r0, r0, r0, asr #5
    63cc:	ldrdeq	r8, [r0], -sl
    63d0:	andeq	r8, r0, r8, ror #3
    63d4:	andeq	r8, r0, ip, asr #3
    63d8:	andeq	r8, r0, r2, asr #3
    63dc:	andeq	r0, r0, r0, lsl r3
    63e0:	svcmi	0x00f0e92d
    63e4:	cfstr32pl	mvfx15, [sp, #692]	; 0x2b4
    63e8:	addlt	r4, r7, r4, lsr #27
    63ec:	stmdacs	r1, {r2, r5, r7, r9, fp, lr}
    63f0:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    63f4:	strls	r1, [r4, #-6]
    63f8:			; <UNDEFINED> instruction: 0xf50d58aa
    63fc:			; <UNDEFINED> instruction: 0xf105558d
    6400:	ldmdavs	r2, {r2, r4, r8, sl}
    6404:	svclt	0x00c8602a
    6408:	vsub.i8	d22, d0, d10
    640c:	ldmibmi	sp, {r3, r4, r8, pc}
    6410:	cdpls	4, 0, cr2, cr4, cr1, {0}
    6414:	blmi	fe730444 <sunique@@Base+0xfe701084>
    6418:	addvs	r4, sl, r9, ror r4
    641c:	ldmpl	r5!, {r0, r5, r9, sl, lr}^
    6420:	mlavs	ip, sl, sl, r4
    6424:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    6428:			; <UNDEFINED> instruction: 0xf7fd9209
    642c:	stmdacs	r0, {r2, r7, r8, fp, sp, lr, pc}
    6430:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    6434:	bls	119290 <sunique@@Base+0xe9ed0>
    6438:	blge	29c788 <sunique@@Base+0x26d3c8>
    643c:	blmi	fe51e490 <sunique@@Base+0xfe4ef0d0>
    6440:	svcls	0x00044a94
    6444:	andls	r4, r5, #2046820352	; 0x7a000000
    6448:			; <UNDEFINED> instruction: 0xf8579806
    644c:			; <UNDEFINED> instruction: 0xf8dbb003
    6450:			; <UNDEFINED> instruction: 0xf7fe1000
    6454:			; <UNDEFINED> instruction: 0x4605fbbb
    6458:	blmi	fe2f2bc0 <sunique@@Base+0xfe2c3800>
    645c:	stmdavc	ip!, {r1, r2, r9, sl, fp, sp, pc}
    6460:	ldmpl	fp!, {r4, r5, fp, sp, lr}^
    6464:	eorle	r2, ip, r0, lsl #24
    6468:	blcs	204dc <accounthelp@@Base+0x10bac>
    646c:	blmi	fe2ba830 <sunique@@Base+0xfe28b470>
    6470:	ldmpl	fp!, {fp, sp, lr}^
    6474:	teqlt	r3, #1769472	; 0x1b0000
    6478:			; <UNDEFINED> instruction: 0xf7fe4629
    647c:	stmdacs	r0, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    6480:	ldmdavs	r0!, {r3, r4, r5, r6, r8, ip, lr, pc}
    6484:	ldrdne	pc, [r0], -fp
    6488:	blx	fe84448a <sunique@@Base+0xfe8150ca>
    648c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6490:	stmdals	r4, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    6494:	blmi	1f18e90 <sunique@@Base+0x1ee9ad0>
    6498:	stmpl	r2, {r0, r3, r8, fp, ip, pc}
    649c:	stmiapl	r3, {r0, r4, sp, lr}^
    64a0:	blmi	1dde51c <sunique@@Base+0x1daf15c>
    64a4:	addpl	pc, sp, #54525952	; 0x3400000
    64a8:	andscc	r9, r4, #4, 18	; 0x10000
    64ac:	stmiapl	fp, {r1, r4, fp, sp, lr}^
    64b0:	addsmi	r6, sl, #1769472	; 0x1b0000
    64b4:	rschi	pc, r0, r0, asr #32
    64b8:	cfstr32pl	mvfx15, [sp, #52]	; 0x34
    64bc:	pop	{r0, r1, r2, ip, sp, pc}
    64c0:			; <UNDEFINED> instruction: 0x601c8ff0
    64c4:	blmi	1d803d8 <sunique@@Base+0x1d51018>
    64c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    64cc:	cmple	r9, r0, lsl #22
    64d0:	blmi	1cd7d90 <sunique@@Base+0x1ca89d0>
    64d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    64d8:	cmnle	r8, r0, lsl #22
    64dc:	ldmpl	fp!, {r0, r4, r5, r6, r8, r9, fp, lr}^
    64e0:	tstlt	fp, fp, lsl r8
    64e4:			; <UNDEFINED> instruction: 0xf7fd4630
    64e8:	strmi	pc, [r6], -r5, ror #29
    64ec:	mrcne	6, 3, r4, cr4, cr0, {1}
    64f0:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64f4:	ldmdane	r3!, {r9, sp}
    64f8:	movwls	r4, #13954	; 0x3682
    64fc:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    6500:	ldrtpl	r2, [r3], #-815	; 0xfffffcd1
    6504:	blcs	bfe530 <sunique@@Base+0xbcf170>
    6508:			; <UNDEFINED> instruction: 0xf04fbf18
    650c:	ldrshle	r3, [r3], #-47	; 0xffffffd1
    6510:	strbmi	r1, [r4], -r3, lsr #25
    6514:	ldrmi	r1, [r9, #2971]	; 0xb9b
    6518:	stmdavc	r3!, {r1, r2, r3, r8, sl, fp, ip, lr, pc}^
    651c:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    6520:	mvnsle	r2, lr, lsr #22
    6524:			; <UNDEFINED> instruction: 0xf1041c53
    6528:	bl	fe8c7138 <sunique@@Base+0xfe897d78>
    652c:	svclt	0x00180306
    6530:	ldrmi	r3, [r9, #513]	; 0x201
    6534:	ldclle	6, cr4, [r0], #272	; 0x110
    6538:	movwcs	r9, #2563	; 0xa03
    653c:	andsvc	r4, r3, r0, lsr r6
    6540:			; <UNDEFINED> instruction: 0xf92cf7fe
    6544:	strmi	r4, [r1], -r5, lsl #5
    6548:	movwcs	fp, #7960	; 0x1f18
    654c:	movwls	sp, #70	; 0x46
    6550:	blmi	1557e00 <sunique@@Base+0x1528a40>
    6554:	ldrbtmi	r4, [fp], #-2133	; 0xfffff7ab
    6558:			; <UNDEFINED> instruction: 0xf0054478
    655c:	blmi	12c5120 <sunique@@Base+0x1295d60>
    6560:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    6564:	blmi	14b49f8 <sunique@@Base+0x1485638>
    6568:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    656c:	teqle	ip, r0, lsl #22
    6570:	strb	r9, [ip, -r6, lsl #16]!
    6574:	ldmpl	fp!, {r0, r3, r6, r8, r9, fp, lr}^
    6578:	blcs	205ec <accounthelp@@Base+0x10cbc>
    657c:	stmdavc	ip!, {r3, r5, r7, ip, lr, pc}
    6580:	rsbsle	r2, r5, r0, lsl #24
    6584:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6588:	strtmi	r4, [r3], -sl, lsr #12
    658c:	and	r6, r3, r1, lsl #16
    6590:	svccc	0x0001f812
    6594:	eorsle	r2, ip, r0, lsl #22
    6598:			; <UNDEFINED> instruction: 0xf831b21b
    659c:	ldreq	r3, [lr, #19]
    65a0:	mcrge	5, 3, sp, cr13, cr6, {7}
    65a4:	ldmpl	fp!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    65a8:	blcs	2061c <accounthelp@@Base+0x10cec>
    65ac:			; <UNDEFINED> instruction: 0x4630d096
    65b0:	ldc2l	7, cr15, [sl, #1012]	; 0x3f4
    65b4:	ldr	r4, [r1, r6, lsl #12]
    65b8:	svclt	0x00182a02
    65bc:			; <UNDEFINED> instruction: 0xd1a72200
    65c0:			; <UNDEFINED> instruction: 0x46524633
    65c4:	andcs	r9, r1, r5, lsl #18
    65c8:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65cc:	msreq	CPSR_c, #79	; 0x4f
    65d0:			; <UNDEFINED> instruction: 0xf8082200
    65d4:			; <UNDEFINED> instruction: 0xf8083c01
    65d8:	ldr	r3, [r9, r2, lsl #24]
    65dc:	ldmpl	fp!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    65e0:	blx	fece0654 <sunique@@Base+0xfecb1294>
    65e4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    65e8:	blmi	b004b4 <sunique@@Base+0xad10f4>
    65ec:	ldmdbmi	r1!, {r0, r9, sp}
    65f0:	ldmpl	fp!, {r0, r4, r5, fp, lr}^
    65f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    65f8:	andsvs	r6, sl, sp, lsl r8
    65fc:	ldc2	7, cr15, [r0, #1016]!	; 0x3f8
    6600:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    6604:	eorvs	r3, r3, r1, lsl #6
    6608:	stmdals	r6, {r0, r1, r5, r8, r9, fp, lr}
    660c:			; <UNDEFINED> instruction: 0x601d58fb
    6610:	blge	1b8028c <sunique@@Base+0x1b50ecc>
    6614:			; <UNDEFINED> instruction: 0xf88d462a
    6618:			; <UNDEFINED> instruction: 0xf83141b4
    661c:	strbeq	r0, [r0, #20]
    6620:	strtcc	fp, [r0], #-3908	; 0xfffff0bc
    6624:			; <UNDEFINED> instruction: 0xf812701c
    6628:			; <UNDEFINED> instruction: 0xf8034f01
    662c:	stccs	15, cr4, [r0], {1}
    6630:	mcrge	1, 3, sp, cr13, cr3, {7}
    6634:			; <UNDEFINED> instruction: 0x2002e7b6
    6638:	blx	ff14463e <sunique@@Base+0xff11527e>
    663c:	blge	200240 <sunique@@Base+0x1d0e80>
    6640:	bmi	7b1660 <sunique@@Base+0x7822a0>
    6644:			; <UNDEFINED> instruction: 0x46214618
    6648:			; <UNDEFINED> instruction: 0xf7fe447a
    664c:	stmdavs	r3!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
    6650:	stmdacs	r0, {r1, r3, r4, fp, sp, lr}
    6654:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {3}
    6658:	andcs	r4, r1, r9, lsl r9
    665c:			; <UNDEFINED> instruction: 0xf7fd4479
    6660:	blmi	6406a8 <sunique@@Base+0x6112e8>
    6664:			; <UNDEFINED> instruction: 0xf04f9904
    6668:	stmiapl	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    666c:			; <UNDEFINED> instruction: 0xe718601a
    6670:			; <UNDEFINED> instruction: 0xf88dae6d
    6674:			; <UNDEFINED> instruction: 0xe72c41b4
    6678:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    667c:	andeq	sl, r1, r4, ror #17
    6680:	andeq	r0, r0, r0, lsl r2
    6684:	andeq	fp, r1, r0, ror #11
    6688:	andeq	r0, r0, r8, asr #5
    668c:	andeq	r0, r0, r4, lsr #4
    6690:	andeq	r0, r0, ip, lsl #4
    6694:	andeq	r8, r0, r0, lsl #2
    6698:	muleq	r0, ip, r2
    669c:	andeq	r0, r0, r4, lsl r3
    66a0:	andeq	r0, r0, r4, lsl #6
    66a4:	andeq	r0, r0, r8, asr r2
    66a8:	andeq	r7, r0, r6, lsl #31
    66ac:	strdeq	r7, [r0], -r4
    66b0:	andeq	r0, r0, r0, lsr r2
    66b4:	andeq	r7, r0, r0, lsl #31
    66b8:	andeq	r7, r0, sl, ror #29
    66bc:	ldrdeq	r7, [r0], -r4
    66c0:	ldrdeq	r7, [r0], -r0
    66c4:	andeq	r0, r0, r0, lsl r3
    66c8:	mvnsmi	lr, sp, lsr #18
    66cc:	stcmi	0, cr11, [r9], #520	; 0x208
    66d0:	ldrbtmi	r4, [ip], #-2985	; 0xfffff457
    66d4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    66d8:	blmi	fea32d8c <sunique@@Base+0xfea039cc>
    66dc:	stmibmi	r8!, {r0, sp}
    66e0:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    66e4:			; <UNDEFINED> instruction: 0xf7fc681a
    66e8:	blmi	fe9c2620 <sunique@@Base+0xfe993260>
    66ec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    66f0:	blmi	fe972d44 <sunique@@Base+0xfe943984>
    66f4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    66f8:	blcs	2b332c <sunique@@Base+0x283f6c>
    66fc:	msrhi	CPSR_fsx, r0
    6700:	ldrbtmi	r4, [sl], #-2722	; 0xfffff55e
    6704:	stmiami	r2!, {r0, r2, r3, r4, sp, lr, pc}
    6708:			; <UNDEFINED> instruction: 0xf7fc4478
    670c:	blmi	fe7823cc <sunique@@Base+0xfe75300c>
    6710:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6714:	mvnle	r2, r0, lsl #22
    6718:			; <UNDEFINED> instruction: 0xf0042001
    671c:	stmdavs	fp!, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
    6720:			; <UNDEFINED> instruction: 0xf0402b00
    6724:	ldmmi	fp, {r1, r2, r3, r4, r8, pc}
    6728:			; <UNDEFINED> instruction: 0xf7fc4478
    672c:	andcs	lr, r0, lr, lsl pc
    6730:			; <UNDEFINED> instruction: 0xf828f004
    6734:	stmiapl	r3!, {r2, r4, r7, r8, r9, fp, lr}^
    6738:	blcs	207ac <accounthelp@@Base+0x10e7c>
    673c:	bmi	fe5baeb8 <sunique@@Base+0xfe58baf8>
    6740:	ldmibmi	r6, {r1, r3, r4, r5, r6, sl, lr}
    6744:	ldrbtmi	r2, [r9], #-1
    6748:	svc	0x009af7fc
    674c:	blmi	fe558da4 <sunique@@Base+0xfe5299e4>
    6750:	bmi	fe54e75c <sunique@@Base+0xfe51f39c>
    6754:	ldmibmi	r5, {r0, r2, r5, r6, fp, ip, lr}
    6758:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
    675c:	stmdapl	r5!, {r0, r8, sl, ip, pc}^
    6760:	strls	r4, [r0, #-2451]	; 0xfffff66d
    6764:			; <UNDEFINED> instruction: 0xf7fc4479
    6768:	blmi	fe4c25a0 <sunique@@Base+0xfe4931e0>
    676c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6770:			; <UNDEFINED> instruction: 0xf0402b00
    6774:	blmi	fe4269f4 <sunique@@Base+0xfe3f7634>
    6778:	stmiapl	r3!, {r4, r7, r9, fp, lr}^
    677c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    6780:			; <UNDEFINED> instruction: 0xf0402b00
    6784:	stmibmi	lr, {r1, r2, r3, r4, r7, pc}
    6788:	stmdapl	r1!, {r1, r2, r3, r7, r8, r9, fp, lr}^
    678c:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6790:			; <UNDEFINED> instruction: 0xf0402900
    6794:	stmibmi	ip, {r1, r2, r3, r4, r7, pc}
    6798:	stmdapl	r1!, {r2, r3, r7, fp, lr}^
    679c:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
    67a0:			; <UNDEFINED> instruction: 0xf0402900
    67a4:	stmibmi	sl, {r1, r2, r3, r4, r7, pc}
    67a8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    67ac:	andcs	r0, r1, r0, lsl #2
    67b0:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    67b4:	svc	0x0064f7fc
    67b8:	stmiapl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
    67bc:	blcs	20830 <accounthelp@@Base+0x10f00>
    67c0:	adcshi	pc, r1, r0, asr #32
    67c4:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    67c8:	stmiapl	r3!, {r0, r2, r7, r8, r9, fp, lr}^
    67cc:	blcs	20840 <accounthelp@@Base+0x10f10>
    67d0:	adchi	pc, r6, r0, asr #32
    67d4:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
    67d8:	andcs	r4, r1, r3, lsl #19
    67dc:			; <UNDEFINED> instruction: 0xf7fc4479
    67e0:	blmi	fe0c2528 <sunique@@Base+0xfe093168>
    67e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    67e8:			; <UNDEFINED> instruction: 0xf0402b00
    67ec:	bmi	fe026a4c <sunique@@Base+0xfdff768c>
    67f0:	blmi	fe0179e0 <sunique@@Base+0xfdfe8620>
    67f4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    67f8:			; <UNDEFINED> instruction: 0xf0402b00
    67fc:	blmi	1fa6a30 <sunique@@Base+0x1f77670>
    6800:	ldmdbmi	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6804:	ldrbtmi	r2, [r9], #-1
    6808:	svc	0x003af7fc
    680c:	stmiapl	r3!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    6810:	blcs	20884 <accounthelp@@Base+0x10f54>
    6814:	bmi	1efae08 <sunique@@Base+0x1ecba48>
    6818:	ldmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}^
    681c:	ldrbtmi	r2, [r9], #-1
    6820:	svc	0x002ef7fc
    6824:	stmiapl	r3!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
    6828:	blcs	2089c <accounthelp@@Base+0x10f6c>
    682c:	blmi	1e3a9dc <sunique@@Base+0x1e0b61c>
    6830:	bmi	1e0e83c <sunique@@Base+0x1ddf47c>
    6834:	stmiapl	r3!, {r3, r4, r5, r6, r8, fp, lr}^
    6838:	stmiapl	r2!, {r0, r3, r4, r5, r6, sl, lr}
    683c:	svc	0x0020f7fc
    6840:	stmiapl	r3!, {r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    6844:	blcs	208b8 <accounthelp@@Base+0x10f88>
    6848:	blmi	1d7a9ac <sunique@@Base+0x1d4b5ec>
    684c:	bmi	1d4e858 <sunique@@Base+0x1d1f498>
    6850:	stmiapl	r3!, {r0, r2, r4, r5, r6, r8, fp, lr}^
    6854:	stmiapl	r2!, {r0, r3, r4, r5, r6, sl, lr}
    6858:	svc	0x0012f7fc
    685c:	stmiapl	r3!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
    6860:	blcs	208d4 <accounthelp@@Base+0x10fa4>
    6864:	bmi	1cbad84 <sunique@@Base+0x1c8b9c4>
    6868:	blmi	1c97a58 <sunique@@Base+0x1c68698>
    686c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6870:	teqle	ip, r0, lsl #22
    6874:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    6878:	andcs	r4, r1, r0, ror r9
    687c:			; <UNDEFINED> instruction: 0xf7fc4479
    6880:	blmi	1c02488 <sunique@@Base+0x1bd30c8>
    6884:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6888:			; <UNDEFINED> instruction: 0xd12d2b00
    688c:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
    6890:	andcs	r4, r1, sp, ror #18
    6894:			; <UNDEFINED> instruction: 0xf7fc4479
    6898:	blmi	1b42470 <sunique@@Base+0x1b130b0>
    689c:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    68a0:	mcrrle	11, 0, r2, r3, cr0
    68a4:	andcs	r4, r0, #108544	; 0x1a800
    68a8:	andsvs	r5, sl, r3, ror #17
    68ac:	pop	{r1, ip, sp, pc}
    68b0:	blmi	1067078 <sunique@@Base+0x1037cb8>
    68b4:	stmiapl	r3!, {r0, r1, r2, r5, r6, r9, fp, lr}^
    68b8:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    68bc:			; <UNDEFINED> instruction: 0xf43f2b00
    68c0:	ldmdbmi	pc!, {r1, r5, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    68c4:	stmdapl	r1!, {r2, r5, r6, r8, r9, fp, lr}^
    68c8:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    68cc:			; <UNDEFINED> instruction: 0xf43f2900
    68d0:	ldmdbmi	sp!, {r1, r5, r6, r8, r9, sl, fp, sp, pc}
    68d4:	stmdapl	r1!, {r0, r5, r6, fp, lr}^
    68d8:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
    68dc:			; <UNDEFINED> instruction: 0xf43f2900
    68e0:	ldmdbmi	pc, {r1, r5, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    68e4:			; <UNDEFINED> instruction: 0xe7604479
    68e8:	ldrbtmi	r4, [sl], #-2654	; 0xfffff5a2
    68ec:	blmi	17c0834 <sunique@@Base+0x1791474>
    68f0:			; <UNDEFINED> instruction: 0xe7c1447b
    68f4:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
    68f8:	ldmdami	sp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    68fc:			; <UNDEFINED> instruction: 0xf7fc4478
    6900:			; <UNDEFINED> instruction: 0xe7abee34
    6904:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    6908:	mcr	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    690c:	bmi	16c0774 <sunique@@Base+0x16913b4>
    6910:			; <UNDEFINED> instruction: 0xe782447a
    6914:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    6918:	bmi	16806ec <sunique@@Base+0x165132c>
    691c:			; <UNDEFINED> instruction: 0xe768447a
    6920:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    6924:	bmi	164068c <sunique@@Base+0x16112cc>
    6928:	smlsldx	r4, sp, sl, r4
    692c:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
    6930:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    6934:	blcs	20a28 <accounthelp@@Base+0x110f8>
    6938:	blmi	157e010 <sunique@@Base+0x154ec50>
    693c:			; <UNDEFINED> instruction: 0xf8df2600
    6940:	stmiapl	r5!, {r2, r4, r6, r8, pc}^
    6944:			; <UNDEFINED> instruction: 0x462a44f8
    6948:	strbmi	r2, [r1], -r1
    694c:			; <UNDEFINED> instruction: 0xf7fc4406
    6950:	ldmdavs	fp!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    6954:	adcsmi	r3, r3, #20, 10	; 0x5000000
    6958:			; <UNDEFINED> instruction: 0xe7a3dcf5
    695c:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
    6960:	blmi	1c0524 <sunique@@Base+0x191164>
    6964:	stmdbmi	sp, {r0, sp}^
    6968:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    696c:			; <UNDEFINED> instruction: 0xf7fc681a
    6970:	ldrb	lr, [ip], r8, lsl #29
    6974:	andeq	sl, r1, r2, lsl #12
    6978:	andeq	r0, r0, r0, lsr #4
    697c:	muleq	r0, r8, r2
    6980:	andeq	r7, r0, lr, lsr #29
    6984:	andeq	r0, r0, ip, lsl #4
    6988:	andeq	r0, r0, r4, asr #4
    698c:	andeq	r7, r0, r6, lsl #29
    6990:	muleq	r0, ip, lr
    6994:			; <UNDEFINED> instruction: 0x00007eb4
    6998:	andeq	r7, r0, ip, lsr lr
    699c:	andeq	r7, r0, lr, lsr #29
    69a0:	andeq	r0, r0, r4, asr r2
    69a4:	andeq	r0, r0, r0, lsl #6
    69a8:	andeq	r0, r0, r0, ror #3
    69ac:	andeq	r0, r0, ip, asr #5
    69b0:			; <UNDEFINED> instruction: 0x00007eb8
    69b4:	ldrdeq	r0, [r0], -r8
    69b8:	ldrdeq	r0, [r0], -r4
    69bc:	andeq	r7, r0, ip, lsl #31
    69c0:	muleq	r0, ip, r2
    69c4:	andeq	r7, r0, ip, ror pc
    69c8:	andeq	r0, r0, ip, lsl r2
    69cc:	andeq	r7, r0, ip, ror #30
    69d0:	andeq	r7, r0, r0, ror #30
    69d4:	muleq	r0, sl, lr
    69d8:	andeq	r0, r0, r4, lsr #6
    69dc:	andeq	r7, r0, r2, asr #30
    69e0:	andeq	r0, r0, r8, lsl r3
    69e4:	andeq	r7, r0, r2, lsr pc
    69e8:	andeq	r7, r0, r4, lsr #29
    69ec:	andeq	r0, r0, r4, lsl r3
    69f0:	andeq	r7, r0, r8, lsl pc
    69f4:	strdeq	r0, [r0], -r4
    69f8:	andeq	r7, r0, r8, lsl #30
    69fc:	andeq	r7, r0, r2, lsr #29
    6a00:	muleq	r0, r4, r2
    6a04:	strdeq	r7, [r0], -r0
    6a08:	andeq	r7, r0, r6, lsr #29
    6a0c:	andeq	r0, r0, r4, lsl #6
    6a10:	andeq	r0, r0, r8, lsl #4
    6a14:	strdeq	r0, [r0], -r4
    6a18:	andeq	r7, r0, ip, lsr #29
    6a1c:	andeq	r0, r0, r8, asr r2
    6a20:	ldrdeq	r0, [r0], -r8
    6a24:	andeq	r0, r0, ip, asr #4
    6a28:			; <UNDEFINED> instruction: 0x00007eb8
    6a2c:	andeq	r0, r0, r4, lsr r2
    6a30:	andeq	r7, r0, r0, lsr #29
    6a34:	andeq	r0, r0, r8, lsl #6
    6a38:	muleq	r0, r2, lr
    6a3c:			; <UNDEFINED> instruction: 0x00007eb4
    6a40:	andeq	r0, r0, r8, ror #3
    6a44:	andeq	r7, r0, sl, ror lr
    6a48:	andeq	r7, r0, ip, asr #29
    6a4c:	andeq	r0, r0, r8, lsl r2
    6a50:	andeq	r0, r0, r0, lsl r3
    6a54:	andeq	r9, r0, ip, lsr #8
    6a58:	andeq	r9, r0, ip, lsl r4
    6a5c:	andeq	r9, r0, ip, lsl #8
    6a60:	andeq	r9, r0, r0, lsl #8
    6a64:	strdeq	r9, [r0], -sl
    6a68:	strdeq	r9, [r0], -r4
    6a6c:	andeq	r9, r0, lr, ror #7
    6a70:	andeq	r7, r0, r8, lsr #28
    6a74:	strdeq	r7, [r0], -sl
    6a78:	ldrdeq	r9, [r0], -r4
    6a7c:	andeq	r9, r0, lr, asr #7
    6a80:	andeq	r9, r0, r8, asr #7
    6a84:	andeq	r9, r0, r2, asr #7
    6a88:			; <UNDEFINED> instruction: 0x000093bc
    6a8c:	andeq	r7, r0, lr, asr #28
    6a90:	andeq	r0, r0, r0, lsl #5
    6a94:	andeq	r9, r0, r0, asr #15
    6a98:	andeq	r7, r0, r2, lsr #24
    6a9c:	andeq	r7, r0, sl, asr #24
    6aa0:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    6aa4:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6aa8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6aac:	svclt	0x000c2b00
    6ab0:	movwcs	r2, #769	; 0x301
    6ab4:	andle	r6, fp, fp, lsr #32
    6ab8:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    6abc:	andcs	r4, r1, r9, lsl #18
    6ac0:			; <UNDEFINED> instruction: 0xf7fc4479
    6ac4:	blmi	242244 <sunique@@Base+0x212e84>
    6ac8:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    6acc:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6ad0:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    6ad4:	svclt	0x0000e7f2
    6ad8:	andeq	sl, r1, lr, lsr #4
    6adc:	ldrdeq	r0, [r0], -r4
    6ae0:	andeq	r7, r0, lr, asr #24
    6ae4:	andeq	r7, r0, r4, asr #25
    6ae8:	andeq	r0, r0, r0, lsl r3
    6aec:	andeq	r9, r0, r2, lsl r2
    6af0:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    6af4:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6af8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6afc:	svclt	0x000c2b00
    6b00:	movwcs	r2, #769	; 0x301
    6b04:	andle	r6, fp, fp, lsr #32
    6b08:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    6b0c:	andcs	r4, r1, r9, lsl #18
    6b10:			; <UNDEFINED> instruction: 0xf7fc4479
    6b14:	blmi	2421f4 <sunique@@Base+0x212e34>
    6b18:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    6b1c:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6b20:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    6b24:	svclt	0x0000e7f2
    6b28:	ldrdeq	sl, [r1], -lr
    6b2c:	andeq	r0, r0, ip, lsl #6
    6b30:	strdeq	r7, [r0], -lr
    6b34:	andeq	r7, r0, r4, lsl #25
    6b38:	andeq	r0, r0, r0, lsl r3
    6b3c:	andeq	r9, r0, r2, asr #3
    6b40:	cfldr32mi	mvfx11, [ip], {56}	; 0x38
    6b44:	ldrbtmi	r4, [ip], #-2844	; 0xfffff4e4
    6b48:	stmiapl	r5!, {r2, r3, r4, r9, fp, lr}^
    6b4c:	blx	fece0c00 <sunique@@Base+0xfecb1840>
    6b50:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    6b54:	stmiapl	r2!, {r0, r1, r3, r5, sp, lr}
    6b58:	bcs	20ba8 <accounthelp@@Base+0x11278>
    6b5c:	sadd16mi	fp, sl, r4
    6b60:	bllt	28f368 <sunique@@Base+0x25ffa8>
    6b64:	bmi	5b5198 <sunique@@Base+0x585dd8>
    6b68:	ldmdbmi	r6, {r1, r3, r4, r5, r6, sl, lr}
    6b6c:	ldrbtmi	r2, [r9], #-1
    6b70:	stc	7, cr15, [r6, #1008]	; 0x3f0
    6b74:	stmdavs	sl!, {r2, r4, r8, r9, fp, lr}
    6b78:	andsvs	r5, sl, r3, ror #17
    6b7c:	ldmdami	r3, {r1, r6, r8, fp, ip, sp, pc}
    6b80:	ldrhtmi	lr, [r8], -sp
    6b84:			; <UNDEFINED> instruction: 0xf7fc4478
    6b88:	bmi	475f44 <sunique@@Base+0x446b84>
    6b8c:			; <UNDEFINED> instruction: 0xe7ec447a
    6b90:	andcs	r4, sl, #16, 22	; 0x4000
    6b94:	andcs	r4, r1, r0, lsl r9
    6b98:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    6b9c:	blx	a0c12 <sunique@@Base+0x71852>
    6ba0:			; <UNDEFINED> instruction: 0xf7fcf203
    6ba4:	strb	lr, [sl, lr, ror #26]!
    6ba8:	andcs	r2, r1, r0, lsl #2
    6bac:			; <UNDEFINED> instruction: 0xf816f000
    6bb0:	ldrb	r6, [r7, fp, lsr #16]
    6bb4:	andeq	sl, r1, lr, lsl #3
    6bb8:	andeq	r0, r0, r8, ror #3
    6bbc:	andeq	r0, r0, r4, lsr r2
    6bc0:	andeq	r7, r0, r0, lsr #23
    6bc4:	andeq	r7, r0, sl, lsr ip
    6bc8:	andeq	r0, r0, r0, lsl r3
    6bcc:	andeq	r9, r0, r4, asr #5
    6bd0:	andeq	r9, r0, r8, asr r1
    6bd4:	ldrdeq	r0, [r0], -ip
    6bd8:	andeq	r7, r0, sl, lsr #24
    6bdc:	stmdacs	r1, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    6be0:	ldrbtmi	r4, [sp], #-3395	; 0xfffff2bd
    6be4:			; <UNDEFINED> instruction: 0x460cdd58
    6be8:	stcl	7, cr15, [r8], #1008	; 0x3f0
    6bec:	stmdavc	fp, {r0, r5, r6, fp, sp, lr}
    6bf0:			; <UNDEFINED> instruction: 0xf8326802
    6bf4:			; <UNDEFINED> instruction: 0xf4133013
    6bf8:	blmi	fa2800 <sunique@@Base+0xf73440>
    6bfc:	stmiapl	lr!, {r4, r5, ip, lr, pc}^
    6c00:	strmi	r2, [ip], -r1
    6c04:	stmdavc	fp, {r4, r5, sp, lr}
    6c08:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    6c0c:	strle	r0, [r5, #-1304]	; 0xfffffae8
    6c10:	svccc	0x0001f814
    6c14:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    6c18:	ldrbtle	r0, [r9], #1307	; 0x51b
    6c1c:			; <UNDEFINED> instruction: 0x46084b36
    6c20:	stmiapl	pc!, {r1, r2, r4, r5, r8, fp, lr}^	; <UNPREDICTABLE>
    6c24:			; <UNDEFINED> instruction: 0x463a4479
    6c28:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    6c2c:	blcc	11e4cc0 <sunique@@Base+0x11b5900>
    6c30:	stmdale	pc, {r1, r2, r5, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    6c34:			; <UNDEFINED> instruction: 0xf003e8df
    6c38:	cdpmi	14, 4, cr4, cr14, cr11, {2}
    6c3c:	cdpmi	14, 4, cr4, cr2, cr9, {2}
    6c40:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    6c44:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    6c48:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    6c4c:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    6c50:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    6c54:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    6c58:	cdpmi	14, 4, cr4, cr14, cr11, {2}
    6c5c:	subeq	r4, r2, r9, asr #28
    6c60:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    6c64:	bmi	9b5298 <sunique@@Base+0x985ed8>
    6c68:	stmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
    6c6c:	ldrbtmi	r2, [r9], #-1
    6c70:	stc	7, cr15, [r6, #-1008]	; 0xfffffc10
    6c74:	ldmdavs	r2!, {r2, r5, r8, r9, fp, lr}
    6c78:	andsvs	r5, sl, fp, ror #17
    6c7c:	stmdami	r3!, {r1, r3, r5, r7, r8, fp, ip, sp, pc}
    6c80:	ldrhtmi	lr, [r8], #141	; 0x8d
    6c84:			; <UNDEFINED> instruction: 0xf7fc4478
    6c88:	blmi	875e44 <sunique@@Base+0x846a84>
    6c8c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6c90:	bmi	8359a4 <sunique@@Base+0x8065e4>
    6c94:			; <UNDEFINED> instruction: 0xe7e8447a
    6c98:	stmiapl	lr!, {r1, r2, r4, r8, r9, fp, lr}^
    6c9c:	svclt	0x00026833
    6ca0:			; <UNDEFINED> instruction: 0xf383fab3
    6ca4:	eorsvs	r0, r3, fp, asr r9
    6ca8:	blmi	500c20 <sunique@@Base+0x4d1860>
    6cac:	ldmdbmi	sl, {r0, sp}
    6cb0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    6cb4:			; <UNDEFINED> instruction: 0xf7fc681a
    6cb8:	strb	lr, [r0, r4, ror #25]!
    6cbc:	addseq	r6, fp, #3866624	; 0x3b0000
    6cc0:	mlasvs	fp, fp, r2, r0
    6cc4:	ldmdavs	r3!, {r0, r1, r3, r6, r8, ip, sp, pc}
    6cc8:	ldmdavs	fp!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6ccc:	ldmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6cd0:			; <UNDEFINED> instruction: 0xe7f4029b
    6cd4:	blcs	20dc8 <__libc_start_main@GLIBC_2.4>
    6cd8:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :256], r5
    6cdc:	ldmdavs	r3!, {r7, r9, sp, lr}
    6ce0:			; <UNDEFINED> instruction: 0xe7bf603a
    6ce4:			; <UNDEFINED> instruction: 0xff2cf7ff
    6ce8:	blcs	20dbc <mkstemp64@GLIBC_2.4>
    6cec:	sbfx	sp, r1, #3, #27
    6cf0:	strdeq	sl, [r1], -r2
    6cf4:	andeq	r0, r0, r4, lsr r2
    6cf8:	ldrdeq	r0, [r0], -ip
    6cfc:			; <UNDEFINED> instruction: 0x00007bbc
    6d00:	andeq	r7, r0, r0, lsr #21
    6d04:	andeq	r7, r0, r6, ror fp
    6d08:	andeq	r0, r0, r0, lsl r3
    6d0c:	andeq	r9, r0, r4, asr #3
    6d10:	andeq	r0, r0, r8, ror #3
    6d14:	andeq	r9, r0, r0, asr r0
    6d18:	andeq	r7, r0, sl, asr #22
    6d1c:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    6d20:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6d24:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6d28:	svclt	0x000c2b00
    6d2c:	movwcs	r2, #769	; 0x301
    6d30:	andle	r6, fp, fp, lsr #32
    6d34:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    6d38:	andcs	r4, r1, r9, lsl #18
    6d3c:			; <UNDEFINED> instruction: 0xf7fc4479
    6d40:	blmi	241fc8 <sunique@@Base+0x212c08>
    6d44:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    6d48:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6d4c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    6d50:	svclt	0x0000e7f2
    6d54:			; <UNDEFINED> instruction: 0x00019fb2
    6d58:	ldrdeq	r0, [r0], -r8
    6d5c:	ldrdeq	r7, [r0], -r2
    6d60:	ldrdeq	r7, [r0], -r8
    6d64:	andeq	r0, r0, r0, lsl r3
    6d68:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    6d6c:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    6d70:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6d74:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6d78:	svclt	0x000c2b00
    6d7c:	movwcs	r2, #769	; 0x301
    6d80:	andle	r6, fp, fp, lsr #32
    6d84:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    6d88:	andcs	r4, r1, r9, lsl #18
    6d8c:			; <UNDEFINED> instruction: 0xf7fc4479
    6d90:	blmi	241f78 <sunique@@Base+0x212bb8>
    6d94:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    6d98:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6d9c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    6da0:	svclt	0x0000e7f2
    6da4:	andeq	r9, r1, r2, ror #30
    6da8:	andeq	r0, r0, r8, lsl #6
    6dac:	andeq	r7, r0, r2, lsl #19
    6db0:	muleq	r0, ip, sl
    6db4:	andeq	r0, r0, r0, lsl r3
    6db8:	andeq	r8, r0, r6, asr #30
    6dbc:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    6dc0:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6dc4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6dc8:	svclt	0x000c2b00
    6dcc:	movwcs	r2, #769	; 0x301
    6dd0:	andle	r6, fp, fp, lsr #32
    6dd4:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    6dd8:	andcs	r4, r1, r9, lsl #18
    6ddc:			; <UNDEFINED> instruction: 0xf7fc4479
    6de0:	blmi	241f28 <sunique@@Base+0x212b68>
    6de4:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    6de8:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6dec:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    6df0:	svclt	0x0000e7f2
    6df4:	andeq	r9, r1, r2, lsl pc
    6df8:	muleq	r0, ip, r2
    6dfc:	andeq	r7, r0, r2, lsr r9
    6e00:	andeq	r7, r0, r4, ror #20
    6e04:	andeq	r0, r0, r0, lsl r3
    6e08:	strdeq	r8, [r0], -r6
    6e0c:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    6e10:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6e14:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6e18:	svclt	0x000c2b00
    6e1c:	movwcs	r2, #769	; 0x301
    6e20:	andle	r6, fp, fp, lsr #32
    6e24:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    6e28:	andcs	r4, r1, r9, lsl #18
    6e2c:			; <UNDEFINED> instruction: 0xf7fc4479
    6e30:	blmi	241ed8 <sunique@@Base+0x212b18>
    6e34:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    6e38:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6e3c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    6e40:	svclt	0x0000e7f2
    6e44:	andeq	r9, r1, r2, asr #29
    6e48:	andeq	r0, r0, ip, lsl r2
    6e4c:	andeq	r7, r0, r2, ror #17
    6e50:	andeq	r7, r0, ip, lsr #20
    6e54:	andeq	r0, r0, r0, lsl r3
    6e58:	andeq	r8, r0, r6, lsr #29
    6e5c:	stmdacs	r1, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    6e60:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    6e64:	blmi	7bdef4 <sunique@@Base+0x78eb34>
    6e68:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    6e6c:			; <UNDEFINED> instruction: 0xf383fab3
    6e70:	bmi	7093e4 <sunique@@Base+0x6da024>
    6e74:	stmiapl	r7!, {r0, r1, r4, r5, sp, lr}
    6e78:	ldmiblt	r3, {r0, r2, r3, r4, r5, fp, sp, lr}
    6e7c:			; <UNDEFINED> instruction: 0xf0254a1a
    6e80:	ldrbtmi	r0, [sl], #-1281	; 0xfffffaff
    6e84:	andcs	r4, r1, r9, lsl r9
    6e88:	ldrbtmi	r6, [r9], #-61	; 0xffffffc3
    6e8c:	bl	ffe44e84 <sunique@@Base+0xffe15ac4>
    6e90:	ldmdavs	r3!, {r0, r1, r2, r4, r9, fp, lr}
    6e94:	blcs	1d124 <accounthelp@@Base+0xd7f4>
    6e98:	movwcs	fp, #4052	; 0xfd4
    6e9c:	andsvs	r2, r3, r1, lsl #6
    6ea0:	bmi	536688 <sunique@@Base+0x5072c8>
    6ea4:	streq	pc, [r1, #-69]	; 0xffffffbb
    6ea8:			; <UNDEFINED> instruction: 0xe7eb447a
    6eac:	andcs	r4, sl, #13631488	; 0xd00000
    6eb0:	stmdavs	r8!, {r8, sp}^
    6eb4:	b	ec4eac <sunique@@Base+0xe95aec>
    6eb8:	blle	8e6cc <sunique@@Base+0x5f30c>
    6ebc:	stmiapl	r6!, {r3, r9, fp, lr}
    6ec0:	stmdbmi	sp, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6ec4:	stmdavs	sl!, {r0, sp}^
    6ec8:			; <UNDEFINED> instruction: 0xf7fc4479
    6ecc:	blmi	241e3c <sunique@@Base+0x212a7c>
    6ed0:	rscscc	pc, pc, #79	; 0x4f
    6ed4:	andsvs	r5, sl, r3, ror #17
    6ed8:	svclt	0x0000bdf8
    6edc:	andeq	r9, r1, r2, ror lr
    6ee0:	andeq	r0, r0, r8, lsr #4
    6ee4:	andeq	r0, r0, ip, lsr #4
    6ee8:	andeq	r7, r0, r6, lsl #17
    6eec:	strdeq	r7, [r0], -sl
    6ef0:	andeq	r0, r0, r0, lsl r3
    6ef4:	andeq	r8, r0, ip, lsr lr
    6ef8:	andeq	r7, r0, r0, lsr #19
    6efc:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    6f00:	ldcmi	0, cr11, [sp], {130}	; 0x82
    6f04:	andne	lr, r0, sp, asr #19
    6f08:	cfstrsle	mvf4, [r9, #-496]	; 0xfffffe10
    6f0c:	ldmdami	fp, {r8, r9, fp, ip, pc}
    6f10:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    6f14:	ldc2l	0, cr15, [sl, #8]
    6f18:	andsle	r2, r6, r5, lsl #16
    6f1c:	ldclt	0, cr11, [r0, #-8]
    6f20:			; <UNDEFINED> instruction: 0x46694a17
    6f24:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    6f28:			; <UNDEFINED> instruction: 0xf99af7fe
    6f2c:	mvnle	r2, r0, lsl #16
    6f30:	andcs	r9, r1, r0, lsl #22
    6f34:	ldmdavs	sl, {r0, r1, r4, r8, fp, lr}
    6f38:			; <UNDEFINED> instruction: 0xf7fc4479
    6f3c:	blmi	4c1dcc <sunique@@Base+0x492a0c>
    6f40:	rscscc	pc, pc, #79	; 0x4f
    6f44:	andsvs	r5, sl, r3, ror #17
    6f48:	blmi	400ef0 <sunique@@Base+0x3d1b30>
    6f4c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6f50:	svcvc	0x00faf5b3
    6f54:	blmi	37b6e4 <sunique@@Base+0x34c324>
    6f58:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6f5c:	blls	35450 <sunique@@Base+0x6090>
    6f60:	ldmdavs	r9, {r0, r1, r3, fp, lr}^
    6f64:			; <UNDEFINED> instruction: 0xf0024478
    6f68:			; <UNDEFINED> instruction: 0xb002fdb1
    6f6c:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    6f70:			; <UNDEFINED> instruction: 0xf7fc4478
    6f74:	udf	#11946	; 0x2eaa
    6f78:	andeq	r9, r1, ip, asr #27
    6f7c:			; <UNDEFINED> instruction: 0x000079be
    6f80:	andeq	r7, r0, sl, ror r9
    6f84:	andeq	r7, r0, ip, ror r9
    6f88:	andeq	r0, r0, r0, lsl r3
    6f8c:	ldrdeq	r0, [r0], -r8
    6f90:	muleq	r0, ip, r9
    6f94:	andeq	r7, r0, r8, ror #18
    6f98:			; <UNDEFINED> instruction: 0xf5adb5f0
    6f9c:	ldcmi	13, cr5, [sl], #-512	; 0xfffffe00
    6fa0:	blmi	eb31bc <sunique@@Base+0xe83dfc>
    6fa4:	addpl	pc, r0, #54525952	; 0x3400000
    6fa8:	andcc	r4, ip, #124, 8	; 0x7c000000
    6fac:	stmiapl	r5!, {r0, fp, sp}^
    6fb0:	andsvs	r6, r3, fp, lsr #16
    6fb4:	stmdacs	r2, {r0, r1, r2, r5, ip, lr, pc}
    6fb8:	blmi	d7b424 <sunique@@Base+0xd4c064>
    6fbc:	stmiapl	r3!, {r1, r2, r3, r6, fp, sp, lr}^
    6fc0:	tstlt	fp, fp, lsl r8
    6fc4:			; <UNDEFINED> instruction: 0xf7fe4630
    6fc8:			; <UNDEFINED> instruction: 0x4606f83f
    6fcc:	blmi	c7578c <sunique@@Base+0xc463cc>
    6fd0:	rscscc	pc, pc, #79	; 0x4f
    6fd4:	andsvs	r5, sl, r3, ror #17
    6fd8:	orrpl	pc, r0, #54525952	; 0x3400000
    6fdc:	ldmdavs	sl, {r2, r3, r8, r9, ip, sp}
    6fe0:	addsmi	r6, sl, #2818048	; 0x2b0000
    6fe4:			; <UNDEFINED> instruction: 0xf50dd14e
    6fe8:	andlt	r5, r5, r0, lsl #27
    6fec:	stmdavs	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6ff0:	stmdbmi	r9!, {r0, sp}
    6ff4:			; <UNDEFINED> instruction: 0xf7fc4479
    6ff8:	blmi	9c1d10 <sunique@@Base+0x992950>
    6ffc:	rscscc	pc, pc, #79	; 0x4f
    7000:	andsvs	r5, sl, r3, ror #17
    7004:	cdpmi	7, 2, cr14, cr5, cr8, {7}
    7008:			; <UNDEFINED> instruction: 0x4630447e
    700c:	b	e45004 <sunique@@Base+0xe15c44>
    7010:	blle	451018 <sunique@@Base+0x421c58>
    7014:			; <UNDEFINED> instruction: 0xf44fae03
    7018:	ldrtmi	r5, [r0], -r0, lsl #3
    701c:	b	ff545014 <sunique@@Base+0xff515c54>
    7020:	ldmdbmi	pc, {r3, r4, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    7024:	andcs	r4, r1, r2, lsr r6
    7028:			; <UNDEFINED> instruction: 0xf7fc4479
    702c:	blmi	681cdc <sunique@@Base+0x65291c>
    7030:	stmiapl	r3!, {r9, sp}^
    7034:	bfi	r6, sl, #0, #16
    7038:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
    703c:			; <UNDEFINED> instruction: 0xf7fc681f
    7040:	stmdavs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    7044:	b	fe8c503c <sunique@@Base+0xfe895c7c>
    7048:			; <UNDEFINED> instruction: 0x46334a17
    704c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7050:	ldrtmi	r9, [r8], -r0
    7054:	bl	9c504c <sunique@@Base+0x995c8c>
    7058:			; <UNDEFINED> instruction: 0xf7fce7b9
    705c:	stmdavs	r3, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    7060:	svclt	0x001e2b22
    7064:	teqvc	pc, #70254592	; 0x4300000	; <UNPREDICTABLE>
    7068:	teqeq	pc, #192, 4	; <UNPREDICTABLE>
    706c:	bicsle	r6, r8, r3, lsr r0
    7070:	ldrtmi	r4, [r3], -lr, lsl #20
    7074:	bgt	1d8264 <sunique@@Base+0x1a8ea4>
    7078:	ldceq	3, cr12, [r1], {3}
    707c:	blcs	c5110 <sunique@@Base+0x95d50>
    7080:	bfi	r7, r9, #0, #15
    7084:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7088:	andeq	r9, r1, ip, lsr #26
    708c:	andeq	r0, r0, r0, lsl r2
    7090:	andeq	r0, r0, ip, lsl r2
    7094:	andeq	r0, r0, r0, lsl r3
    7098:	andeq	r7, r0, r4, lsl r9
    709c:	andeq	r8, r0, r0, asr #28
    70a0:	andeq	r7, r0, r8, lsl #18
    70a4:	andeq	r0, r0, r8, asr #4
    70a8:	andeq	r7, r0, r6, asr #5
    70ac:			; <UNDEFINED> instruction: 0x000078b0
    70b0:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    70b4:	ldcmi	0, cr11, [r1], {130}	; 0x82
    70b8:	andne	lr, r0, sp, asr #19
    70bc:	cfstrsle	mvf4, [r7, #-496]	; 0xfffffe10
    70c0:	stmdami	pc, {r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    70c4:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    70c8:	stc2	0, cr15, [r0, #-8]
    70cc:	ldclt	0, cr11, [r0, #-8]
    70d0:	strbtmi	r4, [r9], -ip, lsl #20
    70d4:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    70d8:			; <UNDEFINED> instruction: 0xf8c2f7fe
    70dc:	mvnle	r2, r0, lsl #16
    70e0:	andcs	r9, r1, r0, lsl #22
    70e4:	ldmdavs	sl, {r3, r8, fp, lr}
    70e8:			; <UNDEFINED> instruction: 0xf7fc4479
    70ec:	blmi	201c1c <sunique@@Base+0x1d285c>
    70f0:	rscscc	pc, pc, #79	; 0x4f
    70f4:	andsvs	r5, sl, r3, ror #17
    70f8:	svclt	0x0000e7e8
    70fc:	andeq	r9, r1, r8, lsl ip
    7100:	muleq	r0, sl, r8
    7104:	strdeq	r7, [r0], -lr
    7108:	andeq	r7, r0, r0, ror #16
    710c:	andeq	r0, r0, r0, lsl r3
    7110:	stmdacs	r1, {r2, r4, r6, r8, r9, fp, lr}
    7114:	mvnsmi	lr, sp, lsr #18
    7118:	rsclt	r4, sl, fp, ror r4
    711c:	stmdavs	sl, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    7120:	movwls	r4, #5661	; 0x161d
    7124:	tstls	r2, r0, asr fp
    7128:	stmiapl	fp!, {r0, r1, ip, pc}^
    712c:	cmnls	r9, #1769472	; 0x1b0000
    7130:	stmdbmi	lr, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    7134:	blmi	1390140 <sunique@@Base+0x1360d80>
    7138:	stcls	8, cr10, [r1, #-24]	; 0xffffffe8
    713c:	addvs	r4, sl, r9, ror r4
    7140:	stmiapl	sl!, {r0, r5, r9, sl, lr}^
    7144:	andsvs	r4, r4, fp, asr #22
    7148:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    714c:			; <UNDEFINED> instruction: 0xf7fc9205
    7150:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    7154:	blmi	11fb6f8 <sunique@@Base+0x11cc338>
    7158:	ldmpl	r2, {r0, r9, fp, ip, pc}^
    715c:	andsvs	sl, r3, r6, lsl #22
    7160:			; <UNDEFINED> instruction: 0xf8df4e45
    7164:	svcmi	0x00468118
    7168:	stmdals	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
    716c:	ldrbtmi	r4, [pc], #-1272	; 7174 <__snprintf_chk@plt+0x3968>
    7170:			; <UNDEFINED> instruction: 0xf7fd2100
    7174:	strmi	pc, [r4], -fp, lsr #26
    7178:	stmdavc	r3!, {r4, r6, r7, r8, ip, sp, pc}
    717c:	stmdavs	r8!, {r1, r8, sl, fp, sp, pc}
    7180:	eorle	r2, r7, r0, lsl #22
    7184:	bls	59e74 <sunique@@Base+0x2aab4>
    7188:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    718c:	rscle	r2, pc, r0, lsl #22
    7190:	stmdavs	r0, {r2, r3, r4, r5, r8, r9, fp, lr}
    7194:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7198:	strtmi	fp, [r1], -fp, lsl #6
    719c:			; <UNDEFINED> instruction: 0xffe0f7fd
    71a0:	stmdavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    71a4:			; <UNDEFINED> instruction: 0xf7fd2100
    71a8:			; <UNDEFINED> instruction: 0x4604fd11
    71ac:	mvnle	r2, r0, lsl #16
    71b0:	bmi	c2d1bc <sunique@@Base+0xbfddfc>
    71b4:	stmdbls	r5, {r1, r2, r3, r5, r8, r9, fp, lr}
    71b8:	andsvs	r5, r1, r2, lsl #17
    71bc:	andsvs	r5, ip, r3, asr #17
    71c0:	stmdbls	r1, {r0, r3, r5, r8, r9, fp, lr}
    71c4:	stmiapl	fp, {r0, r3, r5, r6, r9, fp, ip, pc}^
    71c8:	addsmi	r6, sl, #1769472	; 0x1b0000
    71cc:	rsblt	sp, sl, r8, asr #2
    71d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    71d4:	stmdbls	r1, {r1, r2, r5, r9, fp, lr}
    71d8:	andsvs	r5, r3, sl, lsl #17
    71dc:	strtmi	lr, [r1], -r8, asr #15
    71e0:			; <UNDEFINED> instruction: 0xf0024630
    71e4:	blmi	8c63b8 <sunique@@Base+0x896ff8>
    71e8:	ldmpl	r4, {r0, r9, fp, ip, pc}^
    71ec:	stmdblt	r3!, {r0, r1, r5, fp, sp, lr}
    71f0:	bls	59e8c <sunique@@Base+0x2aacc>
    71f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    71f8:	stmdals	r2, {r0, r1, r3, r8, fp, ip, sp, pc}
    71fc:	stcls	7, cr14, [r1, #-736]	; 0xfffffd20
    7200:	blmi	818b0c <sunique@@Base+0x7e974c>
    7204:	andcs	r4, r1, #56, 12	; 0x3800000
    7208:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    720c:			; <UNDEFINED> instruction: 0xf7fd601a
    7210:	tstlt	r0, r7, lsr #31	; <UNPREDICTABLE>
    7214:	movwcc	r6, #6179	; 0x1823
    7218:	blmi	69f2ac <sunique@@Base+0x66feec>
    721c:	ldrdcs	lr, [r1], -sp
    7220:			; <UNDEFINED> instruction: 0x601d58d3
    7224:	andcs	lr, r2, r4, lsr #15
    7228:	stc2l	7, cr15, [ip, #1016]	; 0x3f8
    722c:	bge	101094 <sunique@@Base+0xd1cd4>
    7230:	ldrmi	sl, [r0], -r2, lsl #24
    7234:			; <UNDEFINED> instruction: 0x46214a15
    7238:			; <UNDEFINED> instruction: 0xf7fe447a
    723c:	stmdavs	r3!, {r0, r4, fp, ip, sp, lr, pc}
    7240:	stmdacs	r0, {r1, r3, r4, fp, sp, lr}
    7244:	svcge	0x0075f47f
    7248:	andcs	r4, r1, r1, lsl r9
    724c:			; <UNDEFINED> instruction: 0xf7fc4479
    7250:	blmi	441ab8 <sunique@@Base+0x4126f8>
    7254:			; <UNDEFINED> instruction: 0xf04f9901
    7258:	stmiapl	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    725c:			; <UNDEFINED> instruction: 0xe7af601a
    7260:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7264:			; <UNDEFINED> instruction: 0x00019bbc
    7268:	andeq	r0, r0, r0, lsl r2
    726c:			; <UNDEFINED> instruction: 0x0001a8bc
    7270:	andeq	r0, r0, r8, asr #5
    7274:	andeq	r0, r0, r4, lsr #4
    7278:	strdeq	r7, [r0], -r8
    727c:	strdeq	r7, [r0], -ip
    7280:	andeq	r7, r0, r2, ror r3
    7284:	muleq	r0, ip, r2
    7288:	andeq	r0, r0, r0, lsr r2
    728c:	andeq	r7, r0, r4, ror #5
    7290:	andeq	r7, r0, r0, ror #5
    7294:	andeq	r0, r0, r0, lsl r3
    7298:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    729c:	ldcmi	0, cr11, [ip], {130}	; 0x82
    72a0:	andne	lr, r0, sp, asr #19
    72a4:	cfstrsle	mvf4, [r1, #-496]!	; 0xfffffe10
    72a8:	stcle	8, cr2, [r9, #-8]
    72ac:	ldmdami	r9, {r8, r9, fp, ip, pc}
    72b0:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    72b4:	stc2	0, cr15, [sl], {2}
    72b8:	eorle	r2, r1, r3, lsl #16
    72bc:	ldclt	0, cr11, [r0, #-8]
    72c0:			; <UNDEFINED> instruction: 0x46694a15
    72c4:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    72c8:			; <UNDEFINED> instruction: 0xffcaf7fd
    72cc:	mvnle	r2, r0, lsl #16
    72d0:	andcs	r9, r1, r0, lsl #22
    72d4:	ldmdavs	sl, {r0, r4, r8, fp, lr}
    72d8:			; <UNDEFINED> instruction: 0xf7fc4479
    72dc:	blmi	441a2c <sunique@@Base+0x41266c>
    72e0:	rscscc	pc, pc, #79	; 0x4f
    72e4:	andsvs	r5, sl, r3, ror #17
    72e8:	ldclt	0, cr11, [r0, #-8]
    72ec:	strbtmi	r4, [r9], -sp, lsl #20
    72f0:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    72f4:			; <UNDEFINED> instruction: 0xffb4f7fd
    72f8:	rscle	r2, r9, r0, lsl #16
    72fc:	ldrb	r9, [r3, r1, lsl #16]
    7300:	stmdami	r9, {r8, r9, fp, ip, pc}
    7304:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    7308:	blx	ff84331a <sunique@@Base+0xff813f5a>
    730c:	ldclt	0, cr11, [r0, #-8]
    7310:	andeq	r9, r1, r0, lsr sl
    7314:	andeq	r7, r0, sl, ror #13
    7318:	andeq	r7, r0, lr, asr #13
    731c:	andeq	r7, r0, r4, lsr #13
    7320:	andeq	r0, r0, r0, lsl r3
    7324:	andeq	r7, r0, lr, ror r6
    7328:	muleq	r0, lr, r6
    732c:	stmdacs	r1, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    7330:	addlt	r4, r3, r0, lsr lr
    7334:	movwcs	fp, #4056	; 0xfd8
    7338:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    733c:	svclt	0x00d8680a
    7340:	stclle	0, cr6, [r1, #-300]	; 0xfffffed4
    7344:	eorsle	r2, pc, r2, lsl #16
    7348:	svclt	0x00082803
    734c:	smlawble	pc, ip, r8, r6	; <UNPREDICTABLE>
    7350:	blcs	1ba53a4 <sunique@@Base+0x1b75fe4>
    7354:	svcmi	0x0028d03e
    7358:	stmdbmi	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    735c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7360:	svc	0x00d2f7fb
    7364:	stmdavc	r3!, {r3, r6, r7, r8, ip, sp, pc}
    7368:	andsle	r2, r6, ip, ror fp
    736c:	ldmpl	r3!, {r2, r5, r8, r9, fp, lr}^
    7370:	blcs	213e4 <cmdtab@@Base+0x304>
    7374:	blmi	8fb840 <sunique@@Base+0x8cc480>
    7378:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    737c:	stmdami	r2!, {r0, r1, r5, r6, r8, ip, sp, pc}
    7380:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    7384:	mcr2	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    7388:	blmi	835850 <sunique@@Base+0x806490>
    738c:	rscscc	pc, pc, #79	; 0x4f
    7390:			; <UNDEFINED> instruction: 0x601a58f3
    7394:	ldcllt	0, cr11, [r0, #12]!
    7398:	blmi	761650 <sunique@@Base+0x732290>
    739c:	stmdavs	sl!, {r0, r5, r9, sl, lr}^
    73a0:	strcs	r4, [r0], #-1592	; 0xfffff9c8
    73a4:	strls	r4, [r0], #-1147	; 0xfffffb85
    73a8:	blx	ff2433c2 <sunique@@Base+0xff214002>
    73ac:	ldcllt	0, cr11, [r0, #12]!
    73b0:	andcs	r4, r1, r8, lsl r9
    73b4:			; <UNDEFINED> instruction: 0xf7fc4479
    73b8:	blmi	541950 <sunique@@Base+0x512590>
    73bc:	rscscc	pc, pc, #79	; 0x4f
    73c0:			; <UNDEFINED> instruction: 0x601a58f3
    73c4:	ldcllt	0, cr11, [r0, #12]!
    73c8:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    73cc:	ldmdavc	r3, {r2, r3, r5, r7, sp, lr}
    73d0:	bicle	r2, r0, lr, ror #22
    73d4:	ldrbtmi	r4, [pc], #-3857	; 73dc <__snprintf_chk@plt+0x3bd0>
    73d8:			; <UNDEFINED> instruction: 0x4620e7bf
    73dc:	mrc2	7, 1, pc, cr4, cr13, {7}
    73e0:	adcvs	r4, r8, r4, lsl #12
    73e4:	sbcsle	r2, r0, r0, lsl #16
    73e8:	ldmpl	r3!, {r1, r2, r8, r9, fp, lr}^
    73ec:	blcs	21460 <cmdtab@@Base+0x380>
    73f0:	ldrb	sp, [r1, r5, asr #3]
    73f4:	muleq	r1, sl, r9
    73f8:	andeq	r7, r0, r4, asr r6
    73fc:	andeq	r6, r0, r2, lsl #28
    7400:	andeq	r0, r0, ip, lsl r2
    7404:	muleq	r0, ip, r2
    7408:	andeq	r7, r0, sl, asr r6
    740c:	andeq	r0, r0, r0, lsl r3
    7410:	andeq	r7, r0, r8, lsr r1
    7414:	andeq	r7, r0, r0, lsl #12
    7418:	andeq	r9, r1, sl, lsr ip
    741c:	andeq	r6, r0, sl, lsl #29
    7420:	stmdacs	r1, {r0, r3, r4, r5, r6, r8, r9, fp, lr}
    7424:	mvnsmi	lr, #737280	; 0xb4000
    7428:	rsclt	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    742c:	movwls	r4, #13853	; 0x361d
    7430:	stmib	sp, {r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    7434:	stmiapl	fp!, {r2, ip}^
    7438:	cmnls	sp, #1769472	; 0x1b0000
    743c:	sbcshi	pc, r1, r0, asr #6
    7440:	vsub.i8	d18, d0, d2
    7444:	stcls	0, cr8, [r4], {184}	; 0xb8
    7448:	addmi	pc, r0, r0, lsl #2
    744c:	ldmdbmi	r0!, {r0, fp, ip, sp}^
    7450:	sfmge	f2, 4, [r8, #-0]
    7454:	eorcc	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    7458:			; <UNDEFINED> instruction: 0xf8444479
    745c:	movwls	r2, #32800	; 0x8020
    7460:			; <UNDEFINED> instruction: 0xf7fb9808
    7464:	mvnslt	lr, r2, asr pc
    7468:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
    746c:	andsle	r2, fp, ip, ror fp
    7470:	bls	da218 <sunique@@Base+0xaae58>
    7474:	ldmpl	r3, {r3, r5, fp, sp, lr}^
    7478:	blcs	214ec <cmdtab@@Base+0x40c>
    747c:	adcshi	pc, pc, r0, asr #32
    7480:	bls	22b4a8 <sunique@@Base+0x1fc0e8>
    7484:			; <UNDEFINED> instruction: 0xf0002a00
    7488:	bmi	18e7724 <sunique@@Base+0x18b8364>
    748c:	ldrmi	r9, [r3], -r8, lsl #18
    7490:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    7494:	teqlt	r3, fp, lsl r8
    7498:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    749c:	mcr2	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    74a0:			; <UNDEFINED> instruction: 0xf0002800
    74a4:	stcls	0, cr8, [r4], {151}	; 0x97
    74a8:	stmdavc	r3, {r5, fp, sp, lr}^
    74ac:	subsle	r2, r7, ip, ror #22
    74b0:	ldrbtmi	r4, [ip], #-3163	; 0xfffff3a5
    74b4:	blmi	1719e28 <sunique@@Base+0x16eaa68>
    74b8:	ldrbtmi	r9, [sl], #-3331	; 0xfffff2fd
    74bc:	strcs	r9, [r1], #-1031	; 0xfffffbf9
    74c0:			; <UNDEFINED> instruction: 0x46216090
    74c4:	stmdage	sl, {r1, r3, r5, r6, r7, fp, ip, lr}
    74c8:	andsvs	r4, r4, r8, asr fp
    74cc:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    74d0:			; <UNDEFINED> instruction: 0xf7fc9209
    74d4:	stmdacs	r0, {r4, r5, r8, fp, sp, lr, pc}
    74d8:	blmi	153ba84 <sunique@@Base+0x150c6c4>
    74dc:	ldmpl	r2, {r0, r1, r9, fp, ip, pc}^
    74e0:	andsvs	sl, r3, sl, lsl #22
    74e4:	bls	da22c <sunique@@Base+0xaae6c>
    74e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    74ec:	blls	1741a0 <sunique@@Base+0x144de0>
    74f0:	vstmdble	r2!, {d2}
    74f4:	strcs	r4, [r1], #-3662	; 0xfffff1b2
    74f8:	svcmi	0x004f4d4e
    74fc:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    7500:	bls	118704 <sunique@@Base+0xe9344>
    7504:	stmdals	r7, {r0, sl, fp, sp}
    7508:	stceq	0, cr15, [r0], {79}	; 0x4f
    750c:	shadd16mi	fp, r3, r4
    7510:			; <UNDEFINED> instruction: 0xf852462b
    7514:			; <UNDEFINED> instruction: 0xf10d2024
    7518:	stmdbls	r8, {r4, r8, fp}
    751c:	andgt	pc, r0, sp, asr #17
    7520:	blx	34353a <sunique@@Base+0x31417a>
    7524:	bls	da22c <sunique@@Base+0xaae6c>
    7528:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    752c:	ldrdcc	pc, [r0], -r8
    7530:	blmi	10b5c64 <sunique@@Base+0x10868a4>
    7534:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7538:			; <UNDEFINED> instruction: 0x9c03b9e3
    753c:	bmi	ecf544 <sunique@@Base+0xea0184>
    7540:	stmdbls	r9, {r0, r3, r4, r5, r8, r9, fp, lr}
    7544:	andsvs	r5, r1, r2, lsr #17
    7548:	andsvs	r5, r8, r3, ror #17
    754c:	stmdbls	r3, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    7550:	stmiapl	fp, {r0, r2, r3, r5, r6, r9, fp, ip, pc}^
    7554:	addsmi	r6, sl, #1769472	; 0x1b0000
    7558:	rsblt	sp, pc, r4, asr r1	; <UNPREDICTABLE>
    755c:	mvnshi	lr, #12386304	; 0xbd0000
    7560:	ldrbtmi	r4, [ip], #-3127	; 0xfffff3c9
    7564:	stclne	7, cr14, [r2], #-664	; 0xfffffd68
    7568:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    756c:	addsmi	r3, r3, #1024	; 0x400
    7570:	strb	sp, [r2, r7, asr #25]!
    7574:	ldrtmi	r4, [r8], -r8, lsr #22
    7578:	ldrdne	pc, [r0], -r9
    757c:	stceq	0, cr15, [r1], {79}	; 0x4f
    7580:	stmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    7584:	ldrdls	pc, [r0], -r3
    7588:	andgt	pc, r0, r3, asr #17
    758c:	stc2l	7, cr15, [r8, #1012]!	; 0x3f4
    7590:	ldrdne	pc, [r0], -r8
    7594:	tstcc	r1, r0, lsl r1
    7598:	andne	pc, r0, r8, asr #17
    759c:			; <UNDEFINED> instruction: 0x1c624b1e
    75a0:	stmiapl	r3, {r0, r1, fp, ip, pc}^
    75a4:	andls	pc, r0, r3, asr #17
    75a8:	bicsle	r2, sp, r0, lsl #18
    75ac:	andcs	lr, r2, r5, asr #15
    75b0:	stc2	7, cr15, [r8], {254}	; 0xfe
    75b4:	stcge	7, cr14, [r5], {150}	; 0x96
    75b8:	stmdbge	r4, {r1, r5, r9, fp, lr}
    75bc:			; <UNDEFINED> instruction: 0x4620447a
    75c0:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    75c4:	blls	135cec <sunique@@Base+0x10692c>
    75c8:	ldmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
    75cc:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    75d0:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75d4:			; <UNDEFINED> instruction: 0xf04f4b1d
    75d8:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    75dc:	andsvs	r5, sl, fp, asr #17
    75e0:	bge	1414b8 <sunique@@Base+0x1120f8>
    75e4:	ldrmi	sl, [r1], -r5, lsl #24
    75e8:			; <UNDEFINED> instruction: 0x46204a19
    75ec:			; <UNDEFINED> instruction: 0xf7fd447a
    75f0:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    75f4:	stmdavs	r0!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    75f8:	stmdavs	r0!, {r1, r5, r8, r9, sl, sp, lr, pc}
    75fc:			; <UNDEFINED> instruction: 0xf7fde723
    7600:	ldr	pc, [sp, -r3, lsr #26]!
    7604:	mrc	7, 7, APSR_nzcv, cr10, cr11, {7}
    7608:	andeq	r9, r1, ip, lsr #17
    760c:	andeq	r0, r0, r0, lsl r2
    7610:	andeq	r6, r0, r8, lsl #26
    7614:	andeq	r0, r0, ip, lsl r2
    7618:	muleq	r0, ip, r2
    761c:	andeq	r7, r0, r2, asr #10
    7620:	strdeq	r7, [r0], -sl
    7624:	andeq	sl, r1, lr, lsr r5
    7628:	andeq	r0, r0, r8, asr #5
    762c:	andeq	r0, r0, r4, lsr #4
    7630:	andeq	r6, r0, r0, ror #26
    7634:	ldrdeq	r6, [r0], -lr
    7638:	andeq	r6, r0, r0, ror #31
    763c:	andeq	r0, r0, r0, lsr r2
    7640:	strdeq	r6, [r0], -lr
    7644:	andeq	r6, r0, ip, asr #26
    7648:	andeq	r7, r0, r6, lsr #8
    764c:	andeq	r0, r0, r0, lsl r3
    7650:	andeq	r6, r0, r0, lsr pc
    7654:	mvnsmi	lr, #737280	; 0xb4000
    7658:	ldclmi	0, cr11, [r0, #-572]	; 0xfffffdc4
    765c:	blmi	140fa68 <sunique@@Base+0x13e06a8>
    7660:	ldrbtmi	r4, [sp], #-1665	; 0xfffff97f
    7664:	stmiapl	lr!, {r1, sp}^
    7668:	movwls	r6, #55347	; 0xd833
    766c:	mcr	7, 5, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    7670:	strmi	r2, [r0], r1, lsl #2
    7674:			; <UNDEFINED> instruction: 0xf7fb2003
    7678:	strmi	lr, [r7], -r4, lsr #29
    767c:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7680:	eorle	r1, sl, r4, lsl #28
    7684:	andcs	sp, r0, r7, lsl sp
    7688:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    768c:	mvnsle	r4, r0, lsr #5
    7690:	andcs	r4, r2, r1, asr #12
    7694:	mrc	7, 4, APSR_nzcv, cr4, cr11, {7}
    7698:	andcs	r4, r3, r9, lsr r6
    769c:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    76a0:	andcs	r4, r0, #64, 22	; 0x10000
    76a4:	andsvs	r5, sl, fp, ror #17
    76a8:	ldmdavs	r3!, {r0, r2, r3, r9, fp, ip, pc}
    76ac:			; <UNDEFINED> instruction: 0xd15e429a
    76b0:	pop	{r0, r1, r2, r3, ip, sp, pc}
    76b4:			; <UNDEFINED> instruction: 0x464183f0
    76b8:			; <UNDEFINED> instruction: 0xf7fb2002
    76bc:	ldrtmi	lr, [r9], -r2, lsl #29
    76c0:			; <UNDEFINED> instruction: 0xf7fb2003
    76c4:	stclne	14, cr14, [r3], #-504	; 0xfffffe08
    76c8:	ldmdami	r7!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    76cc:			; <UNDEFINED> instruction: 0xf7fb4478
    76d0:	blmi	d43268 <sunique@@Base+0xd13ea8>
    76d4:	andsvs	r5, ip, fp, ror #17
    76d8:	strcs	lr, [r3], #-2022	; 0xfffff81a
    76dc:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    76e0:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76e4:	mvnsle	r2, r4, lsl ip
    76e8:	andcs	r2, r2, r0, lsl #2
    76ec:	mcr	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    76f0:	andcs	r2, r3, r0, lsl #2
    76f4:	mcr	7, 3, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    76f8:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    76fc:	svc	0x0026f7fb
    7700:	stmdacs	r0, {r2, r9, sl, lr}
    7704:			; <UNDEFINED> instruction: 0x212fd046
    7708:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    770c:	eorsle	r2, pc, r0, lsl #16
    7710:	mcrrne	6, 2, r4, r4, cr6
    7714:	eorcs	r4, r8, #34603008	; 0x2100000
    7718:	andeq	pc, sp, sp, lsl #2
    771c:			; <UNDEFINED> instruction: 0xf88d232d
    7720:			; <UNDEFINED> instruction: 0xf7fb300c
    7724:	stmdbmi	r2!, {r3, r8, r9, sl, fp, sp, lr, pc}
    7728:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    772c:	stcl	7, cr15, [ip, #1004]!	; 0x3ec
    7730:			; <UNDEFINED> instruction: 0x232bb110
    7734:	andcc	pc, ip, sp, lsl #17
    7738:	stmiapl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    773c:	stmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    7740:	svceq	0x0000f1b9
    7744:	bmi	73b7c4 <sunique@@Base+0x70c404>
    7748:	strbmi	r2, [fp], -r0
    774c:	ldrbtmi	r9, [sl], #-0
    7750:	ldrtmi	sl, [r0], -r3, lsl #18
    7754:	svc	0x00dcf7fb
    7758:			; <UNDEFINED> instruction: 0xf7fb4630
    775c:	blmi	4831dc <sunique@@Base+0x453e1c>
    7760:			; <UNDEFINED> instruction: 0xf04f2001
    7764:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    7768:			; <UNDEFINED> instruction: 0xf7fb601a
    776c:			; <UNDEFINED> instruction: 0xf7fbef34
    7770:	ldrtmi	lr, [r0], -r6, asr #28
    7774:	mrc	7, 7, APSR_nzcv, cr8, cr11, {7}
    7778:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    777c:			; <UNDEFINED> instruction: 0xf7fb6818
    7780:			; <UNDEFINED> instruction: 0xe7ddedf0
    7784:	stmdbge	r3, {r1, r3, r6, r9, sl, lr}
    7788:			; <UNDEFINED> instruction: 0xf7fb4630
    778c:	strb	lr, [r3, r2, asr #31]!
    7790:	ldr	r4, [pc, r6, lsr #12]!
    7794:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
    7798:	ldr	r1, [r9, r0, lsr #26]!
    779c:	andeq	r9, r1, r2, ror r6
    77a0:	andeq	r0, r0, r0, lsl r2
    77a4:	andeq	r0, r0, r0, lsl r3
    77a8:	andeq	r7, r0, r4, ror #6
    77ac:	andeq	r7, r0, r6, lsr #6
    77b0:	strdeq	r7, [r0], -lr
    77b4:	andeq	r0, r0, r8, lsr #4
    77b8:	ldrdeq	r7, [r0], -lr
    77bc:	andeq	r0, r0, r0, lsr #5
    77c0:	andeq	r7, r0, r2, lsl #5
    77c4:	addslt	fp, sl, r0, ror r5
    77c8:	stmdacs	r1, {r1, r6, sl, fp, lr}
    77cc:	ldrbtmi	r4, [ip], #-2626	; 0xfffff5be
    77d0:	andne	lr, r2, sp, asr #19
    77d4:	strmi	fp, [r3], -r8, asr #31
    77d8:	stmdavs	sl!, {r0, r2, r5, r7, fp, ip, lr}
    77dc:	sfmle	f1, 3, [r3, #-100]	; 0xffffff9c
    77e0:	bls	963f0 <sunique@@Base+0x67030>
    77e4:	ldmdale	r3!, {r1, r8, r9, fp, sp}
    77e8:	ldmdavs	r1, {r2, r3, r4, r5, fp, lr}^
    77ec:			; <UNDEFINED> instruction: 0xf0024478
    77f0:	stmdacs	r3, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    77f4:	stmdacs	r2, {r2, r3, ip, lr, pc}
    77f8:	blls	fbc80 <sunique@@Base+0xcc8c0>
    77fc:	subsle	r2, pc, r4, lsl #22
    7800:			; <UNDEFINED> instruction: 0xf92ef7fd
    7804:	stmdavs	fp!, {r0, r3, r4, r9, fp, ip, pc}
    7808:			; <UNDEFINED> instruction: 0xd160429a
    780c:	ldcllt	0, cr11, [r0, #-104]!	; 0xffffff98
    7810:	movwvs	lr, #10717	; 0x29dd
    7814:	vstrle	d18, [r9, #-8]
    7818:	ldmvs	r1!, {r0, r4, r5, fp, lr}
    781c:			; <UNDEFINED> instruction: 0xf0024478
    7820:	stmdacs	r3, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    7824:	blls	fbfc8 <sunique@@Base+0xccc08>
    7828:	fstmdbxle	r5!, {d2}	;@ Deprecated
    782c:	ldmvs	r9, {r1, r8, r9, fp, ip, pc}^
    7830:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    7834:			; <UNDEFINED> instruction: 0xf94af002
    7838:	rscle	r2, r1, r2, lsl #16
    783c:	andcs	r4, lr, #43008	; 0xa800
    7840:	tstcs	r1, sl, lsr #16
    7844:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    7848:			; <UNDEFINED> instruction: 0xf7fb681b
    784c:	ldrb	lr, [r9, sl, asr #28]
    7850:	andcs	r4, r1, r7, lsr #18
    7854:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    7858:	svc	0x0012f7fb
    785c:			; <UNDEFINED> instruction: 0xf04f4b25
    7860:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    7864:	bfi	r6, sl, #0, #14
    7868:	stmdbge	r2, {r0, r1, r5, r9, fp, lr}
    786c:	ldrbtmi	sl, [sl], #-2051	; 0xfffff7fd
    7870:	ldc2l	7, cr15, [r6], #1012	; 0x3f4
    7874:	ldr	r9, [r3, r3, lsl #22]!
    7878:	andcs	r4, r1, r0, lsr #18
    787c:			; <UNDEFINED> instruction: 0xf7fb4479
    7880:	blmi	683488 <sunique@@Base+0x6540c8>
    7884:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    7888:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    788c:	bge	15a504 <sunique@@Base+0x12b144>
    7890:	cmpcs	r0, r1, lsl #4
    7894:	ldrmi	r5, [r0], -r3, ror #17
    7898:			; <UNDEFINED> instruction: 0xf7fb681a
    789c:	ldmib	sp, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    78a0:	stmdbls	r1, {r1, r8, r9, sp}
    78a4:	movwls	r3, #13057	; 0x3301
    78a8:			; <UNDEFINED> instruction: 0xe7c160d1
    78ac:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    78b0:	mcr	7, 5, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    78b4:	movwcc	r9, #6915	; 0x1b03
    78b8:	adcsvs	r9, r0, r3, lsl #6
    78bc:	str	r9, [fp, r2, lsl #28]!
    78c0:	ldmdami	r1, {r1, r8, r9, fp, ip, pc}
    78c4:	ldrbtmi	r6, [r8], #-2265	; 0xfffff727
    78c8:			; <UNDEFINED> instruction: 0xf900f002
    78cc:			; <UNDEFINED> instruction: 0xf7fbe798
    78d0:	svclt	0x0000ed96
    78d4:	andeq	r9, r1, r6, lsl #10
    78d8:	andeq	r0, r0, r0, lsl r2
    78dc:	andeq	r7, r0, ip, lsl #5
    78e0:	andeq	r7, r0, r0, ror r2
    78e4:	andeq	r7, r0, lr, ror r2
    78e8:	andeq	r0, r0, r0, lsr #5
    78ec:	andeq	r7, r0, lr, asr #4
    78f0:	strdeq	r7, [r0], -r6
    78f4:	andeq	r0, r0, r0, lsl r3
    78f8:	ldrdeq	r7, [r0], -r2
    78fc:	andeq	r7, r0, r8, lsr #4
    7900:	andeq	r0, r0, r4, lsl #5
    7904:	ldrdeq	r7, [r0], -r2
    7908:	andeq	r7, r0, sl, ror #3
    790c:	andcs	fp, r1, #112, 10	; 0x1c000000
    7910:	blmi	3dad50 <sunique@@Base+0x3ab990>
    7914:	stmdami	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    7918:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    791c:	eorvs	r6, r2, r6, lsr #16
    7920:			; <UNDEFINED> instruction: 0xf8d4f002
    7924:	andle	r2, r1, r5, lsl #16
    7928:	ldcllt	0, cr6, [r0, #-152]!	; 0xffffff68
    792c:	stmiapl	fp!, {r1, r3, r8, r9, fp, lr}^
    7930:			; <UNDEFINED> instruction: 0xf5b3681b
    7934:	ldrshle	r7, [r7, #250]!	; 0xfa
    7938:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    793c:	mrc	7, 0, APSR_nzcv, cr4, cr11, {7}
    7940:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    7944:			; <UNDEFINED> instruction: 0xf8c2f002
    7948:	svclt	0x0000e7ee
    794c:	andeq	r9, r1, r0, asr #7
    7950:	ldrdeq	r0, [r0], -r8
    7954:	andeq	r7, r0, r2, asr #3
    7958:	andeq	r0, r0, r0, lsl r3
    795c:	andeq	r7, r0, lr, ror r1
    7960:	muleq	r0, lr, r1
    7964:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    7968:	ldcmi	0, cr11, [sp], {130}	; 0x82
    796c:	andne	lr, r0, sp, asr #19
    7970:	cfstrsle	mvf4, [r9, #-496]	; 0xfffffe10
    7974:	ldmdami	fp, {r8, r9, fp, ip, pc}
    7978:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    797c:			; <UNDEFINED> instruction: 0xf8a6f002
    7980:	andsle	r2, r6, r5, lsl #16
    7984:	ldclt	0, cr11, [r0, #-8]
    7988:			; <UNDEFINED> instruction: 0x46694a17
    798c:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    7990:	stc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
    7994:	mvnle	r2, r0, lsl #16
    7998:	andcs	r9, r1, r0, lsl #22
    799c:	ldmdavs	sl, {r0, r1, r4, r8, fp, lr}
    79a0:			; <UNDEFINED> instruction: 0xf7fb4479
    79a4:	blmi	4c3364 <sunique@@Base+0x493fa4>
    79a8:	rscscc	pc, pc, #79	; 0x4f
    79ac:	andsvs	r5, sl, r3, ror #17
    79b0:	blmi	401958 <sunique@@Base+0x3d2598>
    79b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    79b8:	svcvc	0x00faf5b3
    79bc:	blmi	37c14c <sunique@@Base+0x34cd8c>
    79c0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    79c4:	blls	35eb8 <sunique@@Base+0x6af8>
    79c8:	ldmdavs	r9, {r0, r1, r3, fp, lr}^
    79cc:			; <UNDEFINED> instruction: 0xf0024478
    79d0:	andlt	pc, r2, sp, ror r8	; <UNPREDICTABLE>
    79d4:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    79d8:			; <UNDEFINED> instruction: 0xf7fb4478
    79dc:	ldrb	lr, [r2, r6, asr #27]!
    79e0:	andeq	r9, r1, r4, ror #6
    79e4:	muleq	r0, sl, r1
    79e8:	andeq	r7, r0, sl, asr r1
    79ec:	andeq	r7, r0, r8, asr r1
    79f0:	andeq	r0, r0, r0, lsl r3
    79f4:	ldrdeq	r0, [r0], -r8
    79f8:	andeq	r7, r0, r8, ror r1
    79fc:	andeq	r7, r0, r4, asr #2
    7a00:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    7a04:	ldcmi	0, cr11, [sp], {130}	; 0x82
    7a08:	andne	lr, r0, sp, asr #19
    7a0c:	cfstrsle	mvf4, [r9, #-496]	; 0xfffffe10
    7a10:	ldmdami	fp, {r8, r9, fp, ip, pc}
    7a14:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    7a18:			; <UNDEFINED> instruction: 0xf858f002
    7a1c:	andsle	r2, r6, r5, lsl #16
    7a20:	ldclt	0, cr11, [r0, #-8]
    7a24:			; <UNDEFINED> instruction: 0x46694a17
    7a28:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    7a2c:	ldc2	7, cr15, [r8], {253}	; 0xfd
    7a30:	mvnle	r2, r0, lsl #16
    7a34:	andcs	r9, r1, r0, lsl #22
    7a38:	ldmdavs	sl, {r0, r1, r4, r8, fp, lr}
    7a3c:			; <UNDEFINED> instruction: 0xf7fb4479
    7a40:	blmi	4c32c8 <sunique@@Base+0x493f08>
    7a44:	rscscc	pc, pc, #79	; 0x4f
    7a48:	andsvs	r5, sl, r3, ror #17
    7a4c:	blmi	4019f4 <sunique@@Base+0x3d2634>
    7a50:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7a54:	svcvc	0x00faf5b3
    7a58:	blmi	37c1e8 <sunique@@Base+0x34ce28>
    7a5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7a60:	blls	35f54 <sunique@@Base+0x6b94>
    7a64:	ldmdavs	r9, {r0, r1, r3, fp, lr}^
    7a68:			; <UNDEFINED> instruction: 0xf0024478
    7a6c:	andlt	pc, r2, pc, lsr #16
    7a70:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    7a74:			; <UNDEFINED> instruction: 0xf7fb4478
    7a78:			; <UNDEFINED> instruction: 0xe7f2ed78
    7a7c:	andeq	r9, r1, r8, asr #5
    7a80:	andeq	r7, r0, r6, lsr r1
    7a84:	strheq	r7, [r0], -lr
    7a88:	strheq	r7, [r0], -ip
    7a8c:	andeq	r0, r0, r0, lsl r3
    7a90:	ldrdeq	r0, [r0], -r8
    7a94:	andeq	r7, r0, r4, lsl r1
    7a98:	andeq	r7, r0, r0, ror #1
    7a9c:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    7aa0:	ldcmi	0, cr11, [r1], {130}	; 0x82
    7aa4:	andne	lr, r0, sp, asr #19
    7aa8:	cfstrsle	mvf4, [r7, #-496]	; 0xfffffe10
    7aac:	stmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    7ab0:	ldrbtmi	r9, [r8], #-2560	; 0xfffff600
    7ab4:	mcr2	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    7ab8:	ldclt	0, cr11, [r0, #-8]
    7abc:	strbtmi	r4, [r9], -ip, lsl #20
    7ac0:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    7ac4:	blx	ff345ac2 <sunique@@Base+0xff316702>
    7ac8:	stmdals	r1, {r3, r8, ip, sp, pc}
    7acc:	blls	41a8c <sunique@@Base+0x126cc>
    7ad0:	stmdbmi	r8, {r0, sp}
    7ad4:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    7ad8:	ldcl	7, cr15, [r2, #1004]	; 0x3ec
    7adc:			; <UNDEFINED> instruction: 0xf04f4b06
    7ae0:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    7ae4:			; <UNDEFINED> instruction: 0xe7e7601a
    7ae8:	andeq	r9, r1, ip, lsr #4
    7aec:	muleq	r0, lr, r4
    7af0:	andeq	r7, r0, r2, asr #1
    7af4:	andeq	r7, r0, r6, asr #1
    7af8:	andeq	r0, r0, r0, lsl r3
    7afc:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    7b00:	ldcmi	0, cr11, [r1], {130}	; 0x82
    7b04:	andne	lr, r0, sp, asr #19
    7b08:	cfstrsle	mvf4, [r7, #-496]	; 0xfffffe10
    7b0c:	stmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    7b10:	ldrbtmi	r9, [r8], #-2560	; 0xfffff600
    7b14:	mrc2	7, 5, pc, cr6, cr12, {7}
    7b18:	ldclt	0, cr11, [r0, #-8]
    7b1c:	strbtmi	r4, [r9], -ip, lsl #20
    7b20:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    7b24:	blx	fe745b22 <sunique@@Base+0xfe716762>
    7b28:	stmdals	r1, {r3, r8, ip, sp, pc}
    7b2c:	blls	41aec <sunique@@Base+0x1272c>
    7b30:	stmdbmi	r8, {r0, sp}
    7b34:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    7b38:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    7b3c:			; <UNDEFINED> instruction: 0xf04f4b06
    7b40:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    7b44:			; <UNDEFINED> instruction: 0xe7e7601a
    7b48:	andeq	r9, r1, ip, asr #3
    7b4c:	strheq	r7, [r0], -lr
    7b50:	muleq	r0, r2, r0
    7b54:	andeq	r7, r0, r6, rrx
    7b58:	andeq	r0, r0, r0, lsl r3
    7b5c:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    7b60:	ldcmi	0, cr11, [r8], {130}	; 0x82
    7b64:	andne	lr, r0, sp, asr #19
    7b68:	cfstrsle	mvf4, [r0, #-496]!	; 0xfffffe10
    7b6c:	stcle	8, cr2, [r8, #-8]
    7b70:	ldmdami	r5, {r8, r9, fp, ip, pc}
    7b74:	andne	lr, r1, #3457024	; 0x34c000
    7b78:			; <UNDEFINED> instruction: 0xf0014478
    7b7c:	andlt	pc, r2, r7, lsr #31
    7b80:	bmi	4b6fc8 <sunique@@Base+0x487c08>
    7b84:	stmdage	r1, {r0, r3, r5, r6, r9, sl, lr}
    7b88:			; <UNDEFINED> instruction: 0xf7fd447a
    7b8c:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7b90:	blls	3c350 <sunique@@Base+0xcf90>
    7b94:	stmdbmi	lr, {r0, sp}
    7b98:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    7b9c:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    7ba0:			; <UNDEFINED> instruction: 0xf04f4b0c
    7ba4:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    7ba8:	andlt	r6, r2, sl, lsl r0
    7bac:	bmi	2b6ff4 <sunique@@Base+0x287c34>
    7bb0:	stmdage	r1, {r0, r3, r5, r6, r9, sl, lr}
    7bb4:			; <UNDEFINED> instruction: 0xf7fd447a
    7bb8:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    7bbc:	stmdals	r1, {r0, r3, r5, r6, r7, ip, lr, pc}
    7bc0:	svclt	0x0000e7d4
    7bc4:	andeq	r9, r1, ip, ror #2
    7bc8:	andeq	r7, r0, r8, lsl #1
    7bcc:	andeq	r7, r0, ip, rrx
    7bd0:	andeq	r7, r0, lr, lsr r0
    7bd4:	andeq	r0, r0, r0, lsl r3
    7bd8:	andeq	r8, r0, r4, ror #13
    7bdc:	bmi	31a810 <sunique@@Base+0x2eb450>
    7be0:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    7be4:	ldmpl	ip, {r0, r9, sl, sp}
    7be8:	stmdavs	r5!, {r4, r5, r7, r9, lr}
    7bec:	andle	r6, r6, r6, lsr #32
    7bf0:	stmdavs	r9, {r3, fp, lr}^
    7bf4:			; <UNDEFINED> instruction: 0xf0014478
    7bf8:	eorvs	pc, r5, r9, ror #30
    7bfc:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7c00:	ldrbtmi	r6, [r8], #-2121	; 0xfffff7b7
    7c04:			; <UNDEFINED> instruction: 0xff62f001
    7c08:	ldcllt	0, cr6, [r0, #-148]!	; 0xffffff6c
    7c0c:	strdeq	r9, [r1], -r4
    7c10:	ldrdeq	r0, [r0], -r8
    7c14:	andeq	r7, r0, ip, lsr #32
    7c18:	andeq	r7, r0, r2, lsl r0
    7c1c:	bmi	31a850 <sunique@@Base+0x2eb490>
    7c20:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    7c24:	ldmpl	ip, {r0, r9, sl, sp}
    7c28:	stmdavs	r5!, {r4, r5, r7, r9, lr}
    7c2c:	andle	r6, r6, r6, lsr #32
    7c30:	stmdavs	r9, {r3, fp, lr}^
    7c34:			; <UNDEFINED> instruction: 0xf0014478
    7c38:	eorvs	pc, r5, r9, asr #30
    7c3c:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7c40:	ldrbtmi	r6, [r8], #-2121	; 0xfffff7b7
    7c44:			; <UNDEFINED> instruction: 0xff42f001
    7c48:	ldcllt	0, cr6, [r0, #-148]!	; 0xffffff6c
    7c4c:	strheq	r9, [r1], -r4
    7c50:	ldrdeq	r0, [r0], -r8
    7c54:	andeq	r7, r0, r8
    7c58:	andeq	r6, r0, lr, ror #31
    7c5c:	bmi	31a890 <sunique@@Base+0x2eb4d0>
    7c60:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    7c64:	ldmpl	ip, {r0, r9, sl, sp}
    7c68:	stmdavs	r5!, {r4, r5, r7, r9, lr}
    7c6c:	andle	r6, r6, r6, lsr #32
    7c70:	stmdavs	r9, {r3, fp, lr}^
    7c74:			; <UNDEFINED> instruction: 0xf0014478
    7c78:	eorvs	pc, r5, r9, lsr #30
    7c7c:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7c80:	ldrbtmi	r6, [r8], #-2121	; 0xfffff7b7
    7c84:			; <UNDEFINED> instruction: 0xff22f001
    7c88:	ldcllt	0, cr6, [r0, #-148]!	; 0xffffff6c
    7c8c:	andeq	r9, r1, r4, ror r0
    7c90:	ldrdeq	r0, [r0], -r8
    7c94:	andeq	r6, r0, r0, ror #31
    7c98:	andeq	r6, r0, sl, asr #31
    7c9c:	cfstr32mi	mvfx11, [r5], #-992	; 0xfffffc20
    7ca0:	ldrbtmi	r4, [ip], #-2853	; 0xfffff4db
    7ca4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    7ca8:			; <UNDEFINED> instruction: 0xbdf8b903
    7cac:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    7cb0:			; <UNDEFINED> instruction: 0xff0cf001
    7cb4:	stmiapl	r7!, {r1, r5, r8, r9, fp, lr}^
    7cb8:	cmnlt	r8, r8, lsr r8
    7cbc:	stmiapl	r6!, {r0, r5, r8, r9, fp, lr}^
    7cc0:	movwcc	r6, #6195	; 0x1833
    7cc4:			; <UNDEFINED> instruction: 0xf7fb6033
    7cc8:	ldmdavs	r3!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    7ccc:	eorsvs	r2, sl, r0, lsl #4
    7cd0:	eorsvs	r3, r3, r1, lsl #22
    7cd4:	eorle	r2, r6, r0, lsl #22
    7cd8:	stmiapl	r6!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    7cdc:	stmdacs	r0, {r4, r5, fp, sp, lr}
    7ce0:	blmi	6be510 <sunique@@Base+0x68f150>
    7ce4:	eorvs	r2, sl, r0, lsl #4
    7ce8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7cec:	bicsle	r2, ip, r0, lsl #22
    7cf0:	stmiapl	r2!, {r0, r1, r2, r4, r9, fp, lr}
    7cf4:	ldcllt	0, cr6, [r8, #76]!	; 0x4c
    7cf8:	stmiapl	r7!, {r1, r4, r8, r9, fp, lr}^
    7cfc:	movwcc	r6, #6203	; 0x183b
    7d00:			; <UNDEFINED> instruction: 0xf7fb603b
    7d04:	ldmdavs	fp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    7d08:	rscscc	pc, pc, #79	; 0x4f
    7d0c:	ldrmi	r6, [r3], #-50	; 0xffffffce
    7d10:	blcs	1fe04 <accounthelp@@Base+0x104d4>
    7d14:	blmi	3fc4b0 <sunique@@Base+0x3cd0f0>
    7d18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7d1c:	rscle	r2, r0, r0, lsl #22
    7d20:			; <UNDEFINED> instruction: 0xf0042002
    7d24:	blmi	307a08 <sunique@@Base+0x2d8648>
    7d28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7d2c:	sbcsle	r2, r3, r0, lsl #22
    7d30:	svclt	0x0000e7f6
    7d34:	andeq	r9, r1, r2, lsr r0
    7d38:	andeq	r0, r0, r0, lsr #4
    7d3c:	andeq	r6, r0, lr, lsr #31
    7d40:	ldrdeq	r0, [r0], -ip
    7d44:	andeq	r0, r0, r4, ror r2
    7d48:	andeq	r0, r0, r8, ror r2
    7d4c:	andeq	r0, r0, ip, lsl #4
    7d50:	andeq	r0, r0, r8, lsl r2
    7d54:	andeq	r0, r0, r0, asr #5
    7d58:	blmi	2b5180 <sunique@@Base+0x285dc0>
    7d5c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    7d60:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
    7d64:	andcs	fp, r1, fp, lsr r9
    7d68:	stc2	0, cr15, [ip, #-8]
    7d6c:	stmdblt	fp!, {r0, r1, r5, fp, sp, lr}
    7d70:			; <UNDEFINED> instruction: 0xf7fb2000
    7d74:			; <UNDEFINED> instruction: 0xf7ffec30
    7d78:			; <UNDEFINED> instruction: 0xe7f4ff91
    7d7c:			; <UNDEFINED> instruction: 0xff8ef7ff
    7d80:	svclt	0x0000e7f6
    7d84:	andeq	r8, r1, r6, ror pc
    7d88:	andeq	r0, r0, r0, lsr #4
    7d8c:	tstcs	r1, r7, lsl #24
    7d90:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    7d94:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    7d98:	strtmi	r4, [r0], -r3, lsl #12
    7d9c:	stmdbpl	r0, {r1, r3, r4, r5, r6, sl, lr}^
    7da0:			; <UNDEFINED> instruction: 0xf7fb6800
    7da4:	andcs	lr, r1, r0, lsl #25
    7da8:	ldc	7, cr15, [r4], {251}	; 0xfb
    7dac:	andeq	r8, r1, r2, asr #30
    7db0:	andeq	r0, r0, r8, asr #4
    7db4:	andeq	r6, r0, r8, asr #29
    7db8:	stmdacs	r1, {r0, r1, r3, r4, r8, r9, fp, lr}
    7dbc:	ldrbtmi	r4, [fp], #-2587	; 0xfffff5e5
    7dc0:	mvnsmi	lr, sp, lsr #18
    7dc4:			; <UNDEFINED> instruction: 0xf853b0a2
    7dc8:			; <UNDEFINED> instruction: 0xf8d88002
    7dcc:			; <UNDEFINED> instruction: 0x93213000
    7dd0:	movwcs	sp, #3362	; 0xd22
    7dd4:	strmi	sl, [r4], -r1, lsl #26
    7dd8:	ldrmi	r4, [pc], -lr, lsl #12
    7ddc:	andcc	pc, r4, sp, lsl #17
    7de0:	stccc	6, cr4, [r1], {40}	; 0x28
    7de4:	stc	7, cr15, [r2], {251}	; 0xfb
    7de8:			; <UNDEFINED> instruction: 0xf8562380
    7dec:	bne	68fa04 <sunique@@Base+0x660644>
    7df0:			; <UNDEFINED> instruction: 0xf7fb4628
    7df4:			; <UNDEFINED> instruction: 0x2c01ea84
    7df8:	addvc	pc, r3, sp, lsl #17
    7dfc:			; <UNDEFINED> instruction: 0x4629d1f0
    7e00:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    7e04:	cdp2	0, 6, cr15, cr2, cr1, {0}
    7e08:			; <UNDEFINED> instruction: 0xf8d89a21
    7e0c:	addsmi	r3, sl, #0
    7e10:	eorlt	sp, r2, r8, lsl #2
    7e14:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7e18:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    7e1c:	bl	ffcc5e10 <sunique@@Base+0xffc96a50>
    7e20:	strb	r4, [sp, r1, lsl #12]!
    7e24:	b	ffac5e18 <sunique@@Base+0xffa96a58>
    7e28:	andeq	r8, r1, r6, lsl pc
    7e2c:	andeq	r0, r0, r0, lsl r2
    7e30:	andeq	r6, r0, lr, lsr #25
    7e34:	andeq	r6, r0, r6, asr lr
    7e38:	stmdacs	r1, {r1, r5, r6, r8, r9, fp, lr}
    7e3c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    7e40:	ldrmi	fp, [sp], -sl, ror #1
    7e44:	blmi	182ca4c <sunique@@Base+0x17fd68c>
    7e48:	tstls	r2, r3
    7e4c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7e50:	stclle	3, cr9, [sl, #-420]!	; 0xfffffe5c
    7e54:			; <UNDEFINED> instruction: 0xf0046848
    7e58:	mcrrne	15, 1, pc, r3, cr1	; <UNPREDICTABLE>
    7e5c:			; <UNDEFINED> instruction: 0xf0009001
    7e60:	blls	680e8 <sunique@@Base+0x38d28>
    7e64:			; <UNDEFINED> instruction: 0xf0002b00
    7e68:	blls	68100 <sunique@@Base+0x38d40>
    7e6c:	blcs	268e0 <restart_point@@Base+0x1c20>
    7e70:	bls	3c02c <sunique@@Base+0xcc6c>
    7e74:	blmi	1550280 <sunique@@Base+0x1520ec0>
    7e78:	ldmpl	r3, {r1, r2, fp, sp, pc}^
    7e7c:	andls	r6, r5, #1703936	; 0x1a0000
    7e80:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    7e84:	eorle	r2, r5, r0, lsl #16
    7e88:	bls	1abd4 <accounthelp@@Base+0xb2a4>
    7e8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7e90:			; <UNDEFINED> instruction: 0xf0002b00
    7e94:	stcls	0, cr8, [r0], {130}	; 0x82
    7e98:	bmi	138fea0 <sunique@@Base+0x1360ae0>
    7e9c:	stmiapl	r1!, {r1, r2, r3, r6, r8, r9, fp, lr}
    7ea0:	stmdavs	fp, {r1, r5, r6, r7, fp, ip, lr}
    7ea4:	svclt	0x00181a1b
    7ea8:	andsvs	r2, r3, r1, lsl #6
    7eac:	stc2l	0, cr15, [sl], #-8
    7eb0:	blmi	129a7d0 <sunique@@Base+0x126b410>
    7eb4:	mvnscc	pc, pc, asr #32
    7eb8:	bls	15e140 <sunique@@Base+0x12ed80>
    7ebc:	stmiapl	r3!, {r1, sp, lr}^
    7ec0:	blmi	105ff2c <sunique@@Base+0x1030b6c>
    7ec4:	bls	1a6e2cc <sunique@@Base+0x1a3ef0c>
    7ec8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    7ecc:			; <UNDEFINED> instruction: 0xd177429a
    7ed0:	ldcllt	0, cr11, [r0, #-424]!	; 0xfffffe58
    7ed4:	andcs	r4, r1, sp, lsr fp
    7ed8:	stmiapl	ip!, {r8, sl, fp, ip, pc}^
    7edc:	eorvs	sl, r3, r6, lsl #22
    7ee0:	mrrc2	0, 0, pc, r0, cr2	; <UNPREDICTABLE>
    7ee4:	bvc	16eeaf0 <sunique@@Base+0x16bf730>
    7ee8:	blmi	eb437c <sunique@@Base+0xe84fbc>
    7eec:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7ef0:	eorsle	r2, sp, r0, lsl #26
    7ef4:	ldmvs	sl, {r0, r8, r9, fp, ip, pc}^
    7ef8:	subsle	r2, r5, r0, lsl #20
    7efc:	ldrdne	lr, [r2], -sp
    7f00:	stmdacc	r1, {r2, r8, ip, sp}
    7f04:	stcls	7, cr4, [r0], {144}	; 0x90
    7f08:	bmi	c8ff10 <sunique@@Base+0xc60b50>
    7f0c:	stmiapl	r1!, {r1, r4, r5, r8, r9, fp, lr}
    7f10:	stmdavs	fp, {r1, r5, r6, r7, fp, ip, lr}
    7f14:	svclt	0x00181a1b
    7f18:	andsvs	r2, r3, r1, lsl #6
    7f1c:	ldc2	0, cr15, [r2], #-8
    7f20:	stmiapl	r2!, {r1, r3, r5, r8, r9, fp, lr}^
    7f24:	andsvs	r9, r3, r5, lsl #22
    7f28:	bge	101e5c <sunique@@Base+0xd2a9c>
    7f2c:	ldrmi	sl, [r0], -r2, lsl #24
    7f30:	strtmi	r4, [r1], -fp, lsr #20
    7f34:			; <UNDEFINED> instruction: 0xf7fd447a
    7f38:	stmdavs	r1!, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
    7f3c:	orrle	r2, r9, r0, lsl #16
    7f40:	andcs	r6, r1, sl, lsl #16
    7f44:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
    7f48:	bl	fe6c5f3c <sunique@@Base+0xfe696b7c>
    7f4c:	stmdami	r6!, {r0, r3, sp, lr, pc}
    7f50:			; <UNDEFINED> instruction: 0xf7fb4478
    7f54:	blmi	982b84 <sunique@@Base+0x9537c4>
    7f58:	ldmpl	r3, {r9, fp, ip, pc}^
    7f5c:			; <UNDEFINED> instruction: 0xf7fb6818
    7f60:	blmi	7c2768 <sunique@@Base+0x7933a8>
    7f64:	rscscc	pc, pc, #79	; 0x4f
    7f68:	stmiapl	fp, {r8, fp, ip, pc}^
    7f6c:			; <UNDEFINED> instruction: 0xe7a8601a
    7f70:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    7f74:	b	ffe45f68 <sunique@@Base+0xffe16ba8>
    7f78:	blmi	72f780 <sunique@@Base+0x7003c0>
    7f7c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7f80:	stmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f84:			; <UNDEFINED> instruction: 0xf0024628
    7f88:	blmi	546f84 <sunique@@Base+0x517bc4>
    7f8c:			; <UNDEFINED> instruction: 0xf04f9a05
    7f90:	strdvs	r3, [r2], -pc	; <UNPREDICTABLE>
    7f94:			; <UNDEFINED> instruction: 0x601958f3
    7f98:	mulcs	r1, r3, r7
    7f9c:	blx	ffcc3fae <sunique@@Base+0xffc94bee>
    7fa0:	ldmdami	r4, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    7fa4:			; <UNDEFINED> instruction: 0xe7d44478
    7fa8:	ldmdbvs	r8, {r0, r8, r9, fp, ip, pc}
    7fac:	strmi	fp, [r0, r0, lsr #2]
    7fb0:	ldmdami	r1, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    7fb4:			; <UNDEFINED> instruction: 0xe7cc4478
    7fb8:	ldmdbvs	fp, {r0, r8, r9, fp, ip, pc}^
    7fbc:			; <UNDEFINED> instruction: 0xe7a24798
    7fc0:	b	745fb4 <sunique@@Base+0x716bf4>
    7fc4:	muleq	r1, r6, lr
    7fc8:	andeq	r0, r0, r0, lsl r2
    7fcc:	andeq	r0, r0, r4, lsr #4
    7fd0:	andeq	r0, r0, ip, lsl #4
    7fd4:	andeq	r0, r0, r0, lsr #4
    7fd8:	andeq	r0, r0, ip, asr r2
    7fdc:	andeq	r0, r0, r0, lsl r3
    7fe0:	andeq	r6, r0, r8, asr #26
    7fe4:	andeq	r6, r0, lr, lsr sp
    7fe8:	andeq	r6, r0, r0, ror sp
    7fec:	andeq	r0, r0, r0, lsr #5
    7ff0:	andeq	r6, r0, r6, ror #26
    7ff4:	strdeq	r6, [r0], -r4
    7ff8:	strdeq	r6, [r0], -r8
    7ffc:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    8000:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    8004:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    8008:	svclt	0x000c2b00
    800c:	movwcs	r2, #769	; 0x301
    8010:	andle	r6, fp, fp, lsr #32
    8014:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    8018:	andcs	r4, r1, r9, lsl #18
    801c:			; <UNDEFINED> instruction: 0xf7fb4479
    8020:	blmi	242ce8 <sunique@@Base+0x213928>
    8024:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    8028:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    802c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    8030:	svclt	0x0000e7f2
    8034:	ldrdeq	r8, [r1], -r2
    8038:	andeq	r0, r0, r4, lsl r3
    803c:	strdeq	r6, [r0], -r2
    8040:	andeq	r6, r0, ip, asr #25
    8044:	andeq	r0, r0, r0, lsl r3
    8048:			; <UNDEFINED> instruction: 0x00007cb6
    804c:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    8050:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    8054:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    8058:	svclt	0x000c2b00
    805c:	movwcs	r2, #769	; 0x301
    8060:	andle	r6, fp, fp, lsr #32
    8064:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    8068:	andcs	r4, r1, r9, lsl #18
    806c:			; <UNDEFINED> instruction: 0xf7fb4479
    8070:	blmi	242c98 <sunique@@Base+0x2138d8>
    8074:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    8078:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    807c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    8080:	svclt	0x0000e7f2
    8084:	andeq	r8, r1, r2, lsl #25
    8088:	strdeq	r0, [r0], -r4
    808c:	andeq	r6, r0, r2, lsr #13
    8090:	muleq	r0, r0, ip
    8094:	andeq	r0, r0, r0, lsl r3
    8098:	andeq	r7, r0, r6, ror #24
    809c:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    80a0:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    80a4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    80a8:	svclt	0x000c2b00
    80ac:	movwcs	r2, #769	; 0x301
    80b0:	andle	r6, fp, fp, lsr #32
    80b4:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    80b8:	andcs	r4, r1, r9, lsl #18
    80bc:			; <UNDEFINED> instruction: 0xf7fb4479
    80c0:	blmi	242c48 <sunique@@Base+0x213888>
    80c4:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    80c8:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    80cc:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    80d0:	svclt	0x0000e7f2
    80d4:	andeq	r8, r1, r2, lsr ip
    80d8:	muleq	r0, r4, r2
    80dc:	andeq	r6, r0, r2, asr r6
    80e0:	andeq	r6, r0, r0, ror #24
    80e4:	andeq	r0, r0, r0, lsl r3
    80e8:	andeq	r7, r0, r6, lsl ip
    80ec:	mvnsmi	lr, sp, lsr #18
    80f0:	ldcmi	8, cr2, [sl], {1}
    80f4:	eorle	r4, r3, ip, ror r4
    80f8:	pkhbtmi	r4, r8, r9, lsl #22
    80fc:			; <UNDEFINED> instruction: 0x46054919
    8100:	andscs	r4, r0, #1638400	; 0x190000
    8104:	strcs	r5, [r0], -r7, ror #17
    8108:	movwcc	r6, #6203	; 0x183b
    810c:	stmdapl	r7!, {r0, r1, r3, r4, r5, sp, lr}^
    8110:	ldrdne	pc, [r4], -r8
    8114:	stmdapl	r3!, {r0, r1, r3, r4, r5, sp, lr}
    8118:			; <UNDEFINED> instruction: 0xf7fb4618
    811c:	blmi	502bb4 <sunique@@Base+0x4d37f4>
    8120:	strvc	r2, [r6], #-3330	; 0xfffff2fe
    8124:	stmiapl	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}^
    8128:	andle	r7, r7, lr, lsl r0
    812c:	andscs	r5, r0, #14876672	; 0xe30000
    8130:	ldrdne	pc, [r8], -r8
    8134:			; <UNDEFINED> instruction: 0xf7fb4618
    8138:	strvc	lr, [r6], #-2710	; 0xfffff56a
    813c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8140:	andcs	r4, r0, #7168	; 0x1c00
    8144:	stmiapl	r5!, {r1, r3, fp, lr}^
    8148:	eorvs	r4, sl, r8, ror r4
    814c:	b	346140 <sunique@@Base+0x316d80>
    8150:	stmdavs	sl!, {r2, r8, r9, fp, lr}
    8154:	andsvs	r5, sl, r3, ror #17
    8158:	ldrhhi	lr, [r0, #141]!	; 0x8d
    815c:	andeq	r8, r1, r0, ror #23
    8160:	andeq	r0, r0, r4, lsl #6
    8164:	andeq	r0, r0, r0, lsl r3
    8168:	strdeq	r0, [r0], -r4
    816c:	andeq	r0, r0, r8, lsl #4
    8170:	strdeq	r6, [r0], -r4
    8174:	stmdacs	r1, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    8178:	ldcmi	0, cr11, [r2, #-524]!	; 0xfffffdf4
    817c:	andne	lr, r0, sp, asr #19
    8180:	subsle	r4, r0, sp, ror r4
    8184:	ldcle	8, cr2, [r9, #-8]!
    8188:	strcs	r4, [r1], #-2095	; 0xfffff7d1
    818c:			; <UNDEFINED> instruction: 0x21204a2f
    8190:	stmdapl	r8!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    8194:	stmiapl	sl!, {r2, sp, lr}
    8198:	stmiapl	lr!, {r2, r4, sp, lr}^
    819c:			; <UNDEFINED> instruction: 0xf7fb6830
    81a0:	blmi	b427c8 <sunique@@Base+0xb13408>
    81a4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    81a8:	stmiblt	r3!, {r2, r9, sl, lr}^
    81ac:	strcs	r4, [r0, -sl, lsr #22]
    81b0:			; <UNDEFINED> instruction: 0xf6407027
    81b4:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}
    81b8:	ldrmi	r5, [r8], -fp, ror #17
    81bc:	b	14c61b0 <sunique@@Base+0x1496df0>
    81c0:	svcvc	0x00fff880
    81c4:	svccc	0x0001f814
    81c8:	rscsle	r2, fp, r0, lsr #22
    81cc:			; <UNDEFINED> instruction: 0xf6404b23
    81d0:			; <UNDEFINED> instruction: 0x462172ff
    81d4:	ldrmi	r5, [r8], -fp, ror #17
    81d8:	b	11461cc <sunique@@Base+0x1116e0c>
    81dc:			; <UNDEFINED> instruction: 0xf8802200
    81e0:	strdlt	r2, [r3], -pc	; <UNPREDICTABLE>
    81e4:			; <UNDEFINED> instruction: 0xf814bdf0
    81e8:	blcs	817df4 <sunique@@Base+0x7e8a34>
    81ec:			; <UNDEFINED> instruction: 0x4620d0fb
    81f0:	eorsvs	r2, r4, r0, lsr #2
    81f4:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81f8:	ldrb	r4, [r7, r4, lsl #12]
    81fc:			; <UNDEFINED> instruction: 0x46694a18
    8200:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    8204:			; <UNDEFINED> instruction: 0xf82cf7fd
    8208:			; <UNDEFINED> instruction: 0xd1bd2800
    820c:	andcs	r9, r1, r0, lsl #22
    8210:	ldmdavs	sl, {r2, r4, r8, fp, lr}
    8214:			; <UNDEFINED> instruction: 0xf7fb4479
    8218:	blmi	342af0 <sunique@@Base+0x313730>
    821c:	rscscc	pc, pc, #79	; 0x4f
    8220:	andsvs	r5, sl, fp, ror #17
    8224:	blmi	2421a0 <sunique@@Base+0x212de0>
    8228:	stmdami	pc, {r9, sp}	; <UNPREDICTABLE>
    822c:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    8230:			; <UNDEFINED> instruction: 0xf7fb6022
    8234:	blmi	1828a4 <sunique@@Base+0x1534e4>
    8238:	stmiapl	fp!, {r1, r5, fp, sp, lr}^
    823c:	andlt	r6, r3, sl, lsl r0
    8240:	svclt	0x0000bdf0
    8244:	andeq	r8, r1, r4, asr fp
    8248:	andeq	r0, r0, r8, asr r2
    824c:	andeq	r0, r0, r0, lsl r3
    8250:	andeq	r0, r0, ip, ror #3
    8254:	andeq	r0, r0, ip, lsl #4
    8258:	andeq	r0, r0, ip, asr #4
    825c:	ldrdeq	r0, [r0], -r8
    8260:	andeq	r6, r0, r2, asr fp
    8264:	andeq	r6, r0, r8, asr #22
    8268:	andeq	r6, r0, sl, lsl fp
    826c:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    8270:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    8274:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    8278:	svclt	0x000c2b00
    827c:	movwcs	r2, #769	; 0x301
    8280:	andle	r6, fp, fp, lsr #32
    8284:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    8288:	andcs	r4, r1, r9, lsl #18
    828c:			; <UNDEFINED> instruction: 0xf7fb4479
    8290:	blmi	242a78 <sunique@@Base+0x2136b8>
    8294:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    8298:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    829c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    82a0:	svclt	0x0000e7f2
    82a4:	andeq	r8, r1, r2, ror #20
    82a8:	andeq	r0, r0, r4, lsr #6
    82ac:	andeq	r6, r0, r2, lsl #9
    82b0:	andeq	r6, r0, ip, ror #21
    82b4:	andeq	r0, r0, r0, lsl r3
    82b8:	andeq	r7, r0, r6, asr #20
    82bc:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    82c0:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    82c4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    82c8:	svclt	0x000c2b00
    82cc:	movwcs	r2, #769	; 0x301
    82d0:	andle	r6, fp, fp, lsr #32
    82d4:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    82d8:	andcs	r4, r1, r9, lsl #18
    82dc:			; <UNDEFINED> instruction: 0xf7fb4479
    82e0:	blmi	242a28 <sunique@@Base+0x213668>
    82e4:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    82e8:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    82ec:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    82f0:	svclt	0x0000e7f2
    82f4:	andeq	r8, r1, r2, lsl sl
    82f8:	andeq	r0, r0, r8, lsl r3
    82fc:	andeq	r6, r0, r2, lsr r4
    8300:			; <UNDEFINED> instruction: 0x00006ab0
    8304:	andeq	r0, r0, r0, lsl r3
    8308:	strdeq	r7, [r0], -r6
    830c:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    8310:			; <UNDEFINED> instruction: 0xf0014478
    8314:			; <UNDEFINED> instruction: 0x4c0efbdb
    8318:	stmdacs	r5, {r2, r3, r4, r5, r6, sl, lr}
    831c:	ldclt	0, cr13, [r0, #-0]
    8320:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
    8324:			; <UNDEFINED> instruction: 0xf5b3681b
    8328:	ldrshle	r7, [r8, #250]!	; 0xfa
    832c:	stmiapl	r3!, {r1, r3, r8, r9, fp, lr}^
    8330:	stmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    8334:	pop	{r0, r3, fp, lr}
    8338:	ldrbtmi	r4, [r8], #-16
    833c:	bllt	ff1c4348 <sunique@@Base+0xff194f88>
    8340:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    8344:	ldmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8348:	svclt	0x0000e7f4
    834c:	muleq	r0, r0, sl
    8350:			; <UNDEFINED> instruction: 0x000189bc
    8354:	andeq	r0, r0, r0, lsl r3
    8358:	ldrdeq	r0, [r0], -r8
    835c:	muleq	r0, r2, sl
    8360:	andeq	r6, r0, r6, ror #20
    8364:	stmdacs	r2, {r4, r6, r7, r8, sl, ip, sp, pc}
    8368:	addlt	r4, r2, r0, lsl ip
    836c:	andle	r4, r6, ip, ror r4
    8370:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    8374:	pop	{r1, ip, sp, pc}
    8378:			; <UNDEFINED> instruction: 0xf7fb40d0
    837c:	stmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, sp, pc}^
    8380:	tstcs	r0, sl, lsl #4
    8384:	stmia	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8388:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    838c:	stmdbmi	sl, {r0, r1, r2, r3, r9, sl, lr}
    8390:	ldrtmi	r4, [fp], -r6, lsl #12
    8394:	tstls	r0, r9, ror r4
    8398:	ldrtmi	r4, [r2], -r8, lsl #18
    839c:	strvs	lr, [r0, -r4, asr #19]
    83a0:	ldrbtmi	r2, [r9], #-1
    83a4:	stmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83a8:	ldcllt	0, cr11, [r0, #8]
    83ac:	andeq	r8, r1, r8, ror #18
    83b0:	andeq	r6, r0, r2, ror #20
    83b4:			; <UNDEFINED> instruction: 0x000002bc
    83b8:	andeq	r6, r0, r8, ror sl
    83bc:	andeq	r6, r0, r2, asr sl
    83c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    83c4:	bllt	fe0c43d0 <sunique@@Base+0xfe095010>
    83c8:	andeq	r5, r0, r6, lsr #27
    83cc:	svcmi	0x00f0e92d
    83d0:	svcmi	0x005cb085
    83d4:	ldrbtmi	r4, [pc], #-2908	; 83dc <__snprintf_chk@plt+0x4bd0>
    83d8:	andne	lr, r2, sp, asr #19
    83dc:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    83e0:	ldrdcc	pc, [r0], -r8
    83e4:			; <UNDEFINED> instruction: 0xf0002b10
    83e8:	stmdacs	r1, {r0, r4, r7, pc}
    83ec:	blmi	15ff9d4 <sunique@@Base+0x15d0614>
    83f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    83f4:	cmnle	lr, r0, lsl #22
    83f8:	ldrcs	r4, [r4, #-2901]	; 0xfffff4ab
    83fc:	ldrdmi	pc, [r0], -r8
    8400:	stmdbls	r2, {r3, r9, sp}
    8404:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    8408:	blx	162536 <sunique@@Base+0x133176>
    840c:	ldrmi	r9, [r8], -r4, lsl #6
    8410:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8414:	andvc	r2, r2, #0, 4
    8418:	suble	r2, r4, r0, lsl #24
    841c:	bmi	1357428 <sunique@@Base+0x1328068>
    8420:	strls	pc, [r4], #-2821	; 0xfffff4fb
    8424:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    8428:	ldmpl	lr!, {r2, r6, r7, sp, lr}
    842c:	orrpl	pc, r0, #25165824	; 0x1800000
    8430:			; <UNDEFINED> instruction: 0xf000429c
    8434:	blmi	122864c <sunique@@Base+0x11f928c>
    8438:	strpl	pc, [r0], r6, lsl #10
    843c:	beq	544580 <sunique@@Base+0x5151c0>
    8440:	bleq	44584 <sunique@@Base+0x151c4>
    8444:	strd	r5, [r2], -sp
    8448:	adcsmi	r3, r4, #16777216	; 0x1000000
    844c:	stmdavs	r8!, {r3, r4, ip, lr, pc}
    8450:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8454:	sbclt	r1, r2, #16640	; 0x4100
    8458:	bcs	2bc524 <sunique@@Base+0x28d164>
    845c:	mvnsle	r7, r2, lsr #32
    8460:	ldrdcc	pc, [r0], -r8
    8464:	andls	pc, r3, #10240	; 0x2800
    8468:	adcmi	r6, r1, #13697024	; 0xd10000
    846c:			; <UNDEFINED> instruction: 0xf814d051
    8470:	stmdbcs	r0, {r0, sl, fp, ip}
    8474:			; <UNDEFINED> instruction: 0xf884d058
    8478:	strcc	fp, [r1], #-0
    847c:	strhle	r4, [r6, #36]!	; 0x24
    8480:			; <UNDEFINED> instruction: 0xf7fb6828
    8484:	stmdacs	sl, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    8488:	andcc	sp, r1, r3, lsl r0
    848c:	ldmdami	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8490:			; <UNDEFINED> instruction: 0xf7fb4478
    8494:	blmi	cc2644 <sunique@@Base+0xc93284>
    8498:	rscscc	pc, pc, #79	; 0x4f
    849c:			; <UNDEFINED> instruction: 0x601a58fb
    84a0:	pop	{r0, r2, ip, sp, pc}
    84a4:	blmi	aec46c <sunique@@Base+0xabd0ac>
    84a8:			; <UNDEFINED> instruction: 0xf8c958fe
    84ac:	ldrtmi	r6, [r4], -ip
    84b0:	stmdavs	r8!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    84b4:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84b8:	mvnle	r2, sl, lsl #16
    84bc:	andls	lr, r1, r7, ror #15
    84c0:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    84c4:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84c8:	blls	5ad64 <sunique@@Base+0x2b9a4>
    84cc:			; <UNDEFINED> instruction: 0x601358ba
    84d0:	pop	{r0, r2, ip, sp, pc}
    84d4:	stmdami	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    84d8:			; <UNDEFINED> instruction: 0xf7fb4478
    84dc:	str	lr, [fp, r6, asr #16]
    84e0:	stmdbge	r2, {r1, r5, r9, fp, lr}
    84e4:	ldrbtmi	sl, [sl], #-2051	; 0xfffff7fd
    84e8:	mrc2	7, 5, pc, cr10, cr12, {7}
    84ec:			; <UNDEFINED> instruction: 0xf47f2800
    84f0:	blls	b42f0 <sunique@@Base+0x84f30>
    84f4:	ldmdbmi	lr, {r0, sp}
    84f8:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    84fc:	stmia	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8500:			; <UNDEFINED> instruction: 0xf04f4b17
    8504:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    8508:	bfi	r6, sl, #0, #10
    850c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    8510:	ldmdbmi	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8514:	tstvs	r4, r1, lsl #6
    8518:			; <UNDEFINED> instruction: 0xf8c82200
    851c:	ldmdapl	fp!, {ip, sp}^
    8520:	andlt	r6, r5, sl, lsl r0
    8524:	svchi	0x00f0e8bd
    8528:	movwcc	r4, #6157	; 0x180d
    852c:			; <UNDEFINED> instruction: 0xf8c83c01
    8530:	tstvs	r4, r0
    8534:	andsvs	r5, r9, fp, lsr r8
    8538:	pop	{r0, r2, ip, sp, pc}
    853c:	blmi	1ac504 <sunique@@Base+0x17d144>
    8540:			; <UNDEFINED> instruction: 0xe79d58fd
    8544:	strdeq	r8, [r1], -lr
    8548:	andeq	r0, r0, r8, lsl r2
    854c:	muleq	r0, ip, r2
    8550:	andeq	r0, r0, r0, lsl #5
    8554:			; <UNDEFINED> instruction: 0x000002b0
    8558:	andeq	r0, r0, r4, lsl #5
    855c:	andeq	r6, r0, ip, asr sl
    8560:	andeq	r0, r0, r0, lsl r3
    8564:	andeq	r6, r0, sl, lsl #20
    8568:			; <UNDEFINED> instruction: 0x000069b8
    856c:	andeq	r6, r0, r6, lsl #19
    8570:	andeq	r6, r0, lr, ror r9
    8574:	andeq	r6, r0, lr, lsr #18
    8578:	cfstr32mi	mvfx11, [sp], {56}	; 0x38
    857c:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    8580:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    8584:	svclt	0x000c2b00
    8588:	movwcs	r2, #769	; 0x301
    858c:	andle	r6, fp, fp, lsr #32
    8590:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    8594:	andcs	r4, r1, r9, lsl #18
    8598:			; <UNDEFINED> instruction: 0xf7fb4479
    859c:	blmi	24276c <sunique@@Base+0x2133ac>
    85a0:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    85a4:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    85a8:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    85ac:	svclt	0x0000e7f2
    85b0:	andeq	r8, r1, r6, asr r7
    85b4:	andeq	r0, r0, r4, asr #5
    85b8:	andeq	r6, r0, r6, ror r1
    85bc:	andeq	r6, r0, ip, ror r9
    85c0:	andeq	r0, r0, r0, lsl r3
    85c4:	andeq	r7, r0, sl, lsr r7
    85c8:	andcs	fp, r1, r0, ror r5
    85cc:	strcs	r4, [r0], -r8, lsl #24
    85d0:	ldrbtmi	r4, [ip], #-2824	; 0xfffff4f8
    85d4:	stmdbmi	r9, {r3, r9, fp, lr}
    85d8:	ldrbtmi	r5, [sl], #-2277	; 0xfffff71b
    85dc:	eorvs	r4, lr, r9, ror r4
    85e0:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85e4:	stmdavs	sl!, {r1, r2, r8, r9, fp, lr}
    85e8:	andsvs	r5, sl, r3, ror #17
    85ec:	svclt	0x0000bd70
    85f0:	andeq	r8, r1, r2, lsl #14
    85f4:	andeq	r0, r0, r4, asr #4
    85f8:	andeq	r5, r0, r2, lsr #31
    85fc:	andeq	r6, r0, ip, asr #18
    8600:	andeq	r0, r0, r0, lsl r3
    8604:	andcs	fp, r1, r0, ror r5
    8608:	strcs	r4, [r2], -r8, lsl #24
    860c:	ldrbtmi	r4, [ip], #-2824	; 0xfffff4f8
    8610:	stmdbmi	r9, {r3, r9, fp, lr}
    8614:	ldrbtmi	r5, [sl], #-2277	; 0xfffff71b
    8618:	eorvs	r4, lr, r9, ror r4
    861c:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8620:	stmdavs	sl!, {r1, r2, r8, r9, fp, lr}
    8624:	andsvs	r5, sl, r3, ror #17
    8628:	svclt	0x0000bd70
    862c:	andeq	r8, r1, r6, asr #13
    8630:	andeq	r0, r0, r4, asr #4
    8634:	andeq	r5, r0, r2, ror pc
    8638:	andeq	r6, r0, r0, lsl r9
    863c:	andeq	r0, r0, r0, lsl r3
    8640:	andcs	fp, r1, r0, ror r5
    8644:	strcs	r4, [sl], -r8, lsl #24
    8648:	ldrbtmi	r4, [ip], #-2824	; 0xfffff4f8
    864c:	stmdbmi	r9, {r3, r9, fp, lr}
    8650:	ldrbtmi	r5, [sl], #-2277	; 0xfffff71b
    8654:	eorvs	r4, lr, r9, ror r4
    8658:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    865c:	stmdavs	sl!, {r1, r2, r8, r9, fp, lr}
    8660:	andsvs	r5, sl, r3, ror #17
    8664:	svclt	0x0000bd70
    8668:	andeq	r8, r1, sl, lsl #13
    866c:	andeq	r0, r0, r4, asr #4
    8670:	andeq	r5, r0, lr, lsr #30
    8674:	ldrdeq	r6, [r0], -r4
    8678:	andeq	r0, r0, r0, lsl r3
    867c:	stmdacs	r1, {r4, r8, sl, ip, sp, pc}
    8680:	ldcmi	0, cr11, [r1], {130}	; 0x82
    8684:	andne	lr, r0, sp, asr #19
    8688:	cfstrsle	mvf4, [r7, #-496]	; 0xfffffe10
    868c:	stmdami	pc, {r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    8690:	ldrbtmi	r6, [r8], #-2137	; 0xfffff7a7
    8694:	blx	6c46a0 <sunique@@Base+0x6952e0>
    8698:	ldclt	0, cr11, [r0, #-8]
    869c:	strbtmi	r4, [r9], -ip, lsl #20
    86a0:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    86a4:	ldc2l	7, cr15, [ip, #1008]	; 0x3f0
    86a8:	mvnle	r2, r0, lsl #16
    86ac:	andcs	r9, r1, r0, lsl #22
    86b0:	ldmdavs	sl, {r3, r8, fp, lr}
    86b4:			; <UNDEFINED> instruction: 0xf7fa4479
    86b8:	blmi	204650 <sunique@@Base+0x1d5290>
    86bc:	rscscc	pc, pc, #79	; 0x4f
    86c0:	andsvs	r5, sl, r3, ror #17
    86c4:	svclt	0x0000e7e8
    86c8:	andeq	r8, r1, ip, asr #12
    86cc:	andeq	r6, r0, lr, asr #17
    86d0:	muleq	r0, lr, r8
    86d4:	muleq	r0, r8, r8
    86d8:	andeq	r0, r0, r0, lsl r3
    86dc:			; <UNDEFINED> instruction: 0xb091b5f0
    86e0:	stmdacs	r1, {r0, r1, r2, r3, r5, r9, sl, fp, lr}
    86e4:	ldrbtmi	r4, [lr], #-2863	; 0xfffff4d1
    86e8:	andne	lr, r6, sp, asr #19
    86ec:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    86f0:	ldcle	3, cr9, [lr, #-60]!	; 0xffffffc4
    86f4:	blmi	b5afac <sunique@@Base+0xb2bbec>
    86f8:	ldmpl	r4!, {r1, r4, r5, r7, fp, ip, lr}^
    86fc:	stmdavs	r7!, {r0, r1, r4, fp, sp, lr}
    8700:	blls	1b4d54 <sunique@@Base+0x185994>
    8704:	ldmdavs	r9, {r1, r3, r5, fp, lr}^
    8708:			; <UNDEFINED> instruction: 0xf0014478
    870c:	blmi	a86e90 <sunique@@Base+0xa57ad0>
    8710:	ldmpl	r0!, {r1, fp, sp}^
    8714:			; <UNDEFINED> instruction: 0xf7fad00c
    8718:	eorvs	lr, r7, r8, lsr #30
    871c:	stmdavs	fp!, {r0, r1, r2, r3, r9, fp, ip, pc}
    8720:	teqle	fp, sl	; <illegal shifter operand>
    8724:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    8728:	mvnscc	pc, #79	; 0x4f
    872c:	strb	r6, [r8, r3, lsr #32]!
    8730:	tstls	r1, ip, lsl #18
    8734:	tstls	r0, fp, lsl #18
    8738:	blge	39abbc <sunique@@Base+0x36b7fc>
    873c:	movwls	sl, #14861	; 0x3a0d
    8740:	blge	2acf50 <sunique@@Base+0x27db90>
    8744:	ldrbtmi	sl, [r9], #-2569	; 0xfffff5f7
    8748:	svc	0x0074f7fa
    874c:	bls	1af38c <sunique@@Base+0x17ffcc>
    8750:	cdpls	0, 0, cr2, cr12, cr1, {0}
    8754:	ldmdavs	r2, {r0, r3, r8, fp, ip, pc}^
    8758:	blls	36d370 <sunique@@Base+0x33dfb0>
    875c:	ldmdbmi	r7, {r0, r8, ip, pc}
    8760:	movwvs	lr, #10701	; 0x29cd
    8764:	ldrbtmi	r9, [r9], #-2827	; 0xfffff4f5
    8768:	blls	2ad370 <sunique@@Base+0x27dfb0>
    876c:	svc	0x0088f7fa
    8770:	bmi	5026c4 <sunique@@Base+0x4d3304>
    8774:	stmdage	r7, {r1, r2, r8, fp, sp, pc}
    8778:			; <UNDEFINED> instruction: 0xf7fc447a
    877c:	stmdacs	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8780:	blls	1bce68 <sunique@@Base+0x18daa8>
    8784:	stmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
    8788:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    878c:	svc	0x0078f7fa
    8790:			; <UNDEFINED> instruction: 0xf04f4b0d
    8794:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    8798:			; <UNDEFINED> instruction: 0xe7bf601a
    879c:	mcr	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    87a0:	andeq	r8, r1, lr, ror #11
    87a4:	andeq	r0, r0, r0, lsl r2
    87a8:	andeq	r0, r0, r8, lsr #4
    87ac:	ldrdeq	r0, [r0], -r8
    87b0:	andeq	r5, r0, ip, lsl ip
    87b4:	andeq	r0, r0, r0, asr #4
    87b8:	andeq	r5, r0, r6, ror #23
    87bc:	andeq	r6, r0, r2, lsl #16
    87c0:	andeq	r6, r0, r8, asr #15
    87c4:	andeq	r6, r0, r2, asr #15
    87c8:	andeq	r0, r0, r0, lsl r3
    87cc:	stcle	8, cr2, [r4, #-4]
    87d0:	stmdavs	r9, {r2, fp, lr}^
    87d4:			; <UNDEFINED> instruction: 0xf0014478
    87d8:	stmdami	r3, {r0, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    87dc:	ldrbtmi	r6, [r8], #-2121	; 0xfffff7b7
    87e0:	ldmdblt	r4!, {r0, ip, sp, lr, pc}^
    87e4:			; <UNDEFINED> instruction: 0x000067bc
    87e8:			; <UNDEFINED> instruction: 0x000067ba
    87ec:			; <UNDEFINED> instruction: 0xf04f4b09
    87f0:	ldrlt	r3, [r0, #-767]	; 0xfffffd01
    87f4:			; <UNDEFINED> instruction: 0x460c447b
    87f8:	mrc2	7, 3, pc, cr0, cr12, {7}
    87fc:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    8800:	andcs	r4, r1, r5, lsl #18
    8804:	stmiavs	r2!, {r0, r1, r5, r6, fp, sp, lr}
    8808:	pop	{r0, r3, r4, r5, r6, sl, lr}
    880c:			; <UNDEFINED> instruction: 0xf7fa4010
    8810:	svclt	0x0000bf35
    8814:	andeq	r5, r0, r8, ror #25
    8818:	muleq	r0, r8, r7
    881c:	mvnsmi	lr, #737280	; 0xb4000
    8820:	strmi	r4, [r8], -r0, lsl #13
    8824:			; <UNDEFINED> instruction: 0xf7fa4689
    8828:	ldcmi	14, cr14, [r5, #-904]	; 0xfffffc78
    882c:	ldrbtmi	r4, [sp], #-2581	; 0xfffff5eb
    8830:	stmiapl	pc!, {r0, r2, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
    8834:	mrrcne	8, 3, r6, r1, cr10
    8838:	stmiapl	lr!, {r0, r3, r4, r5, sp, lr}^
    883c:	ldrdcc	lr, [r3, -r6]
    8840:	addmi	r1, r1, #823296	; 0xc9000
    8844:	blle	41a05c <sunique@@Base+0x3eac9c>
    8848:	eorsvs	r4, sl, r3, lsr #8
    884c:	ldmdblt	sl, {r0, r1, r4, r5, r6, r7, sp, lr}
    8850:	stmiapl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
    8854:	stmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    8858:	strtmi	r4, [r2], -r9, asr #12
    885c:			; <UNDEFINED> instruction: 0xf7fa4640
    8860:	bl	243f10 <sunique@@Base+0x214b50>
    8864:	ldmfd	sp!, {r2}
    8868:			; <UNDEFINED> instruction: 0x460183f8
    886c:			; <UNDEFINED> instruction: 0xf7fa4630
    8870:	ldmdavs	sl!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    8874:	bcc	62c48 <sunique@@Base+0x33888>
    8878:	andcs	lr, r2, r6, ror #15
    887c:			; <UNDEFINED> instruction: 0xf98af004
    8880:	andeq	r8, r1, r6, lsr #9
    8884:	andeq	r0, r0, r4, ror r2
    8888:	andeq	r0, r0, r4, ror #3
    888c:	andeq	r0, r0, r0, asr #5
    8890:	svcmi	0x00f0e92d
    8894:			; <UNDEFINED> instruction: 0xf8dfb08f
    8898:	stmdacs	r1, {r2, r3, r4, r5, r7, r8, r9, ip, pc}
    889c:	ldrbtmi	r4, [r9], #3054	; 0xbee
    88a0:	andne	lr, r8, sp, asr #19
    88a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    88a8:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    88ac:	vcgt.u8	d25, d0, d13
    88b0:	blmi	ffaa8f74 <sunique@@Base+0xffa79bb4>
    88b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    88b8:	ldrdhi	pc, [r0], -r3
    88bc:	svceq	0x0000f1b8
    88c0:	asrhi	pc, r0, #6	; <UNPREDICTABLE>
    88c4:	strcs	r4, [r0], #-3046	; 0xfffff41a
    88c8:			; <UNDEFINED> instruction: 0xf8599f08
    88cc:			; <UNDEFINED> instruction: 0xf8d76003
    88d0:	ldrtmi	sl, [r5], -r4
    88d4:	strcc	lr, [r1], #-4
    88d8:	strbmi	r3, [r4, #-1300]	; 0xfffffaec
    88dc:			; <UNDEFINED> instruction: 0x81abf000
    88e0:	strtmi	r2, [r9], -r9, lsl #4
    88e4:			; <UNDEFINED> instruction: 0xf7fa4650
    88e8:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    88ec:	andscs	sp, r4, #-1073741764	; 0xc000003c
    88f0:	blx	9b86a <sunique@@Base+0x6c4aa>
    88f4:	bmi	ff72190c <sunique@@Base+0xff6f254c>
    88f8:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
    88fc:			; <UNDEFINED> instruction: 0xf8599206
    8900:	movwcs	fp, #8195	; 0x2003
    8904:	strcc	lr, [r3, #-2509]	; 0xfffff633
    8908:			; <UNDEFINED> instruction: 0xf8db9402
    890c:	movwls	r3, #4096	; 0x1000
    8910:	bls	a2da4 <sunique@@Base+0x739e4>
    8914:	bls	e2c6c <sunique@@Base+0xb38ac>
    8918:	b	13d9390 <sunique@@Base+0x13a9fd0>
    891c:	andls	r0, r5, #536870920	; 0x20000008
    8920:	sbcshi	pc, r2, r0
    8924:	mcr	7, 2, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8928:	strmi	r6, [r2], r2, lsl #16
    892c:			; <UNDEFINED> instruction: 0xf8144625
    8930:			; <UNDEFINED> instruction: 0xf8323b01
    8934:	ldreq	r3, [r8], #19
    8938:			; <UNDEFINED> instruction: 0x4628d4f8
    893c:	mrc	7, 2, APSR_nzcv, cr6, cr10, {7}
    8940:	blmi	ff2db470 <sunique@@Base+0xff2ac0b0>
    8944:	andvc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    8948:	mcrrne	8, 3, r6, sl, cr9
    894c:			; <UNDEFINED> instruction: 0xf859603a
    8950:	ldmib	r6, {r0, r1, sp, lr}^
    8954:	bne	fe6d1568 <sunique@@Base+0xfe6a21a8>
    8958:	adcmi	r1, r3, #68, 24	; 0x4400
    895c:	tsthi	r6, r0, asr #5	; <UNPREDICTABLE>
    8960:	eorsvs	r4, r9, r2, lsr #8
    8964:	ldmdblt	r1!, {r1, r4, r5, r6, r7, sp, lr}
    8968:			; <UNDEFINED> instruction: 0xf8594bc2
    896c:	ldmdavs	fp, {r0, r1, ip, sp}
    8970:			; <UNDEFINED> instruction: 0xf0402b00
    8974:	stmdavc	sl!, {r2, r3, r4, r6, r8, pc}
    8978:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    897c:	bcs	22c44 <ruserpass_rcsid@@Base+0x12c8>
    8980:	sbcshi	pc, r0, r0
    8984:			; <UNDEFINED> instruction: 0xf0002a24
    8988:	bcs	1728c60 <sunique@@Base+0x16f98a0>
    898c:	sbchi	pc, ip, r0, asr #32
    8990:	stclne	8, cr7, [ip], #-428	; 0xfffffe54
    8994:	blcc	8699c <sunique@@Base+0x575dc>
    8998:	blcs	26b4c <restart_point@@Base+0x1e8c>
    899c:	adcshi	pc, sp, r0, asr #32
    89a0:	andvc	r2, r3, r0, lsl #6
    89a4:	movwcs	lr, #10710	; 0x29d6
    89a8:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    89ac:	vstrge.16	s12, [fp, #-96]	; 0xffffffa0	; <UNPREDICTABLE>
    89b0:			; <UNDEFINED> instruction: 0xf8cb4293
    89b4:	svclt	0x00022000
    89b8:	mlane	r8, r6, r8, pc	; <UNPREDICTABLE>
    89bc:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    89c0:	eorne	pc, r8, r6, lsl #17
    89c4:	strmi	r6, [fp], #-2481	; 0xfffff64f
    89c8:	movweq	lr, #6691	; 0x1a23
    89cc:	addmi	r4, r3, #68157440	; 0x4100000
    89d0:	svclt	0x008460f3
    89d4:			; <UNDEFINED> instruction: 0x460360f0
    89d8:	adcsvs	r4, r3, r8, lsr #12
    89dc:	blx	1cc49f4 <sunique@@Base+0x1c95634>
    89e0:	stmdavs	r0, {r0, r9, sl, lr}
    89e4:			; <UNDEFINED> instruction: 0xf0049100
    89e8:	stmdbls	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
    89ec:	svccc	0x00fff1b0
    89f0:			; <UNDEFINED> instruction: 0xf0004682
    89f4:	stmdacs	r0, {r0, r1, r5, r6, r7, pc}
    89f8:	rschi	pc, sl, r0
    89fc:	teqlt	r3, r3, asr #20
    8a00:			; <UNDEFINED> instruction: 0xf8594b9d
    8a04:	ldmdavs	fp, {r0, r1, ip, sp}
    8a08:			; <UNDEFINED> instruction: 0xf0002b00
    8a0c:	blmi	fe6e8dc4 <sunique@@Base+0xfe6b9a04>
    8a10:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8a14:	blcs	22a88 <ruserpass_rcsid@@Base+0x110c>
    8a18:	sbchi	pc, r0, r0, asr #32
    8a1c:	ldrdcc	pc, [ip], -sl
    8a20:			; <UNDEFINED> instruction: 0xf0002b00
    8a24:	stmdals	fp, {r1, r2, r6, r7, pc}
    8a28:	blmi	fe55a890 <sunique@@Base+0xfe52b4d0>
    8a2c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8a30:			; <UNDEFINED> instruction: 0xb123681b
    8a34:	mulcc	r8, sl, r8
    8a38:			; <UNDEFINED> instruction: 0xf0402b00
    8a3c:			; <UNDEFINED> instruction: 0xf8db80d6
    8a40:	ldmdavs	r2!, {ip}^
    8a44:	addmi	r6, sl, #3866624	; 0x3b0000
    8a48:	andeq	pc, r1, r3, lsl #2
    8a4c:			; <UNDEFINED> instruction: 0xf0806038
    8a50:	ldmdbvs	r2!, {r0, r1, r2, r4, r7, pc}
    8a54:	vhsub.s8	d20, d16, d10
    8a58:	stmib	r6, {r0, r1, r4, r7, pc}^
    8a5c:	eorsvs	r1, fp, r2, lsl #2
    8a60:	blmi	fe136f34 <sunique@@Base+0xfe107b74>
    8a64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8a68:	blcs	22adc <ruserpass_rcsid@@Base+0x1160>
    8a6c:	sbcshi	pc, pc, r0, asr #32
    8a70:	strbmi	r9, [r1], -r1, lsl #22
    8a74:			; <UNDEFINED> instruction: 0xf8cb4628
    8a78:			; <UNDEFINED> instruction: 0xf0043000
    8a7c:	blls	307310 <sunique@@Base+0x2d7f50>
    8a80:	movweq	lr, #35277	; 0x89cd
    8a84:	ldrdne	pc, [r0], -fp
    8a88:	addsmi	r9, r9, #1024	; 0x400
    8a8c:	ldmdavs	r2!, {r2, r4, ip, lr, pc}^
    8a90:	addsmi	r6, r1, #3866624	; 0x3b0000
    8a94:	andeq	pc, r1, r3, lsl #2
    8a98:	stmdble	fp!, {r3, r4, r5, sp, lr}^
    8a9c:	addsmi	r6, r1, #819200	; 0xc8000
    8aa0:	stmib	r6, {r3, r5, r6, r9, ip, lr, pc}^
    8aa4:	eorsvs	r1, fp, r2, lsl #2
    8aa8:	blmi	1cb6f7c <sunique@@Base+0x1c87bbc>
    8aac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8ab0:	blcs	22b24 <ruserpass_rcsid@@Base+0x11a8>
    8ab4:	adcshi	pc, fp, r0, asr #32
    8ab8:	ldmdbvs	fp, {r1, r8, r9, fp, ip, pc}
    8abc:	svclt	0x001842a3
    8ac0:	addsmi	r3, ip, #16777216	; 0x1000000
    8ac4:	svcge	0x002ef47f
    8ac8:	teqlt	r2, r4, lsl #20
    8acc:	bls	26eee0 <sunique@@Base+0x23fb20>
    8ad0:	tstls	r3, r1, lsl #2
    8ad4:			; <UNDEFINED> instruction: 0xf73f428a
    8ad8:	blls	74750 <sunique@@Base+0x45390>
    8adc:	andcc	pc, r0, fp, asr #17
    8ae0:	bls	36f704 <sunique@@Base+0x340344>
    8ae4:	addsmi	r6, sl, #1769472	; 0x1b0000
    8ae8:	adcshi	pc, r2, r0, asr #32
    8aec:	pop	{r0, r1, r2, r3, ip, sp, pc}
    8af0:			; <UNDEFINED> instruction: 0xf8da8ff0
    8af4:	stmdavc	fp!, {lr, pc}^
    8af8:	andsne	pc, r3, ip, lsr r8	; <UNPREDICTABLE>
    8afc:	svclt	0x00440509
    8b00:	andcs	r1, r0, #108, 24	; 0x6c00
    8b04:	blcs	1a7db64 <sunique@@Base+0x1a4e7a4>
    8b08:	blls	27cf48 <sunique@@Base+0x24db88>
    8b0c:	bls	cfcc4 <sunique@@Base+0xa0904>
    8b10:	svclt	0x00dc4293
    8b14:	movwls	r2, #17153	; 0x4301
    8b18:	stmdavc	r2!, {r0, r1, r5, sl, fp, ip, lr, pc}^
    8b1c:	bcs	fcb8 <accounthelp@@Base+0x388>
    8b20:	svcge	0x0030f47f
    8b24:	ldr	r4, [fp, -ip, lsr #12]!
    8b28:	blcs	86b30 <sunique@@Base+0x57770>
    8b2c:	stmdavc	fp!, {r2, r3, r5, r9, sl, lr}
    8b30:			; <UNDEFINED> instruction: 0x4674e733
    8b34:	tstcc	r2, r8, lsl #22	; <UNPREDICTABLE>
    8b38:			; <UNDEFINED> instruction: 0xf1047863
    8b3c:			; <UNDEFINED> instruction: 0xf83c0e01
    8b40:			; <UNDEFINED> instruction: 0xf1a15013
    8b44:	streq	r0, [sp, #-560]!	; 0xfffffdd0
    8b48:	blls	27df1c <sunique@@Base+0x24eb5c>
    8b4c:	addsmi	r3, r3, #1024	; 0x400
    8b50:	blls	23ff6c <sunique@@Base+0x210bac>
    8b54:			; <UNDEFINED> instruction: 0xf853392f
    8b58:			; <UNDEFINED> instruction: 0xf7ff1021
    8b5c:	stmdavc	r3!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    8b60:	blls	2427d4 <sunique@@Base+0x213414>
    8b64:	andls	r2, r4, #268435456	; 0x10000000
    8b68:	ldmpl	r9, {r0, r2, r9, fp, ip, pc}
    8b6c:	mrc2	7, 2, pc, cr6, cr15, {7}
    8b70:	ldr	r7, [r2, -fp, ror #16]
    8b74:			; <UNDEFINED> instruction: 0xf7fa4630
    8b78:	ldmdavs	fp!, {r2, r4, r6, sl, fp, sp, lr, pc}
    8b7c:	ldr	r3, [r2, r1, lsl #22]
    8b80:			; <UNDEFINED> instruction: 0xf7fa4630
    8b84:	ldmdavs	fp!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    8b88:	strb	r3, [r8, -r1, lsl #22]!
    8b8c:	ldrtmi	r4, [r0], -r1, lsr #12
    8b90:	ldc	7, cr15, [ip], {250}	; 0xfa
    8b94:	ldmvs	r2!, {r0, r3, r4, r5, fp, sp, lr}^
    8b98:	strbt	r3, [r1], r1, lsl #18
    8b9c:	ldrdeq	pc, [r0], -fp
    8ba0:			; <UNDEFINED> instruction: 0xf7fa9100
    8ba4:			; <UNDEFINED> instruction: 0xf8daece2
    8ba8:	stmdbls	r0, {r2, r3, ip, sp}
    8bac:			; <UNDEFINED> instruction: 0xf47f2b00
    8bb0:			; <UNDEFINED> instruction: 0xf8daaf3a
    8bb4:	movwlt	r3, #12304	; 0x3010
    8bb8:			; <UNDEFINED> instruction: 0xe7364798
    8bbc:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    8bc0:	ldcl	7, cr15, [r2], {250}	; 0xfa
    8bc4:			; <UNDEFINED> instruction: 0xf8594b30
    8bc8:			; <UNDEFINED> instruction: 0xf8c33003
    8bcc:	ldrb	sl, [r9, -r0]
    8bd0:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    8bd4:	stcl	7, cr15, [r8], {250}	; 0xfa
    8bd8:			; <UNDEFINED> instruction: 0xf04f4b2b
    8bdc:			; <UNDEFINED> instruction: 0xf85932ff
    8be0:	andsvs	r3, sl, r3
    8be4:	stmdals	r6, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    8be8:	blmi	a82bc0 <sunique@@Base+0xa53800>
    8bec:			; <UNDEFINED> instruction: 0xf8592007
    8bf0:	ldmdavs	r9, {r0, r1, ip, sp}
    8bf4:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    8bf8:			; <UNDEFINED> instruction: 0xf8dae721
    8bfc:	stmdals	ip, {r2, r4, ip, sp}
    8c00:			; <UNDEFINED> instruction: 0xe7124798
    8c04:	blmi	5bcc64 <sunique@@Base+0x58d8a4>
    8c08:			; <UNDEFINED> instruction: 0xf8592400
    8c0c:	strbt	r6, [lr], -r3
    8c10:	stmdbge	r8, {r5, r9, fp, lr}
    8c14:	ldrbtmi	sl, [sl], #-2057	; 0xfffff7f7
    8c18:	blx	8c6c12 <sunique@@Base+0x897852>
    8c1c:			; <UNDEFINED> instruction: 0xf47f2800
    8c20:	blls	234548 <sunique@@Base+0x205188>
    8c24:	ldmdbmi	ip, {r0, sp}
    8c28:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    8c2c:	andcs	lr, r2, r7
    8c30:			; <UNDEFINED> instruction: 0xffb0f003
    8c34:	ldmdbmi	r9, {r3, r8, r9, sl, fp, ip, pc}
    8c38:	ldmdavs	sl!, {r0, sp}^
    8c3c:			; <UNDEFINED> instruction: 0xf7fa4479
    8c40:	blmi	4840c8 <sunique@@Base+0x454d08>
    8c44:	rscscc	pc, pc, #79	; 0x4f
    8c48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8c4c:	smlald	r6, r7, sl, r0
    8c50:	bl	ff546c40 <sunique@@Base+0xff517880>
    8c54:	andeq	r8, r1, r6, lsr r4
    8c58:	andeq	r0, r0, r0, lsl r2
    8c5c:	andeq	r0, r0, r8, lsl r2
    8c60:	andeq	r0, r0, r0, lsl #5
    8c64:	ldrdeq	r0, [r0], -r4
    8c68:	andeq	r5, r0, sl, lsr #25
    8c6c:	andeq	r0, r0, r4, ror r2
    8c70:	andeq	r0, r0, r4, ror #3
    8c74:	andeq	r0, r0, r0, asr #5
    8c78:	andeq	r0, r0, r0, lsr #4
    8c7c:	ldrdeq	r0, [r0], -r8
    8c80:	ldrdeq	r0, [r0], -r4
    8c84:	ldrdeq	r6, [r0], -sl
    8c88:	andeq	r0, r0, r0, lsl r3
    8c8c:	ldrdeq	r6, [r0], -sl
    8c90:	andeq	r0, r0, r0, lsr #5
    8c94:	andeq	r6, r0, r6, asr r2
    8c98:	andeq	r6, r0, r2, lsr #30
    8c9c:	andeq	r6, r0, r8, lsr #30
    8ca0:	svclt	0x00004770
    8ca4:	stmdbmi	r8, {r0, r1, r3, r9, sl, lr}
    8ca8:			; <UNDEFINED> instruction: 0x4602b510
    8cac:	andcs	r4, r1, r9, ror r4
    8cb0:			; <UNDEFINED> instruction: 0xf7fa4c06
    8cb4:	bmi	1c4054 <sunique@@Base+0x194c94>
    8cb8:			; <UNDEFINED> instruction: 0x4623447c
    8cbc:	pop	{r0, r1, r5, r7, fp, ip, lr}
    8cc0:	ldmdavs	r8, {r4, lr}
    8cc4:	bllt	12c6cb4 <sunique@@Base+0x12978f4>
    8cc8:	ldrdeq	r6, [r0], -r0
    8ccc:	andeq	r8, r1, ip, lsl r0
    8cd0:	andeq	r0, r0, r0, lsr #5
    8cd4:	stmdbmi	sl!, {r0, r3, r5, r8, r9, fp, lr}
    8cd8:	bmi	a99ecc <sunique@@Base+0xa6ab0c>
    8cdc:	mvnsmi	lr, sp, lsr #18
    8ce0:	ldmdapl	pc, {r1, r2, r5, r7, ip, sp, pc}^	; <UNPREDICTABLE>
    8ce4:	strls	r2, [r4], #-1152	; 0xfffffb80
    8ce8:	cfmadda32mi	mvax0, mvax4, mvfx7, mvfx5
    8cec:	ldrbtmi	r6, [lr], #-2105	; 0xfffff7c7
    8cf0:	ldmpl	fp, {r0, r2, r5, r8, ip, pc}
    8cf4:	ldmdavs	ip, {r4, r5, fp, sp, lr}
    8cf8:	bge	137490 <sunique@@Base+0x1080d0>
    8cfc:			; <UNDEFINED> instruction: 0xf7faa905
    8d00:			; <UNDEFINED> instruction: 0xf1b0ebd2
    8d04:	blle	98ad0c <sunique@@Base+0x95b94c>
    8d08:			; <UNDEFINED> instruction: 0xf7fa6830
    8d0c:			; <UNDEFINED> instruction: 0xf8bded6e
    8d10:	andcs	r3, r8, #20
    8d14:	andhi	pc, r0, r6, asr #17
    8d18:	andls	r2, r3, #2048	; 0x800
    8d1c:	strtmi	sp, [r9], -lr
    8d20:			; <UNDEFINED> instruction: 0xf7fa4640
    8d24:	bls	98387c <sunique@@Base+0x9544bc>
    8d28:	addsmi	r6, sl, #3866624	; 0x3b0000
    8d2c:	eorlt	sp, r6, r4, lsr #2
    8d30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8d34:			; <UNDEFINED> instruction: 0xf7fa4629
    8d38:	ldrb	lr, [r4, sl, asr #21]!
    8d3c:	strtmi	r2, [r1], -r4, lsl #4
    8d40:	strbmi	r9, [r0], -r0, lsl #4
    8d44:	andcs	sl, r1, #3072	; 0xc00
    8d48:	b	fff46d38 <sunique@@Base+0xfff17978>
    8d4c:	blle	392d54 <sunique@@Base+0x363994>
    8d50:	ldrdhi	pc, [r0], -r6
    8d54:	stmdami	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8d58:			; <UNDEFINED> instruction: 0xf7fa4478
    8d5c:	ldmdavs	r0!, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    8d60:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    8d64:	mvnscc	pc, #79	; 0x4f
    8d68:	eorsvs	r4, r3, r0, lsr #12
    8d6c:	stmdami	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8d70:			; <UNDEFINED> instruction: 0xf7fa4478
    8d74:			; <UNDEFINED> instruction: 0xe7ebeb92
    8d78:	bl	1046d68 <sunique@@Base+0x10179a8>
    8d7c:	strdeq	r7, [r1], -ip
    8d80:	andeq	r0, r0, r0, lsl r2
    8d84:	andeq	r0, r0, r4, asr #5
    8d88:	andeq	r8, r1, lr, lsl #23
    8d8c:	andeq	r6, r0, ip, lsr lr
    8d90:	andeq	r6, r0, r0, lsr lr
    8d94:	mvnsmi	lr, #737280	; 0xb4000
    8d98:	addlt	r2, r3, pc, lsr #2
    8d9c:			; <UNDEFINED> instruction: 0xf7fa4605
    8da0:			; <UNDEFINED> instruction: 0x4e39eb52
    8da4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    8da8:	movwcs	sp, #81	; 0x51
    8dac:	andvc	r4, r3, r4, lsl #12
    8db0:	strtmi	r2, [r8], -r2, lsl #2
    8db4:	ldcl	7, cr15, [ip], #-1000	; 0xfffffc18
    8db8:	eorvc	r2, r3, pc, lsr #6
    8dbc:	svccs	0x00004607
    8dc0:	ldmdami	r2!, {r0, r2, r3, r6, r8, r9, fp, ip, lr, pc}
    8dc4:	vst1.8	{d20-d22}, [pc :128], r9
    8dc8:	ldrbtmi	r5, [r8], #-640	; 0xfffffd80
    8dcc:	bl	fe9c6dbc <sunique@@Base+0xfe9979fc>
    8dd0:	strmi	r2, [r5], -lr, lsr #6
    8dd4:	blcc	86df0 <sunique@@Base+0x57a30>
    8dd8:			; <UNDEFINED> instruction: 0xf8dfbba7
    8ddc:			; <UNDEFINED> instruction: 0x266380b4
    8de0:	ldrsbtls	pc, [r0], pc	; <UNPREDICTABLE>
    8de4:	ldrbtmi	r2, [r8], #1073	; 0x431
    8de8:	cfstrdne	mvd4, [r3], #-996	; 0xfffffc1c
    8dec:	eorvc	r2, ip, r9, lsr ip
    8df0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8df4:	rsbvc	r4, pc, r0, asr #12
    8df8:			; <UNDEFINED> instruction: 0xd010b2dc
    8dfc:	mrrc	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    8e00:	blle	7d2e08 <sunique@@Base+0x7a3a48>
    8e04:	andle	r2, pc, r0, lsr ip	; <UNPREDICTABLE>
    8e08:	vmlscc.f16	s22, s3, s1	; <UNPREDICTABLE>
    8e0c:	stmdami	r2!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    8e10:			; <UNDEFINED> instruction: 0xf7fa4478
    8e14:	ldrtmi	lr, [r0], -sl, lsr #23
    8e18:	pop	{r0, r1, ip, sp, pc}
    8e1c:			; <UNDEFINED> instruction: 0x464883f0
    8e20:	mcrr	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    8e24:	blle	352e2c <sunique@@Base+0x323a6c>
    8e28:	stccc	8, cr15, [r1], {21}
    8e2c:	blcs	b91ef4 <sunique@@Base+0xb62b34>
    8e30:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    8e34:			; <UNDEFINED> instruction: 0xf805bf12
    8e38:	teqcs	r1, #256	; 0x100
    8e3c:	blcc	86e58 <sunique@@Base+0x57a98>
    8e40:	rscle	r2, r2, r0, lsl #16
    8e44:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    8e48:	pop	{r0, r1, ip, sp, pc}
    8e4c:	ldmdami	r4, {r4, r5, r6, r7, r8, r9, pc}
    8e50:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    8e54:	stc	7, cr15, [ip], #-1000	; 0xfffffc18
    8e58:	svccs	0x00004607
    8e5c:	blmi	47f928 <sunique@@Base+0x450568>
    8e60:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8e64:	bl	ff546e54 <sunique@@Base+0xff517a94>
    8e68:			; <UNDEFINED> instruction: 0xf7fa6800
    8e6c:	bmi	3c3cb4 <sunique@@Base+0x3948f4>
    8e70:	tstcs	r1, fp, lsr #12
    8e74:	andls	r4, r0, sl, ror r4
    8e78:			; <UNDEFINED> instruction: 0xf7fa4620
    8e7c:	andcs	lr, r0, r4, lsl ip
    8e80:	pop	{r0, r1, ip, sp, pc}
    8e84:	svclt	0x000083f0
    8e88:	andeq	r7, r1, r0, lsr pc
    8e8c:	andeq	r0, r2, sl, lsl r2
    8e90:	strdeq	r0, [r2], -lr
    8e94:	strdeq	r0, [r2], -ip
    8e98:			; <UNDEFINED> instruction: 0x00006db0
    8e9c:	muleq	r2, lr, r1
    8ea0:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8ea4:	andeq	r0, r0, r8, asr #4
    8ea8:	andeq	r5, r0, r0, lsr #9
    8eac:			; <UNDEFINED> instruction: 0x4616b5f0
    8eb0:	blhi	c436c <sunique@@Base+0x94fac>
    8eb4:			; <UNDEFINED> instruction: 0x4605461f
    8eb8:	stcls	0, cr11, [lr], {135}	; 0x87
    8ebc:	ldmib	r4, {r0, r1, r2, r3, r8, fp, ip, pc}^
    8ec0:	ldmib	r1, {r9}^
    8ec4:	ldrtmi	r4, [r9], -r0, lsl #6
    8ec8:	bl	fe90f93c <sunique@@Base+0xfe8e057c>
    8ecc:	svclt	0x00420400
    8ed0:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    8ed4:	ldrbtcc	pc, [pc], #260	; 8edc <__snprintf_chk@plt+0x56d0>	; <UNPREDICTABLE>
    8ed8:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    8edc:	mcr	6, 0, r4, cr7, cr0, {1}
    8ee0:			; <UNDEFINED> instruction: 0xeeb83a90
    8ee4:	vldr	d5, [pc, #924]	; 9288 <__snprintf_chk@plt+0x5a7c>
    8ee8:	vdiv.f64	d7, d5, d22
    8eec:	vmla.f64	d6, d7, d7
    8ef0:			; <UNDEFINED> instruction: 0xeeb84a90
    8ef4:	vsub.f64	d7, d22, d23
    8ef8:	vmov.f64	d7, #119	; 0x3fb80000  1.4375000
    8efc:			; <UNDEFINED> instruction: 0xf0058bc7
    8f00:	ldc	8, cr15, [pc, #396]	; 9094 <__snprintf_chk@plt+0x5888>
    8f04:			; <UNDEFINED> instruction: 0xeeb55a25
    8f08:	vneg.f32	s17, s0
    8f0c:	vmov	s10, pc
    8f10:	svclt	0x00180a90
    8f14:	bpl	fe244a30 <sunique@@Base+0xfe215670>
    8f18:	bhi	ff2449fc <sunique@@Base+0xff21563c>
    8f1c:	bpl	ff184af4 <sunique@@Base+0xff155734>
    8f20:	bvs	ff984a04 <sunique@@Base+0xff955644>
    8f24:	blx	444af0 <sunique@@Base+0x415730>
    8f28:	ldc	13, cr13, [pc, #76]	; 8f7c <__snprintf_chk@plt+0x5770>
    8f2c:			; <UNDEFINED> instruction: 0x46325b17
    8f30:			; <UNDEFINED> instruction: 0x463b491a
    8f34:	andcs	r9, r1, r0, lsl #10
    8f38:	cfstrs	mvf4, [sp, #484]	; 0x1e4
    8f3c:	vmul.f64	d8, d6, d2
    8f40:	vstr	d6, [sp, #20]
    8f44:			; <UNDEFINED> instruction: 0xf7fa6b04
    8f48:	mullt	r7, ip, fp
    8f4c:	blhi	c4248 <sunique@@Base+0x94e88>
    8f50:	ldc	13, cr11, [pc, #960]	; 9318 <__snprintf_chk@plt+0x5b0c>
    8f54:	ldrtmi	r5, [r2], -pc, lsl #22
    8f58:			; <UNDEFINED> instruction: 0x463b4911
    8f5c:	andcs	r9, r1, r0, lsl #10
    8f60:	cfstrs	mvf4, [sp, #484]	; 0x1e4
    8f64:	vmul.f64	d8, d6, d2
    8f68:	vstr	d6, [sp, #20]
    8f6c:			; <UNDEFINED> instruction: 0xf7fa6b04
    8f70:	andlt	lr, r7, r8, lsl #23
    8f74:	blhi	c4270 <sunique@@Base+0x94eb0>
    8f78:	svclt	0x0000bdf0
    8f7c:	andhi	pc, r0, pc, lsr #7
    8f80:	andeq	r0, r0, r0
    8f84:	smlawbmi	lr, r0, r4, r8
    8f88:	andeq	r0, r0, r0
    8f8c:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    8f90:	andeq	r0, r0, r0
    8f94:	svccc	0x00500000
    8f98:	stmibmi	r0, {}	; <UNPREDICTABLE>
    8f9c:			; <UNDEFINED> instruction: 0x00006cb0
    8fa0:			; <UNDEFINED> instruction: 0x00006cb0
    8fa4:	andcs	fp, r0, #16, 10	; 0x4000000
    8fa8:	blmi	21bfcc <sunique@@Base+0x1ecc0c>
    8fac:	stmdami	r8, {r2, r3, r4, r5, r6, sl, lr}
    8fb0:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    8fb4:			; <UNDEFINED> instruction: 0xf7fa601a
    8fb8:	blmi	1c3b20 <sunique@@Base+0x194760>
    8fbc:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    8fc0:	ldmdavs	r8, {r4, lr}
    8fc4:	stmiblt	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fc8:	andeq	r7, r1, r8, lsr #26
    8fcc:	andeq	r0, r0, r8, asr #5
    8fd0:	andeq	r6, r0, r6, lsl #25
    8fd4:	andeq	r0, r0, r0, lsr #5
    8fd8:	andcs	fp, r0, #16, 10	; 0x4000000
    8fdc:	blmi	21c000 <sunique@@Base+0x1ecc40>
    8fe0:	stmdami	r8, {r2, r3, r4, r5, r6, sl, lr}
    8fe4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    8fe8:			; <UNDEFINED> instruction: 0xf7fa601a
    8fec:	blmi	1c3aec <sunique@@Base+0x19472c>
    8ff0:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    8ff4:	ldmdavs	r8, {r4, lr}
    8ff8:	ldmiblt	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ffc:	strdeq	r7, [r1], -r4
    9000:	andeq	r0, r0, r8, asr #5
    9004:	andeq	r6, r0, r6, lsl #25
    9008:	andeq	r0, r0, r0, lsr #5
    900c:	svcmi	0x00f0e92d
    9010:	svcmi	0x00ed4602
    9014:	blmi	ffb75258 <sunique@@Base+0xffb45e98>
    9018:			; <UNDEFINED> instruction: 0xf857447f
    901c:			; <UNDEFINED> instruction: 0xf8d99003
    9020:	stmdacs	r0, {}	; <UNPREDICTABLE>
    9024:	msrhi	SPSR_s, r0
    9028:	ldmpl	fp!, {r0, r3, r5, r6, r7, r8, r9, fp, lr}^
    902c:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    9030:			; <UNDEFINED> instruction: 0xf0002b00
    9034:	blmi	ff9e95b0 <sunique@@Base+0xff9ba1f0>
    9038:	andcs	r9, r0, #-805306368	; 0xd0000000
    903c:	andls	r4, r4, #20, 12	; 0x1400000
    9040:	ldrmi	r9, [r0], r2, lsl #8
    9044:	strls	r5, [ip], #-2301	; 0xfffff703
    9048:	stmibmi	r4!, {r0, r1, r5, r6, r7, sl, fp, lr}^
    904c:	mcrmi	4, 7, r4, cr4, cr12, {3}
    9050:	stmdavs	ip!, {r0, r1, r3, sl, ip, pc}
    9054:	strls	r4, [r7, #-1150]	; 0xfffffb82
    9058:	strcc	r9, [r1], #-1545	; 0xfffff9f7
    905c:	ldmdapl	ip!, {r2, r3, r5, sp, lr}^
    9060:	bmi	ff85b7e8 <sunique@@Base+0xff82c428>
    9064:	tstls	sl, r9, ror r4
    9068:	strls	r6, [r8], #-2081	; 0xfffff7df
    906c:	eorvs	r3, r1, r1, lsl #2
    9070:	blmi	ff79f360 <sunique@@Base+0xff76ffa0>
    9074:			; <UNDEFINED> instruction: 0xf8579206
    9078:			; <UNDEFINED> instruction: 0xf502b003
    907c:	tstcc	pc, #-67108861	; 0xfc000003
    9080:	ldrtmi	r9, [fp], -r3, lsl #6
    9084:	ldrmi	r4, [r8], r7, asr #12
    9088:	stcls	3, cr2, [r6, #-0]
    908c:			; <UNDEFINED> instruction: 0xf8cb461c
    9090:	ldrmi	r3, [lr], -r0
    9094:	bl	fe8c7084 <sunique@@Base+0xfe897cc4>
    9098:	strmi	r2, [r2], sl, lsl #16
    909c:			; <UNDEFINED> instruction: 0xf1bad071
    90a0:			; <UNDEFINED> instruction: 0xf0000fff
    90a4:			; <UNDEFINED> instruction: 0xf1ba80c5
    90a8:			; <UNDEFINED> instruction: 0xf1043fff
    90ac:			; <UNDEFINED> instruction: 0xf0000401
    90b0:			; <UNDEFINED> instruction: 0xf1ba813c
    90b4:	andsle	r0, sl, sp, lsl #30
    90b8:			; <UNDEFINED> instruction: 0xf8584acd
    90bc:	ldmdavs	r2, {r1, sp}
    90c0:	vpmax.u8	d18, d0, d0
    90c4:	stmibmi	fp, {r1, r2, r5, r7, pc}^
    90c8:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    90cc:	teqlt	r9, r9, lsl #16
    90d0:			; <UNDEFINED> instruction: 0xf0002c01
    90d4:	stfcsd	f0, [r5], {4}
    90d8:	bcs	38d00 <sunique@@Base+0x9940>
    90dc:	rscshi	pc, pc, r0
    90e0:	ldrbmi	r4, [r0], -r5, asr #21
    90e4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    90e8:			; <UNDEFINED> instruction: 0xf7fa6811
    90ec:			; <UNDEFINED> instruction: 0x2c03eb30
    90f0:	addhi	pc, r1, r0, lsl #6
    90f4:	b	18c70e4 <sunique@@Base+0x1897d24>
    90f8:			; <UNDEFINED> instruction: 0xf8326802
    90fc:	ldreq	r2, [r2, #-26]	; 0xffffffe6
    9100:			; <UNDEFINED> instruction: 0xf8dbd508
    9104:			; <UNDEFINED> instruction: 0xf1aa2000
    9108:	andcs	r0, sl, r0, lsr r1
    910c:	andne	pc, r2, #0, 22
    9110:	andcs	pc, r0, fp, asr #17
    9114:	subsle	r2, r8, r0, lsl #30
    9118:			; <UNDEFINED> instruction: 0xd1232f02
    911c:	svceq	0x000df1ba
    9120:			; <UNDEFINED> instruction: 0xf1babf18
    9124:	svclt	0x00140f29
    9128:	tstcs	r0, r1, lsl #2
    912c:	sbcshi	pc, r0, r0
    9130:	blcs	fafd48 <sunique@@Base+0xf80988>
    9134:	strcs	fp, [r2, -r8, lsl #31]
    9138:	bmi	fec3f15c <sunique@@Base+0xfec0fd9c>
    913c:			; <UNDEFINED> instruction: 0xf8582702
    9140:			; <UNDEFINED> instruction: 0xf8022002
    9144:	movwcc	sl, #4099	; 0x1003
    9148:	stccs	3, cr9, [r4], {4}
    914c:			; <UNDEFINED> instruction: 0xf1babf08
    9150:	tstle	r7, sp, lsr #30
    9154:	tstlt	r3, r2, lsl #22
    9158:			; <UNDEFINED> instruction: 0xf8cb2200
    915c:	blls	91164 <sunique@@Base+0x61da4>
    9160:	movwls	r3, #8961	; 0x2301
    9164:	vmlacs.f64	d9, d0, d3
    9168:	ldrbmi	fp, [r6], -r8, lsl #30
    916c:	svclt	0x0038429d
    9170:	blge	8718c <sunique@@Base+0x57dcc>
    9174:	ldrdeq	pc, [r0], -r9
    9178:	bl	c47168 <sunique@@Base+0xc17da8>
    917c:	strmi	r2, [r2], sl, lsl #16
    9180:	blmi	fe6fd7bc <sunique@@Base+0xfe6ce3fc>
    9184:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9188:	blcs	231fc <ruserpass_rcsid@@Base+0x1880>
    918c:	sbchi	pc, r2, r0, lsl #6
    9190:	movwcs	fp, #7948	; 0x1f0c
    9194:	cdpcs	3, 3, cr2, cr5, cr0, {0}
    9198:	movwcs	fp, #3860	; 0xf14
    919c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    91a0:			; <UNDEFINED> instruction: 0xf0402b00
    91a4:	blls	a9488 <sunique@@Base+0x7a0c8>
    91a8:			; <UNDEFINED> instruction: 0xf0002b00
    91ac:	bls	32950c <sunique@@Base+0x2fa14c>
    91b0:	ldrdcc	pc, [r0], -fp
    91b4:			; <UNDEFINED> instruction: 0x46114293
    91b8:	sbchi	pc, pc, r0
    91bc:	svclt	0x00082a00
    91c0:			; <UNDEFINED> instruction: 0xf8d94619
    91c4:	mrsls	r0, (UNDEF: 12)
    91c8:			; <UNDEFINED> instruction: 0xf8dbe75e
    91cc:	bcc	ff8d11d4 <sunique@@Base+0xff8a1e14>
    91d0:	movweq	pc, #8242	; 0x2032	; <UNPREDICTABLE>
    91d4:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    91d8:	stfcsd	f5, [r4], {183}	; 0xb7
    91dc:			; <UNDEFINED> instruction: 0x2701bfd8
    91e0:			; <UNDEFINED> instruction: 0xf7faddb3
    91e4:	stmdavs	r2, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    91e8:	andscs	pc, sl, r2, lsr r8	; <UNPREDICTABLE>
    91ec:	svclt	0x00580513
    91f0:	ldrle	r2, [r7, #1793]!	; 0x701
    91f4:	svccs	0x0000e792
    91f8:	stccs	0, cr13, [r4], {231}	; 0xe7
    91fc:	andcs	fp, r0, #212, 30	; 0x350
    9200:	svccs	0x00012201
    9204:	andcs	fp, r0, #24, 30	; 0x60
    9208:	mvnle	r2, r0, lsl #20
    920c:	addle	r2, r5, r2, lsl #30
    9210:			; <UNDEFINED> instruction: 0xf47fe79b
    9214:			; <UNDEFINED> instruction: 0xf1a6af6c
    9218:	stfcss	f0, [r4], {53}	; 0x35
    921c:			; <UNDEFINED> instruction: 0xf181fab1
    9220:	cmpne	r1, pc, asr #20
    9224:	ldrdcs	fp, [r0, -r8]
    9228:			; <UNDEFINED> instruction: 0xf43f2900
    922c:	strb	sl, [sl, -r0, ror #30]
    9230:	ldrdeq	pc, [r0], -r9
    9234:	b	ff4c7224 <sunique@@Base+0xff497e64>
    9238:	stmdacs	r3, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp}
    923c:	ldm	pc, {r1, r3, r4, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9240:	ldmdbcc	r9!, {ip, sp, lr, pc}
    9244:			; <UNDEFINED> instruction: 0xf8d90202
    9248:			; <UNDEFINED> instruction: 0xf7fa0000
    924c:	mcrrne	10, 12, lr, r1, cr8
    9250:	blls	17d29c <sunique@@Base+0x14dedc>
    9254:	ldmdavs	r9, {r2, r3, r4, r5, r6, r7, r9, sp}
    9258:	andls	r2, r0, #-67108861	; 0xfc000003
    925c:	andls	r9, r1, r9, lsl #20
    9260:	tstcs	r1, r8, lsl #12
    9264:	b	7c7254 <sunique@@Base+0x797e94>
    9268:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    926c:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9270:			; <UNDEFINED> instruction: 0xf47f3001
    9274:			; <UNDEFINED> instruction: 0x4647af7f
    9278:			; <UNDEFINED> instruction: 0xf0032000
    927c:	stmdbls	r7, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    9280:	stmdavs	fp, {r3, fp, ip, pc}
    9284:	blcc	63294 <sunique@@Base+0x33ed4>
    9288:	bcc	612bc <sunique@@Base+0x31efc>
    928c:	stmdblt	fp!, {r1, sp, lr}
    9290:	ldmpl	fp!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
    9294:	blcs	23308 <ruserpass_rcsid@@Base+0x198c>
    9298:	addshi	pc, r3, r0, asr #32
    929c:	ldmpl	fp!, {r2, r4, r6, r8, r9, fp, lr}^
    92a0:	bllt	1ae3314 <sunique@@Base+0x1ab3f54>
    92a4:	vhadd.s8	d18, d0, d4
    92a8:			; <UNDEFINED> instruction: 0xf8cb13a5
    92ac:	andlt	r3, pc, r0
    92b0:	svchi	0x00f0e8bd
    92b4:	ldrdeq	pc, [r0], -r9
    92b8:	b	fe4472a8 <sunique@@Base+0xfe417ee8>
    92bc:	sbcsle	r1, sl, r3, asr #24
    92c0:	rscscs	r9, lr, #5120	; 0x1400
    92c4:	mvnscs	r6, #1638400	; 0x190000
    92c8:	andls	r9, r1, r0, lsl #4
    92cc:	strb	r9, [r7, sl, lsl #20]
    92d0:	strcs	r4, [r3, -sl, asr #20]
    92d4:			; <UNDEFINED> instruction: 0xf8589b04
    92d8:	ldrbpl	r2, [r1], #2
    92dc:	bmi	1282fb8 <sunique@@Base+0x1253bf8>
    92e0:	stmdbls	fp, {r0, sp}
    92e4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    92e8:			; <UNDEFINED> instruction: 0xf7fa6812
    92ec:	ldrbt	lr, [r7], sl, asr #19
    92f0:	andcs	r4, r0, #70656	; 0x11400
    92f4:	ldmpl	fp!, {r2, sp}^
    92f8:	andlt	r6, pc, sl, lsl r0	; <UNPREDICTABLE>
    92fc:	svchi	0x00f0e8bd
    9300:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    9304:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9308:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    930c:			; <UNDEFINED> instruction: 0xf7fa6818
    9310:	strb	lr, [r7, r8, lsr #16]
    9314:	andcs	r4, sl, r8, lsr fp
    9318:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    931c:			; <UNDEFINED> instruction: 0xf7fa6821
    9320:	stmdavs	r0!, {r1, r2, r4, r9, fp, sp, lr, pc}
    9324:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9328:	blls	383024 <sunique@@Base+0x353c64>
    932c:	blcs	1ac50 <accounthelp@@Base+0xb320>
    9330:	stmdbls	r7, {r1, r5, r7, ip, lr, pc}
    9334:	stmdavs	fp, {r3, fp, ip, pc}
    9338:	blcc	63348 <sunique@@Base+0x33f88>
    933c:	bcc	61370 <sunique@@Base+0x31fb0>
    9340:	stmdblt	fp!, {r1, sp, lr}
    9344:			; <UNDEFINED> instruction: 0xf8584b2e
    9348:	ldmdavs	fp, {r0, r1, ip, sp}
    934c:	teqle	r8, r0, lsl #22
    9350:	ldrdcs	r2, [r0], -sp
    9354:	andcc	pc, r0, fp, asr #17
    9358:	cdpcs	7, 3, cr14, cr1, cr9, {5}
    935c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9360:	eorvc	r4, fp, r7, asr #12
    9364:	bmi	a3d378 <sunique@@Base+0xa0dfb8>
    9368:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    936c:	stmdals	r7, {r0, r1, r4, sp, lr}
    9370:	stmdavs	r1, {r3, sl, fp, ip, pc}
    9374:	cdpne	8, 4, cr6, cr10, cr3, {1}
    9378:	blcc	61388 <sunique@@Base+0x31fc8>
    937c:	ldmdblt	sl, {r0, r1, r5, sp, lr}
    9380:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    9384:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    9388:	ldrdcs	pc, [r0], -fp
    938c:			; <UNDEFINED> instruction: 0x13a5f240
    9390:	addsmi	r9, r8, #12, 16	; 0xc0000
    9394:	addsmi	fp, sl, #24, 30	; 0x60
    9398:			; <UNDEFINED> instruction: 0xf1a6d004
    939c:	andlt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    93a0:	svchi	0x00f0e8bd
    93a4:	andcs	r9, r0, r7, lsl #24
    93a8:			; <UNDEFINED> instruction: 0xf0036021
    93ac:	stmdavs	r3!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    93b0:	eorvs	r3, r3, r1, lsl #22
    93b4:	mvnsle	r2, r0, lsl #22
    93b8:	ldmpl	fp!, {r0, r4, r8, r9, fp, lr}^
    93bc:	blcs	23430 <ruserpass_rcsid@@Base+0x1ab4>
    93c0:	andcs	sp, r2, fp, ror #1
    93c4:	blx	ff9c53da <sunique@@Base+0xff99601a>
    93c8:			; <UNDEFINED> instruction: 0x00017cbc
    93cc:	andeq	r0, r0, r0, lsr #6
    93d0:	ldrdeq	r0, [r0], -ip
    93d4:	andeq	r0, r0, r4, ror r2
    93d8:	muleq	r0, ip, ip
    93dc:	andeq	r0, r0, r8, ror #5
    93e0:	andeq	r6, r0, ip, asr #24
    93e4:	andeq	r6, r0, ip, lsr ip
    93e8:	andeq	r0, r0, r0, asr #4
    93ec:	andeq	r0, r0, r0, lsl r3
    93f0:	ldrdeq	r0, [r0], -r8
    93f4:	andeq	r0, r0, ip, asr r2
    93f8:	andeq	r0, r0, r0, lsr #5
    93fc:			; <UNDEFINED> instruction: 0x000002b4
    9400:	andeq	r0, r0, r0, asr #5
    9404:	muleq	r0, r8, r2
    9408:	andeq	r0, r0, r4, lsl r2
    940c:	andeq	r6, r0, r6, lsr #19
    9410:	svcmi	0x00f0e92d
    9414:	cfstr64vc	mvdx15, [r1, #-692]	; 0xfffffd4c
    9418:			; <UNDEFINED> instruction: 0x760cf8df
    941c:			; <UNDEFINED> instruction: 0xf8df2400
    9420:	cfmadd32ge	mvax0, mvfx3, mvfx8, mvfx12
    9424:			; <UNDEFINED> instruction: 0xf8df447f
    9428:			; <UNDEFINED> instruction: 0xf04f5608
    942c:	strmi	r0, [r3], r0, lsl #17
    9430:	ldrbtmi	r5, [sp], #-2299	; 0xfffff705
    9434:	tstls	r4, r2, asr #12
    9438:	strtmi	r4, [r1], -r8, lsr #12
    943c:			; <UNDEFINED> instruction: 0xf04f681b
    9440:			; <UNDEFINED> instruction: 0x970339ff
    9444:	eorsvs	sl, r4, r6, lsl pc
    9448:	beq	8558c <sunique@@Base+0x561cc>
    944c:			; <UNDEFINED> instruction: 0xf8cd93bf
    9450:			; <UNDEFINED> instruction: 0xf7fa9024
    9454:			; <UNDEFINED> instruction: 0xf8dfe8fc
    9458:	ldmdage	r7, {r2, r3, r4, r6, r7, r8, sl, ip, sp}
    945c:	tstls	r6, #2063597568	; 0x7b000000
    9460:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9464:	ldrbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    9468:	addmi	pc, r4, r7, asr #17
    946c:	svcls	0x00032122
    9470:	ldfeqd	f7, [r8], #-52	; 0xffffffcc
    9474:	ldrtmi	r9, [r3], -lr, lsl #2
    9478:			; <UNDEFINED> instruction: 0x46629411
    947c:			; <UNDEFINED> instruction: 0x46219412
    9480:	stmib	sp, {r0, r2, r4, sl, ip, pc}^
    9484:	ldmdapl	pc!, {r0, r1, r4, sl, lr}	; <UNPREDICTABLE>
    9488:			; <UNDEFINED> instruction: 0xf8cd4658
    948c:	ldmdavs	pc!, {r6, sp, pc}	; <UNPREDICTABLE>
    9490:			; <UNDEFINED> instruction: 0xf7fa970f
    9494:	tstlt	r0, #116, 18	; 0x1d0000
    9498:			; <UNDEFINED> instruction: 0xf8df9f03
    949c:	ldmpl	fp!, {r5, r7, r8, sl, ip, sp}^
    94a0:			; <UNDEFINED> instruction: 0xf7f9681d
    94a4:			; <UNDEFINED> instruction: 0xf8dfef70
    94a8:			; <UNDEFINED> instruction: 0x465b2598
    94ac:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
    94b0:	strtmi	r9, [r8], -r0
    94b4:	ldm	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94b8:	strcc	pc, [r8, #2271]	; 0x8df
    94bc:	ldmpl	fp!, {r5, r9, sl, lr}^
    94c0:	andls	pc, r0, r3, asr #17
    94c4:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    94c8:	bls	fefef8dc <sunique@@Base+0xfefc051c>
    94cc:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    94d0:			; <UNDEFINED> instruction: 0xf040429a
    94d4:			; <UNDEFINED> instruction: 0xf50d8297
    94d8:	pop	{r0, r6, r8, sl, fp, ip, sp, lr}
    94dc:	ldmdavs	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    94e0:	streq	pc, [r0], #261	; 0x105
    94e4:	strbmi	r4, [r3], -r7, lsl #12
    94e8:	ldmdbvs	r2!, {r3, r5, r9, sl, lr}
    94ec:			; <UNDEFINED> instruction: 0x96076971
    94f0:	svc	0x00f0f7f9
    94f4:			; <UNDEFINED> instruction: 0x462069b1
    94f8:	addvc	pc, r0, #1325400064	; 0x4f000000
    94fc:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9500:	cmnvc	pc, r5, lsl #17	; <UNPREDICTABLE>
    9504:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9508:	stcls	6, cr4, [r3, #-228]	; 0xffffff1c
    950c:			; <UNDEFINED> instruction: 0xf8dfa85c
    9510:	stmiapl	sl!, {r2, r3, r4, r5, r8, sl, ip, sp}
    9514:	stmiapl	fp!, {r2, r4, sp, lr}^
    9518:	andls	r6, ip, #1703936	; 0x1a0000
    951c:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9520:	stmdacs	r0, {r1, r9, sl, lr}
    9524:	rsbshi	pc, r0, #64	; 0x40
    9528:	ldmdage	ip, {r0, r1, r9, sl, fp, ip, pc}^
    952c:	ldrmi	pc, [ip, #-2271]	; 0xfffff721
    9530:			; <UNDEFINED> instruction: 0xf8df2101
    9534:			; <UNDEFINED> instruction: 0xf8df351c
    9538:	ldmdbpl	r4!, {r2, r3, r4, r8, sl, ip, lr}
    953c:	eorvs	r4, r0, sp, ror r4
    9540:	stmdahi	r8!, {r2, r4, r5, r6, r7, fp, ip, lr}
    9544:	strmi	r6, [fp], #-2083	; 0xfffff7dd
    9548:			; <UNDEFINED> instruction: 0xf7fa6023
    954c:	stmdavs	r3!, {r2, r5, r8, fp, sp, lr, pc}
    9550:			; <UNDEFINED> instruction: 0xf8b5aa09
    9554:	blcc	6d55c <sunique@@Base+0x3e19c>
    9558:	andsvs	r6, r0, r3, lsr #32
    955c:			; <UNDEFINED> instruction: 0xf8dfb933
    9560:	ldmpl	r3!, {r3, r4, r5, r6, r7, sl, ip, sp}^
    9564:	blcs	235d8 <ruserpass_rcsid@@Base+0x1c5c>
    9568:	bichi	pc, pc, r0, asr #32
    956c:	blcs	30198 <sunique@@Base+0xdd8>
    9570:	rscshi	pc, r3, r0, asr #5
    9574:	svceq	0x0002f1b9
    9578:	rscshi	pc, r2, r0
    957c:	svceq	0x000af1b9
    9580:			; <UNDEFINED> instruction: 0xf8dfd104
    9584:	bls	1168ec <sunique@@Base+0xe752c>
    9588:	subshi	r4, sl, fp, ror r4
    958c:	ldrbpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    9590:	ldmdbge	r6, {r0, r3, r4, r5, r9, fp, sp, pc}
    9594:	ldrbtmi	r2, [sp], #-14
    9598:	strblt	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    959c:	stmiavc	r0, {r0, r2, r8, sl, ip, sp, lr, pc}^
    95a0:	svc	0x0092f7f9
    95a4:	strbmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    95a8:			; <UNDEFINED> instruction: 0xf8df200a
    95ac:			; <UNDEFINED> instruction: 0xf7f964c0
    95b0:	ldrbtmi	lr, [fp], #3890	; 0xf32
    95b4:	strlt	lr, [r5, #-2509]	; 0xfffff633
    95b8:	stcls	6, cr4, [r7, #-780]	; 0xfffffcf4
    95bc:	ldrdhi	pc, [ip], -sp
    95c0:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    95c4:	stmdahi	r3!, {r0, r1, r2, r3, r6, r9, sl, lr}
    95c8:	stmdals	r9, {r0, r5, r9, sl, lr}
    95cc:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    95d0:	svclt	0x000c2b02
    95d4:	andscs	r2, ip, #16, 4
    95d8:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95dc:	vmlal.s8	q1, d0, d0
    95e0:	andcs	r8, r0, r9, ror #1
    95e4:	svc	0x0016f7f9
    95e8:	ldmdbge	r9!, {r9, sp}
    95ec:			; <UNDEFINED> instruction: 0xf7f9200e
    95f0:			; <UNDEFINED> instruction: 0xf7faef6c
    95f4:	stmdavs	r3, {r1, r2, r3, fp, sp, lr, pc}
    95f8:	blcs	11b004 <sunique@@Base+0xebc44>
    95fc:	cmncs	lr, #4, 30
    9600:	stccs	0, cr6, [r0, #-12]
    9604:	adcshi	pc, r1, r0
    9608:	blcs	23dbc <ruserpass_rcsid@@Base+0x2440>
    960c:	adchi	pc, sp, r0
    9610:			; <UNDEFINED> instruction: 0xf8d96868
    9614:	stmdacs	r2, {sp, pc}
    9618:	stmdacs	sl, {r1, r3, r4, r5, r6, ip, lr, pc}
    961c:			; <UNDEFINED> instruction: 0xf8dfd112
    9620:			; <UNDEFINED> instruction: 0x232e741c
    9624:	ldrbmi	r9, [sl], -r6, lsl #18
    9628:	andvc	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    962c:	ldmdavs	pc!, {r3, r8, ip, sp}	; <UNPREDICTABLE>
    9630:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9634:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9638:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    963c:	ldrtmi	r4, [r8], -r3, lsl #12
    9640:	ldmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9644:			; <UNDEFINED> instruction: 0xf8c92000
    9648:			; <UNDEFINED> instruction: 0xf8dfa000
    964c:			; <UNDEFINED> instruction: 0xf7f97428
    9650:	stmibvs	sp!, {r2, r5, r8, r9, sl, fp, sp, lr, pc}^
    9654:	ldrbtmi	r2, [pc], #-896	; 965c <__snprintf_chk@plt+0x5e50>
    9658:	ldrdcs	lr, [r4, -r5]
    965c:			; <UNDEFINED> instruction: 0xf7f94638
    9660:	ldmdahi	fp!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    9664:	andle	r2, r1, r2, lsl #22
    9668:	tstle	r1, sl, lsl #22
    966c:	rsbshi	r9, fp, r4, lsl #22
    9670:	stmdacs	r2, {r3, r5, r6, fp, sp, lr}
    9674:	stmdacs	sl, {r0, r2, r3, r4, r6, ip, lr, pc}
    9678:	bmi	ffffdac8 <sunique@@Base+0xfffce708>
    967c:	ldmibmi	pc!, {r1, r2, r3, r5, r8, r9, sp}^	; <UNPREDICTABLE>
    9680:	andvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9684:			; <UNDEFINED> instruction: 0xf5014479
    9688:	smlabtcc	r8, r0, r2, r7
    968c:			; <UNDEFINED> instruction: 0xf7fa683f
    9690:	bmi	fff03888 <sunique@@Base+0xffed44c8>
    9694:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    9698:	ldrtmi	r4, [r8], -r3, lsl #12
    969c:	stmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96a0:	svcge	0x00094beb
    96a4:			; <UNDEFINED> instruction: 0xf8589809
    96a8:			; <UNDEFINED> instruction: 0xf8d99003
    96ac:	movwcc	r3, #4096	; 0x1000
    96b0:	andcc	pc, r0, r9, asr #17
    96b4:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96b8:	mrscs	r2, R9_usr
    96bc:			; <UNDEFINED> instruction: 0xf7fa6868
    96c0:			; <UNDEFINED> instruction: 0xf8d9e86a
    96c4:	blcc	556cc <sunique@@Base+0x2630c>
    96c8:	andcc	pc, r0, r9, asr #17
    96cc:	stmdavs	pc!, {r3, r4, r5, sp, lr}^	; <UNPREDICTABLE>
    96d0:	blmi	ff877ba4 <sunique@@Base+0xff8487e4>
    96d4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    96d8:	blcs	2374c <ruserpass_rcsid@@Base+0x1dd0>
    96dc:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    96e0:	blcs	3030c <sunique@@Base+0xf4c>
    96e4:	svcge	0x006ff6bf
    96e8:	ldrbtmi	r4, [r8], #-2278	; 0xfffff71a
    96ec:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    96f0:			; <UNDEFINED> instruction: 0xf7fa9808
    96f4:	blmi	ff5037f4 <sunique@@Base+0xff4d4434>
    96f8:	rscscc	pc, pc, #79	; 0x4f
    96fc:	stmiapl	fp, {r0, r1, r8, fp, ip, pc}^
    9700:	blmi	ff4a1770 <sunique@@Base+0xff4723b0>
    9704:	stmdbls	r3, {sp}
    9708:	stmiapl	fp, {r2, r3, r9, fp, ip, pc}^
    970c:			; <UNDEFINED> instruction: 0xe6d9601a
    9710:			; <UNDEFINED> instruction: 0xf5064fca
    9714:	lfmne	f7, 4, [r1, #-768]!	; 0xfffffd00
    9718:			; <UNDEFINED> instruction: 0xf858232e
    971c:	ldmdavs	pc!, {r0, r1, r2, ip, sp, lr}	; <UNPREDICTABLE>
    9720:	ldmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9724:	tstcs	r1, r5, lsl #20
    9728:	ldrtmi	r4, [r8], -r3, lsl #12
    972c:	svc	0x00baf7f9
    9730:	bmi	ff483558 <sunique@@Base+0xff454198>
    9734:	ldmibmi	r4, {r1, r2, r3, r5, r8, r9, sp}^
    9738:	andvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    973c:			; <UNDEFINED> instruction: 0xf5014479
    9740:	smlabtcc	r4, r0, r2, r7
    9744:			; <UNDEFINED> instruction: 0xf7fa683f
    9748:	bmi	ff4437d0 <sunique@@Base+0xff414410>
    974c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    9750:	ldrtmi	r4, [r8], -r3, lsl #12
    9754:	svc	0x00a6f7f9
    9758:	stmiami	sp, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    975c:			; <UNDEFINED> instruction: 0xe7c54478
    9760:	bls	11c698 <sunique@@Base+0xed2d8>
    9764:	subshi	r4, sl, fp, ror r4
    9768:	stmiami	fp, {r4, r8, r9, sl, sp, lr, pc}^
    976c:			; <UNDEFINED> instruction: 0xf7f94478
    9770:	stmdals	r8, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    9774:	svc	0x00fcf7f9
    9778:			; <UNDEFINED> instruction: 0xf04f9903
    977c:	blmi	fec56380 <sunique@@Base+0xfec26fc0>
    9780:	cdpls	13, 0, cr10, cr3, cr9, {0}
    9784:	stmiapl	fp, {r3, r5, fp, sp, lr}^
    9788:	blmi	fec617f8 <sunique@@Base+0xfec32438>
    978c:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    9790:	eorvs	r3, r3, r1, lsl #6
    9794:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9798:			; <UNDEFINED> instruction: 0xf04f6823
    979c:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
    97a0:	eorvs	r4, r3, r3, lsl r4
    97a4:			; <UNDEFINED> instruction: 0xd1ac2b00
    97a8:	ldmpl	r3!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
    97ac:	blcs	23820 <ruserpass_rcsid@@Base+0x1ea4>
    97b0:	adc	sp, sl, r7, lsr #1
    97b4:	andcs	r4, r0, fp, asr #12
    97b8:			; <UNDEFINED> instruction: 0x461f46b9
    97bc:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    97c0:	ldmdbge	r9!, {r9, sp}
    97c4:			; <UNDEFINED> instruction: 0xf7f9200e
    97c8:	ldmibmi	r4!, {r7, r9, sl, fp, sp, lr, pc}
    97cc:	ldmdavs	r8!, {r0, r1, r3, r8, r9, fp, sp, pc}
    97d0:	strcs	r4, [r0], #1145	; 0x479
    97d4:	bicsvc	pc, r8, r1, lsl #10
    97d8:	strls	r4, [fp], #-1562	; 0xfffff9e6
    97dc:	svc	0x00bcf7f9
    97e0:	vmlal.s8	q9, d0, d0
    97e4:	stmdals	r8, {r1, r4, r6, r7, pc}
    97e8:			; <UNDEFINED> instruction: 0xf7f9b108
    97ec:	blge	2c56fc <sunique@@Base+0x29633c>
    97f0:	svceq	0x0002f1b9
    97f4:	andseq	pc, r0, #79	; 0x4f
    97f8:			; <UNDEFINED> instruction: 0xf000601a
    97fc:	stmdals	r3, {r0, r2, r5, r6, r7, pc}
    9800:	blmi	fe9dc254 <sunique@@Base+0xfe9ace94>
    9804:	stmdavs	sl, {r0, r7, fp, ip, lr}
    9808:	andvs	r3, sl, r1, lsl #4
    980c:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
    9810:			; <UNDEFINED> instruction: 0xf7f9b108
    9814:	blmi	fe90556c <sunique@@Base+0xfe8d61ac>
    9818:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    981c:	tstlt	r8, r8, lsl r8
    9820:	svc	0x004cf7f9
    9824:	stmibmi	r0!, {r0, r3, sl, fp, sp, pc}
    9828:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    982c:	stcl	7, cr15, [lr, #-996]	; 0xfffffc1c
    9830:	bls	dc6a4 <sunique@@Base+0xad2e4>
    9834:			; <UNDEFINED> instruction: 0x601858d3
    9838:			; <UNDEFINED> instruction: 0xf0002800
    983c:	stmdals	r9, {r0, r1, r2, r3, r5, r7, pc}
    9840:			; <UNDEFINED> instruction: 0xf7f9ac09
    9844:	strmi	lr, [r5], -ip, lsl #28
    9848:			; <UNDEFINED> instruction: 0xf7f96820
    984c:	ldmibmi	r7, {r3, r9, sl, fp, sp, lr, pc}
    9850:			; <UNDEFINED> instruction: 0xf7f94479
    9854:	blmi	fe504d4c <sunique@@Base+0xfe4d598c>
    9858:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    985c:	svclt	0x00a82d00
    9860:	andsvs	r2, r8, r0, lsl #16
    9864:	adcshi	pc, pc, r0
    9868:			; <UNDEFINED> instruction: 0xf04f9803
    986c:	bmi	1dd6070 <sunique@@Base+0x1da6cb0>
    9870:	blmi	1dedc9c <sunique@@Base+0x1dbe8dc>
    9874:	stmdbls	ip, {r1, r7, fp, ip, lr}
    9878:	stmiapl	r2, {r0, r4, sp, lr}^
    987c:	blcc	638d0 <sunique@@Base+0x34510>
    9880:	stmdblt	fp!, {r0, r1, r4, sp, lr}
    9884:	bls	dc65c <sunique@@Base+0xad29c>
    9888:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    988c:	teqle	ip, r0, lsl #22
    9890:	bls	dc6a4 <sunique@@Base+0xad2e4>
    9894:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9898:	eorsle	r2, r9, r0, lsl #22
    989c:	ldmpl	r3, {r0, r7, r8, r9, fp, lr}^
    98a0:	blcs	23914 <ruserpass_rcsid@@Base+0x1f98>
    98a4:	blmi	fe0bd97c <sunique@@Base+0xfe08e5bc>
    98a8:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    98ac:	cmplt	r3, fp, lsl r8
    98b0:	andcs	r9, r1, r3, lsl #20
    98b4:	ldmdbmi	pc!, {r2, r5, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    98b8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    98bc:			; <UNDEFINED> instruction: 0xf7f9681a
    98c0:	andcs	lr, r0, r0, ror #29
    98c4:	blx	fe8c78ca <sunique@@Base+0xfe89850a>
    98c8:	stclle	8, cr2, [fp, #-8]!
    98cc:	bmi	18314e0 <sunique@@Base+0x1802120>
    98d0:	ldmpl	ip!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}
    98d4:	andcc	r6, r1, #2228224	; 0x220000
    98d8:	ldmpl	lr!, {r1, r5, sp, lr}^
    98dc:			; <UNDEFINED> instruction: 0xf7f96830
    98e0:	blmi	1c454a0 <sunique@@Base+0x1c160e0>
    98e4:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    98e8:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    98ec:	andcs	r6, r0, #2293760	; 0x230000
    98f0:	blcc	619c0 <sunique@@Base+0x32600>
    98f4:	eorvs	r6, r3, sl, lsr #32
    98f8:			; <UNDEFINED> instruction: 0xf47f2b00
    98fc:	blmi	15b54f4 <sunique@@Base+0x1586134>
    9900:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9904:			; <UNDEFINED> instruction: 0xf43f2b00
    9908:	strdcs	sl, [r2], -r6
    990c:			; <UNDEFINED> instruction: 0xf942f003
    9910:	andscs	r9, r4, #3, 28	; 0x30
    9914:	tstcs	r1, r9, asr #22
    9918:	ldmpl	r3!, {r0, r1, r2, r5, r6, fp, lr}^
    991c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9920:	ldcl	7, cr15, [lr, #996]	; 0x3e4
    9924:	ldmpl	r5!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    9928:	orrlt	r6, r8, r8, lsr #16
    992c:	ldmpl	r4!, {r3, r6, r8, r9, fp, lr}^
    9930:	movwcc	r6, #6179	; 0x1823
    9934:			; <UNDEFINED> instruction: 0xf7f96023
    9938:	stmdavs	r3!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    993c:	eorvs	r2, sl, r0, lsl #4
    9940:	eorvs	r3, r3, r1, lsl #22
    9944:	blmi	1137dd8 <sunique@@Base+0x1108a18>
    9948:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    994c:	bicsle	r2, ip, r0, lsl #22
    9950:			; <UNDEFINED> instruction: 0x9e034b54
    9954:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    9958:			; <UNDEFINED> instruction: 0xf43f2800
    995c:	blmi	f35494 <sunique@@Base+0xf060d4>
    9960:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    9964:	eorvs	r3, r3, r1, lsl #6
    9968:	mcr	7, 5, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    996c:	andcs	r6, r0, #2293760	; 0x230000
    9970:	blcc	61a20 <sunique@@Base+0x32660>
    9974:	blcs	21a08 <ruserpass_rcsid@@Base+0x8c>
    9978:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {3}
    997c:	ldmpl	r3!, {r1, r2, r4, r5, r8, r9, fp, lr}^
    9980:	blcs	239f4 <ruserpass_rcsid@@Base+0x2078>
    9984:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
    9988:	stmdami	ip, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    998c:			; <UNDEFINED> instruction: 0xf7f94478
    9990:	stmdals	r8, {r2, r7, r8, sl, fp, sp, lr, pc}
    9994:			; <UNDEFINED> instruction: 0xf47f2800
    9998:	strbt	sl, [sp], sp, ror #29
    999c:			; <UNDEFINED> instruction: 0xf7f96820
    99a0:	strb	lr, [ip, -r4, lsr #30]
    99a4:	strcs	sl, [r1], #-2573	; 0xfffff5f3
    99a8:	stmdals	r9, {r2, r8, sp}
    99ac:	tstls	r0, r3, lsl r6
    99b0:	strtmi	r2, [r1], -sl, lsl #4
    99b4:			; <UNDEFINED> instruction: 0xf7f9940d
    99b8:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    99bc:	blmi	8c0620 <sunique@@Base+0x891260>
    99c0:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    99c4:	ldrb	r6, [sp, #-2072]!	; 0xfffff7e8
    99c8:	andcs	r2, r1, #4, 8	; 0x4000000
    99cc:	tstcs	r0, r9, lsl #16
    99d0:			; <UNDEFINED> instruction: 0xf7f99400
    99d4:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    99d8:	svcge	0x0011f6bf
    99dc:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    99e0:	ldcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    99e4:	strtmi	lr, [r8], -fp, lsl #14
    99e8:	mrc	7, 7, APSR_nzcv, cr14, cr9, {7}
    99ec:	blmi	d836e4 <sunique@@Base+0xd54324>
    99f0:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    99f4:	blcs	23a68 <ruserpass_rcsid@@Base+0x20ec>
    99f8:	ldmdami	r3!, {r0, r5, r6, r7, ip, lr, pc}
    99fc:			; <UNDEFINED> instruction: 0xf7f94478
    9a00:	ldrb	lr, [ip, ip, asr #26]
    9a04:	ldcl	7, cr15, [sl], #996	; 0x3e4
    9a08:	ldmdavs	sl, {r0, r3, r8, r9, fp, sp, pc}
    9a0c:	blle	94214 <sunique@@Base+0x64e54>
    9a10:			; <UNDEFINED> instruction: 0xf7f96818
    9a14:	stmdals	r3, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    9a18:	blmi	311e24 <sunique@@Base+0x2e2a64>
    9a1c:	stmiapl	r3, {r2, r3, r9, fp, ip, pc}^
    9a20:	andsvs	r4, sl, r0, lsl r6
    9a24:	mrc	7, 2, APSR_nzcv, cr6, cr9, {7}
    9a28:			; <UNDEFINED> instruction: 0x000178b0
    9a2c:	andeq	r0, r0, r0, lsl r2
    9a30:	ldrdeq	fp, [r1], -r2
    9a34:			; <UNDEFINED> instruction: 0xfffff841
    9a38:	andeq	r0, r0, r4, asr #4
    9a3c:	andeq	r0, r0, r8, asr #4
    9a40:	andeq	r6, r0, lr, lsr r8
    9a44:	andeq	r0, r0, r0, lsl r3
    9a48:	muleq	r0, r8, r2
    9a4c:	andeq	r0, r0, r4, lsr #4
    9a50:	andeq	r0, r0, r4, ror r2
    9a54:	andeq	fp, r1, r8, asr #9
    9a58:	andeq	r0, r0, r0, asr #5
    9a5c:	andeq	fp, r1, ip, ror r4
    9a60:	andeq	fp, r1, lr, ror #8
    9a64:	andeq	r6, r0, r6, asr r7
    9a68:	andeq	fp, r1, r4, asr #8
    9a6c:	andeq	fp, r1, r2, asr #8
    9a70:	andeq	r6, r0, lr, asr #13
    9a74:	andeq	fp, r1, lr, lsr #7
    9a78:	andeq	r0, r0, r0, lsr #5
    9a7c:	andeq	fp, r1, r0, lsl #7
    9a80:	muleq	r0, r2, r6
    9a84:	andeq	r6, r0, r2, lsl r6
    9a88:	andeq	fp, r1, r8, asr #5
    9a8c:	ldrdeq	r6, [r0], -sl
    9a90:	andeq	r6, r0, r0, lsr #11
    9a94:	andeq	fp, r1, r0, lsr #5
    9a98:	andeq	r6, r0, ip, asr #11
    9a9c:	andeq	fp, r1, r4, lsr r2
    9aa0:	andeq	r0, r0, r0, lsr #6
    9aa4:	ldrdeq	r0, [r0], -ip
    9aa8:	andeq	r6, r0, r2, lsl r2
    9aac:	andeq	r4, r0, ip, lsl #25
    9ab0:	ldrdeq	r0, [r0], -r8
    9ab4:	ldrdeq	r4, [r0], -r6
    9ab8:	andeq	r6, r0, r0, asr #8
    9abc:			; <UNDEFINED> instruction: 0x000063bc
    9ac0:	andeq	r6, r0, r2, asr #3
    9ac4:	andeq	r0, r0, r8, lsr #4
    9ac8:	andeq	r6, r0, r8, ror r3
    9acc:	push	{r0, r1, r2, r3, sl, ip, sp, pc}
    9ad0:	strdlt	r4, [r2], r0
    9ad4:	bmi	17dcc54 <sunique@@Base+0x17ad894>
    9ad8:	blmi	17dacd0 <sunique@@Base+0x17ab910>
    9adc:			; <UNDEFINED> instruction: 0xf8549f0a
    9ae0:			; <UNDEFINED> instruction: 0xf8d88002
    9ae4:	andls	r2, r1, #0
    9ae8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9aec:	cmple	r5, r0, lsl #22
    9af0:			; <UNDEFINED> instruction: 0xf8544b5a
    9af4:			; <UNDEFINED> instruction: 0xf8daa003
    9af8:	stccs	0, cr5, [r0, #-0]
    9afc:	ldmdbmi	r8, {r0, r4, r5, r6, ip, lr, pc}^
    9b00:			; <UNDEFINED> instruction: 0xf8df4628
    9b04:			; <UNDEFINED> instruction: 0xf10dc160
    9b08:	ldrtmi	r0, [sl], -ip, lsr #28
    9b0c:	tstcs	r1, r5, ror #16
    9b10:	stmdavs	lr!, {r0, r1, r4, r5, r6, r9, sl, lr}
    9b14:	eorvs	r4, lr, lr, lsl #8
    9b18:	andls	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    9b1c:	and	pc, r0, sp, asr #17
    9b20:	ldrdvs	pc, [r0], -r9
    9b24:			; <UNDEFINED> instruction: 0xf8c9440e
    9b28:			; <UNDEFINED> instruction: 0xf7f96000
    9b2c:	stmdami	lr, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    9b30:	ldrdcc	pc, [r0], -sl
    9b34:	tstcs	r1, r2, lsl #4
    9b38:			; <UNDEFINED> instruction: 0xf7f94478
    9b3c:			; <UNDEFINED> instruction: 0xf8daecd2
    9b40:			; <UNDEFINED> instruction: 0xf7f90000
    9b44:	andcc	lr, r1, lr, lsl #24
    9b48:	blmi	123dcc8 <sunique@@Base+0x120e908>
    9b4c:	stmdbmi	r8, {r3, r4, r5, r9, sl, lr}^
    9b50:	stmiapl	r3!, {r0, r9, sp}^
    9b54:	andsvs	r4, sl, r9, ror r4
    9b58:	bl	ff5c7b44 <sunique@@Base+0xff598784>
    9b5c:			; <UNDEFINED> instruction: 0xf080fab0
    9b60:			; <UNDEFINED> instruction: 0xf7ff0940
    9b64:	stmdavs	fp!, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
    9b68:	ldrdcs	pc, [r0], -r9
    9b6c:	eorvs	r3, fp, r1, lsl #22
    9b70:			; <UNDEFINED> instruction: 0xf8c93a01
    9b74:	mrslt	r2, (UNDEF: 75)
    9b78:			; <UNDEFINED> instruction: 0xf8d89a01
    9b7c:	addsmi	r3, sl, #0
    9b80:	andlt	sp, r2, r3, ror #2
    9b84:			; <UNDEFINED> instruction: 0x47f0e8bd
    9b88:	ldrbmi	fp, [r0, -r4]!
    9b8c:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, fp, lr}^
    9b90:	blcs	23c04 <ruserpass_rcsid@@Base+0x2288>
    9b94:	strdcs	sp, [r2], -r0
    9b98:			; <UNDEFINED> instruction: 0xfffcf002
    9b9c:	andcs	r4, r1, r6, lsr r9
    9ba0:	ldrbtmi	sl, [r9], #-3339	; 0xfffff2f5
    9ba4:	stcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    9ba8:	andcs	r4, r5, #52, 16	; 0x340000
    9bac:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    9bb0:			; <UNDEFINED> instruction: 0xf7f99500
    9bb4:	mvnslt	lr, r8, lsl #28
    9bb8:			; <UNDEFINED> instruction: 0x462b4831
    9bbc:	tstcs	r1, sl, lsr r6
    9bc0:	stmdavs	r8!, {r0, r2, r5, fp, ip, lr}
    9bc4:	stcl	7, cr15, [r8], #996	; 0x3e4
    9bc8:			; <UNDEFINED> instruction: 0xf7f9200a
    9bcc:	stmdavs	r8!, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    9bd0:	bl	ff1c7bbc <sunique@@Base+0xff1987fc>
    9bd4:			; <UNDEFINED> instruction: 0xf8544b21
    9bd8:			; <UNDEFINED> instruction: 0xf8daa003
    9bdc:	stccs	0, cr5, [r0, #-0]
    9be0:	stmdami	r8!, {r0, r2, r3, r7, r8, ip, lr, pc}
    9be4:			; <UNDEFINED> instruction: 0xf7f94478
    9be8:	blmi	a04d50 <sunique@@Base+0x9d5990>
    9bec:	rscscc	pc, pc, #79	; 0x4f
    9bf0:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    9bf4:			; <UNDEFINED> instruction: 0xe7bf601a
    9bf8:	andcs	r4, r1, r4, lsr #18
    9bfc:			; <UNDEFINED> instruction: 0xf7f94479
    9c00:	blmi	805108 <sunique@@Base+0x7d5d48>
    9c04:	ldrb	r5, [pc, r5, ror #17]
    9c08:			; <UNDEFINED> instruction: 0xf0022000
    9c0c:	stmdavs	fp!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9c10:	eorvs	r3, fp, r1, lsl #22
    9c14:	blmi	5f80a8 <sunique@@Base+0x5c8ce8>
    9c18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9c1c:			; <UNDEFINED> instruction: 0xd1ba2b00
    9c20:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    9c24:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    9c28:	vpadd.i8	d20, d0, d7
    9c2c:	andcs	r1, r4, r5, lsr #5
    9c30:	andsvs	r5, sl, r3, ror #17
    9c34:	ldmdami	r7, {r5, r7, r8, r9, sl, sp, lr, pc}
    9c38:			; <UNDEFINED> instruction: 0xf7f94478
    9c3c:	blmi	444e9c <sunique@@Base+0x415adc>
    9c40:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    9c44:	bl	fe347c30 <sunique@@Base+0xfe318870>
    9c48:			; <UNDEFINED> instruction: 0xf7f9e7ee
    9c4c:	svclt	0x0000ebd8
    9c50:	strdeq	r7, [r1], -ip
    9c54:	andeq	r0, r0, r0, lsl r2
    9c58:	andeq	r0, r0, r8, lsr #4
    9c5c:	ldrdeq	r0, [r0], -ip
    9c60:	andeq	r0, r0, r4, ror r2
    9c64:	andeq	r0, r0, r8, ror #5
    9c68:	andeq	r6, r0, ip, lsl #5
    9c6c:	andeq	r0, r0, r4, lsl r2
    9c70:	andeq	r5, r0, r8, lsl #2
    9c74:	andeq	r0, r0, r0, asr #5
    9c78:	andeq	r6, r0, r2, ror #3
    9c7c:	ldrdeq	r6, [r0], -lr
    9c80:	andeq	r0, r0, r0, lsr #5
    9c84:			; <UNDEFINED> instruction: 0x000061bc
    9c88:	andeq	r0, r0, r0, lsl r3
    9c8c:	muleq	r0, r8, r1
    9c90:	ldrdeq	r0, [r0], -r8
    9c94:	andeq	r6, r0, r0, ror r0
    9c98:	svcmi	0x00f0e92d
    9c9c:	svcmi	0x00b3b09d
    9ca0:	cdpmi	5, 11, cr2, cr3, cr0, {0}
    9ca4:	ldrbtmi	sl, [pc], #-2821	; 9cac <__snprintf_chk@plt+0x64a0>
    9ca8:	bge	11cf78 <sunique@@Base+0xedbb8>
    9cac:	ldmibpl	lr!, {r0, r1, r8, fp, sp, pc}
    9cb0:	strls	r4, [r3, #-1664]	; 0xfffff980
    9cb4:	strpl	lr, [r4, #-2509]	; 0xfffff633
    9cb8:	ldmdavs	r6!, {r0, r9, sl, ip, pc}
    9cbc:			; <UNDEFINED> instruction: 0xf857961b
    9cc0:			; <UNDEFINED> instruction: 0xf8daa004
    9cc4:	strcc	r4, [r1], #-0
    9cc8:	andmi	pc, r0, sl, asr #17
    9ccc:	blx	ffac5ce0 <sunique@@Base+0xffa96920>
    9cd0:	ldrdcc	pc, [r0], -sl
    9cd4:			; <UNDEFINED> instruction: 0xf8ca3b01
    9cd8:	adcmi	r3, r8, #0
    9cdc:	sbcshi	pc, r2, r0, asr #5
    9ce0:			; <UNDEFINED> instruction: 0xf0002b00
    9ce4:	stcls	0, cr8, [r3], {200}	; 0xc8
    9ce8:	teqle	r6, r0, lsl #24
    9cec:	vmlage.f64	d4, d23, d18
    9cf0:	addlt	pc, r8, #14614528	; 0xdf0000
    9cf4:	ldrbtmi	r4, [fp], #3490	; 0xda2
    9cf8:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    9cfc:	and	r4, r4, sp, ror r4
    9d00:	mulscc	ip, sp, r8
    9d04:	strls	fp, [r3], #-2875	; 0xfffff4c5
    9d08:			; <UNDEFINED> instruction: 0xf7f9bb3c
    9d0c:	strmi	lr, [r4], -sl, lsl #22
    9d10:			; <UNDEFINED> instruction: 0xf0002800
    9d14:	strbmi	r8, [r2], -sp, lsl #1
    9d18:			; <UNDEFINED> instruction: 0x46234659
    9d1c:			; <UNDEFINED> instruction: 0xf7f92001
    9d20:			; <UNDEFINED> instruction: 0xf8d9ecb0
    9d24:	cmpcs	r0, r0
    9d28:			; <UNDEFINED> instruction: 0xf7f94630
    9d2c:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    9d30:	addshi	pc, r5, r0
    9d34:			; <UNDEFINED> instruction: 0xf7f94630
    9d38:	blge	744ea8 <sunique@@Base+0x715ae8>
    9d3c:	ldrmi	r3, [r8], #-2049	; 0xfffff7ff
    9d40:	mrrccc	8, 1, pc, r4, cr0	; <UNPREDICTABLE>
    9d44:	bicsle	r2, fp, sl, lsl #22
    9d48:			; <UNDEFINED> instruction: 0xf8002300
    9d4c:			; <UNDEFINED> instruction: 0xf89d3c54
    9d50:	blcs	15dc8 <accounthelp@@Base+0x6498>
    9d54:			; <UNDEFINED> instruction: 0x4634d0d7
    9d58:	stmmi	sl, {r0, r1, r9, sl, ip, pc}
    9d5c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9d60:	mrc2	7, 5, pc, cr4, cr15, {7}
    9d64:			; <UNDEFINED> instruction: 0xf0002803
    9d68:	stmdacs	r2, {r0, r5, r7, pc}
    9d6c:	adcshi	pc, r6, r0, asr #32
    9d70:	tstlt	r9, r5, lsl #18
    9d74:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    9d78:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    9d7c:	ldmpl	fp!, {r0, r1, r7, r8, r9, fp, lr}^
    9d80:	stccs	8, cr6, [r0], {28}
    9d84:	sbcshi	pc, r8, r0, asr #32
    9d88:	ldmpl	fp!, {r0, r7, r8, r9, fp, lr}^
    9d8c:	mcrcs	8, 0, r6, cr0, cr14, {0}
    9d90:	sbcshi	pc, r2, r0, asr #6
    9d94:			; <UNDEFINED> instruction: 0xf8df4b7f
    9d98:	ldmpl	sp!, {r9, pc}^
    9d9c:	strd	r4, [r4], -r8
    9da0:	ldrcc	r3, [r4, #-1025]	; 0xfffffbff
    9da4:			; <UNDEFINED> instruction: 0xf00042b4
    9da8:	strtmi	r8, [r9], -r7, asr #1
    9dac:			; <UNDEFINED> instruction: 0xf7f94640
    9db0:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    9db4:	ldmdbmi	r9!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9db8:			; <UNDEFINED> instruction: 0xf8da4b79
    9dbc:	ldmdapl	sp!, {sp}^
    9dc0:			; <UNDEFINED> instruction: 0xf8ca3201
    9dc4:	ldmpl	ip!, {sp}^
    9dc8:	ldmib	r4, {r1, r2, r3, r5, fp, sp, lr}^
    9dcc:	ldfnes	f3, [sl, #12]
    9dd0:			; <UNDEFINED> instruction: 0xf0c04291
    9dd4:	bmi	1cea0c4 <sunique@@Base+0x1cbad04>
    9dd8:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    9ddc:	mulsvs	r8, r2, r8
    9de0:	ldmib	r4, {r1, r3, r4, r7, pc}^
    9de4:	stmdbvs	r0!, {r1, r8, r9, ip}
    9de8:	addmi	r3, fp, #402653184	; 0x18000000
    9dec:	svclt	0x00026029
    9df0:	mlacs	r8, r4, r8, pc	; <UNPREDICTABLE>
    9df4:	andeq	pc, r2, #66	; 0x42
    9df8:	eorcs	pc, r8, r4, lsl #17
    9dfc:	ldrmi	r6, [r3], #-2466	; 0xfffff65e
    9e00:	movweq	lr, #10787	; 0x2a23
    9e04:	ldrdcs	pc, [r0], -sl
    9e08:	rscvs	r4, r3, r3, lsl #5
    9e0c:	rscscc	pc, pc, #-2147483648	; 0x80000000
    9e10:	rscvs	fp, r0, r4, lsl #31
    9e14:			; <UNDEFINED> instruction: 0xf8ca4603
    9e18:	adcvs	r2, r3, r0
    9e1c:	cmnle	r8, r0, lsl #20
    9e20:	ldmpl	fp!, {r0, r5, r6, r8, r9, fp, lr}^
    9e24:	blcs	23e98 <ruserpass_rcsid@@Base+0x251c>
    9e28:	andcs	sp, r2, r3, rrx
    9e2c:	cdp2	0, 11, cr15, cr2, cr2, {0}
    9e30:	b	fe747e1c <sunique@@Base+0xfe718a5c>
    9e34:	b	fe047e20 <sunique@@Base+0xfe018a60>
    9e38:	stmdavs	r3, {r3, r4, r8, ip, sp, pc}
    9e3c:			; <UNDEFINED> instruction: 0xf0402b00
    9e40:			; <UNDEFINED> instruction: 0x46428093
    9e44:	andcs	r4, r1, r9, lsr #12
    9e48:	ldc	7, cr15, [sl], {249}	; 0xf9
    9e4c:	ldrdcs	pc, [r0], -r9
    9e50:			; <UNDEFINED> instruction: 0x46302150
    9e54:	b	fe747e40 <sunique@@Base+0xfe718a80>
    9e58:			; <UNDEFINED> instruction: 0xf47f2800
    9e5c:	blmi	14f5c10 <sunique@@Base+0x14c6850>
    9e60:	ldmdami	r3, {r0, r2, r9, sl, lr}^
    9e64:	tstcs	r1, pc, lsl #4
    9e68:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    9e6c:			; <UNDEFINED> instruction: 0xf7f9681b
    9e70:			; <UNDEFINED> instruction: 0x4628eb38
    9e74:	blmi	1341ec4 <sunique@@Base+0x1312b04>
    9e78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9e7c:			; <UNDEFINED> instruction: 0xf43f2b00
    9e80:			; <UNDEFINED> instruction: 0xe7d2af32
    9e84:	blmi	1238318 <sunique@@Base+0x1208f58>
    9e88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9e8c:	bicle	r2, ip, r0, lsl #22
    9e90:	andcs	r4, r0, r8, asr #22
    9e94:	rscscc	pc, pc, #79	; 0x4f
    9e98:			; <UNDEFINED> instruction: 0x601a58fb
    9e9c:	bls	6f0aa8 <sunique@@Base+0x6c16e8>
    9ea0:	addsmi	r6, sl, #1769472	; 0x1b0000
    9ea4:	andslt	sp, sp, lr, asr r1
    9ea8:	svchi	0x00f0e8bd
    9eac:	stmdbcs	r0, {r2, r8, fp, ip, pc}
    9eb0:	stmdami	r1, {r0, r4, r6, ip, lr, pc}^
    9eb4:			; <UNDEFINED> instruction: 0xf7ff4478
    9eb8:	stmdacs	r3, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
    9ebc:	svcge	0x0055f47f
    9ec0:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    9ec4:	bl	fe7c7eb0 <sunique@@Base+0xfe798af0>
    9ec8:	strmi	r4, [r1], -r3, lsl #12
    9ecc:	movwls	r4, #22588	; 0x583c
    9ed0:			; <UNDEFINED> instruction: 0xf7ff4478
    9ed4:	stmdacs	r2, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9ed8:	svcge	0x0050f43f
    9edc:	andcs	r4, lr, #52224	; 0xcc00
    9ee0:	tstcs	r1, r8, lsr r8
    9ee4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    9ee8:			; <UNDEFINED> instruction: 0xf7f9681b
    9eec:	strdcs	lr, [r0], -sl
    9ef0:	ldrdcs	lr, [r0, -r4]
    9ef4:			; <UNDEFINED> instruction: 0xf002a806
    9ef8:	strmi	pc, [r1], -r5, ror #31
    9efc:			; <UNDEFINED> instruction: 0xf7fe9806
    9f00:	stmdavs	r9!, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    9f04:			; <UNDEFINED> instruction: 0xf8da6862
    9f08:	addmi	r3, sl, #0
    9f0c:	andeq	pc, r1, r3, lsl #2
    9f10:	andeq	pc, r0, sl, asr #17
    9f14:	stmdbvs	r2!, {r1, r4, r9, ip, lr, pc}
    9f18:	stmdble	pc, {r1, r3, r7, r9, lr}	; <UNPREDICTABLE>
    9f1c:	smlabtne	r2, r4, r9, lr
    9f20:	andcc	pc, r0, sl, asr #17
    9f24:	blmi	8383d8 <sunique@@Base+0x809018>
    9f28:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9f2c:			; <UNDEFINED> instruction: 0xf47f2b00
    9f30:	eorvs	sl, lr, ip, ror pc
    9f34:	ldr	r2, [r1, r1]!
    9f38:	str	r2, [pc, r1]!
    9f3c:			; <UNDEFINED> instruction: 0xf7f94620
    9f40:			; <UNDEFINED> instruction: 0xf8daea70
    9f44:	blcc	55f4c <sunique@@Base+0x26b8c>
    9f48:	smlattcs	r6, sl, r7, lr
    9f4c:			; <UNDEFINED> instruction: 0xf7f94620
    9f50:	stmiavs	r3!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}^
    9f54:	ldmdami	ip, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    9f58:			; <UNDEFINED> instruction: 0xf7f94478
    9f5c:			; <UNDEFINED> instruction: 0x4601eb54
    9f60:	str	r9, [r6, r4]!
    9f64:	b	12c7f50 <sunique@@Base+0x1298b90>
    9f68:			; <UNDEFINED> instruction: 0xe6d4461c
    9f6c:	andeq	r7, r1, lr, lsr #32
    9f70:	andeq	r0, r0, r0, lsl r2
    9f74:	andeq	r0, r0, r4, ror r2
    9f78:	andeq	r0, r0, r4, lsl #5
    9f7c:	ldrdeq	r6, [r0], -r2
    9f80:	ldrdeq	r6, [r0], -ip
    9f84:	andeq	r4, r0, sl, lsl sp
    9f88:	andeq	r4, r0, sl, lsr sp
    9f8c:	andeq	r0, r0, ip, lsl #4
    9f90:	andeq	r0, r0, r8, lsl r2
    9f94:	andeq	r0, r0, r0, lsl #5
    9f98:	andeq	r6, r0, r4, rrx
    9f9c:	ldrdeq	r0, [r0], -r4
    9fa0:	andeq	r0, r0, r4, ror #3
    9fa4:	andeq	r6, r0, r0, lsr r0
    9fa8:	andeq	r0, r0, r0, asr #5
    9fac:	andeq	r0, r0, r8, asr #4
    9fb0:	andeq	r5, r0, sl, ror pc
    9fb4:	andeq	r0, r0, r0, lsl r3
    9fb8:	ldrdeq	r4, [r0], -r8
    9fbc:	andeq	r4, r0, lr, lsr #27
    9fc0:	andeq	r4, r0, r0, ror #23
    9fc4:	andeq	r4, r0, lr, lsr #23
    9fc8:	muleq	r0, ip, lr
    9fcc:	svcmi	0x00f0e92d
    9fd0:			; <UNDEFINED> instruction: 0xf8dfb095
    9fd4:	andcs	r7, r1, r8, asr #8
    9fd8:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9fdc:			; <UNDEFINED> instruction: 0xf8df447f
    9fe0:			; <UNDEFINED> instruction: 0xf8df1444
    9fe4:	ldmpl	ip!, {r2, r6, sl, sp}^
    9fe8:			; <UNDEFINED> instruction: 0xf8df900b
    9fec:	stmdavs	r0!, {r6, sl, ip, sp}
    9ff0:	ldrbtmi	r9, [fp], #-1031	; 0xfffffbf9
    9ff4:	ldmdapl	r9!, {r0, r1, r4, ip, pc}^
    9ff8:			; <UNDEFINED> instruction: 0xf8d358bc
    9ffc:	stmdavs	sl, {ip, sp, pc}
    a000:	bcs	2409c <ruserpass_rcsid@@Base+0x2720>
    a004:	sbcshi	pc, r2, r0, asr #32
    a008:	strtne	pc, [r4], #-2271	; 0xfffff721
    a00c:			; <UNDEFINED> instruction: 0xf8df4692
    a010:			; <UNDEFINED> instruction: 0xf8df8424
    a014:	ldmdapl	lr!, {r2, r5, sl, sp}^
    a018:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    a01c:	movwvc	pc, #50440	; 0xc508	; <UNPREDICTABLE>
    a020:	stmdacc	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a024:	movwvc	pc, #50434	; 0xc502	; <UNPREDICTABLE>
    a028:	ldrtmi	r9, [fp], -r6, lsl #6
    a02c:	ldrdls	pc, [r0], -r6
    a030:			; <UNDEFINED> instruction: 0x469b465f
    a034:			; <UNDEFINED> instruction: 0xf8dfe042
    a038:	bge	28f050 <sunique@@Base+0x25fc90>
    a03c:	movwls	r2, #41856	; 0xa380
    a040:			; <UNDEFINED> instruction: 0xf5014479
    a044:			; <UNDEFINED> instruction: 0xf7f9710c
    a048:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    a04c:	orrshi	pc, pc, r0, asr #5
    a050:	strdcs	r4, [r1, -fp]
    a054:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    a058:	bl	19c8044 <sunique@@Base+0x1998c84>
    a05c:	vmlal.s8	q9, d0, d0
    a060:	ldclmi	0, cr8, [r8, #640]!	; 0x280
    a064:	ldrbtmi	r6, [sp], #-2099	; 0xfffff7cd
    a068:	eorseq	pc, r0, #11862016	; 0xb50000
    a06c:			; <UNDEFINED> instruction: 0xf0002b00
    a070:	stmdacs	r2, {r2, r4, r7, r8, pc}
    a074:	addhi	pc, r1, r0
    a078:	tstle	r3, sl, lsl #16
    a07c:	sbcvc	pc, r0, #20971520	; 0x1400000
    a080:	tstvc	lr, r5, lsl #10	; <UNPREDICTABLE>
    a084:			; <UNDEFINED> instruction: 0xf7f9232e
    a088:			; <UNDEFINED> instruction: 0xf8b5eb80
    a08c:	blt	149295c <sunique@@Base+0x146359c>
    a090:			; <UNDEFINED> instruction: 0x4601b292
    a094:	ldrbtmi	r4, [r8], #-2284	; 0xfffff714
    a098:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    a09c:			; <UNDEFINED> instruction: 0xf0402805
    a0a0:	ldmdavs	r3!, {r0, r2, r3, r6, r8, pc}
    a0a4:			; <UNDEFINED> instruction: 0xf0403301
    a0a8:	bmi	ffa2a524 <sunique@@Base+0xff9fb164>
    a0ac:	stmdavs	r5!, {r8, r9, sp}
    a0b0:	beq	861f4 <sunique@@Base+0x56e34>
    a0b4:			; <UNDEFINED> instruction: 0x4699447a
    a0b8:	ldmdavs	r7, {r0, r1, r4, r5, sp, lr}
    a0bc:			; <UNDEFINED> instruction: 0xf5082280
    a0c0:	stmdals	r4, {r3, r4, r6, r7, r8, ip, sp, lr}
    a0c4:	ldmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0c8:	svceq	0x0000f1b9
    a0cc:			; <UNDEFINED> instruction: 0xf8b8d009
    a0d0:	blcs	96998 <sunique@@Base+0x675d8>
    a0d4:	blcs	2be0e0 <sunique@@Base+0x28ed20>
    a0d8:			; <UNDEFINED> instruction: 0xf04fd103
    a0dc:			; <UNDEFINED> instruction: 0xf8a80300
    a0e0:	lfmne	f3, 2, [sl], #-200	; 0xffffff38
    a0e4:	streq	pc, [r1, #-261]	; 0xfffffefb
    a0e8:	andle	r6, r2, r5, lsr #32
    a0ec:			; <UNDEFINED> instruction: 0xf7f94638
    a0f0:	blls	184ee8 <sunique@@Base+0x155b28>
    a0f4:	mrscs	r2, R9_usr
    a0f8:	eorseq	pc, r0, #11730944	; 0xb30000
    a0fc:	bl	12c80e8 <sunique@@Base+0x1298d28>
    a100:	bmi	ff4e4194 <sunique@@Base+0xff4b4dd4>
    a104:	eorvs	r3, r3, r1, lsl #22
    a108:	andsvs	r4, r0, sl, ror r4
    a10c:	blmi	ff4785e0 <sunique@@Base+0xff449220>
    a110:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    a114:	blcs	24188 <ruserpass_rcsid@@Base+0x280c>
    a118:	adchi	pc, r9, r0, asr #32
    a11c:	vmlal.s8	q9, d0, d0
    a120:	ldmdavs	r3!, {r0, r4, r8, pc}
    a124:	andcs	fp, r4, #1622016	; 0x18c000
    a128:	andls	sl, r0, #11264	; 0x2c00
    a12c:	andcs	r2, r2, #1073741824	; 0x40000000
    a130:	stmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a134:	vmlal.s8	q9, d0, d0
    a138:	blmi	ff1ea69c <sunique@@Base+0xff1bb2dc>
    a13c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    a140:	stmdbls	r6, {r7, r9, sp}
    a144:	b	1f48130 <sunique@@Base+0x1f18d70>
    a148:	vmlal.s8	q9, d0, d0
    a14c:	blmi	ff0ea568 <sunique@@Base+0xff0bb1a8>
    a150:			; <UNDEFINED> instruction: 0xf85b4dc3
    a154:	ldrbtmi	r3, [sp], #-3
    a158:	ldmdavs	fp, {r3, r5, fp, sp, lr}
    a15c:			; <UNDEFINED> instruction: 0xf57f07db
    a160:	andcs	sl, r1, #424	; 0x1a8
    a164:	ldrmi	r2, [r1], -r4, lsl #6
    a168:	blge	2eed70 <sunique@@Base+0x2bf9b0>
    a16c:	stmia	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a170:	vmlal.s8	q9, d0, d0
    a174:	stmdavs	r8!, {r0, r1, r7, pc}
    a178:			; <UNDEFINED> instruction: 0xf895e75d
    a17c:			; <UNDEFINED> instruction: 0xf8950237
    a180:			; <UNDEFINED> instruction: 0xf895c233
    a184:			; <UNDEFINED> instruction: 0xf8957232
    a188:			; <UNDEFINED> instruction: 0xf8953236
    a18c:			; <UNDEFINED> instruction: 0xf8952235
    a190:	andls	r1, r0, r4, lsr r2
    a194:	stmib	sp, {r0, r1, r4, r5, r7, fp, lr}^
    a198:	ldrbtmi	r7, [r8], #-3073	; 0xfffff3ff
    a19c:	ldc2	7, cr15, [r6], {255}	; 0xff
    a1a0:	ldmmi	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    a1a4:			; <UNDEFINED> instruction: 0xf7f94478
    a1a8:			; <UNDEFINED> instruction: 0xe75ae978
    a1ac:	svceq	0x0000f1bb
    a1b0:	streq	pc, [r1, #-261]	; 0xfffffefb
    a1b4:	ble	1762250 <sunique@@Base+0x1732e90>
    a1b8:	andcs	r4, r0, #172, 22	; 0x2b000
    a1bc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    a1c0:			; <UNDEFINED> instruction: 0xf7f98818
    a1c4:	stmdavs	r3!, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    a1c8:	blcc	5cc74 <sunique@@Base+0x2d8b4>
    a1cc:	ldrbtmi	r6, [sl], #-35	; 0xffffffdd
    a1d0:	blcs	22218 <ruserpass_rcsid@@Base+0x89c>
    a1d4:	stmdacs	r0, {r1, r2, r6, ip, lr, pc}
    a1d8:	rscshi	pc, sl, r0, asr #5
    a1dc:	ldmpl	fp!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
    a1e0:	bfieq	r6, fp, #16, #10
    a1e4:	addshi	pc, fp, r0, lsl #2
    a1e8:	ldrbtmi	r4, [ip], #-3234	; 0xfffff35e
    a1ec:	blcs	ac280 <sunique@@Base+0x7cec0>
    a1f0:	addhi	pc, r8, r0
    a1f4:	cmple	r6, sl, lsl #22
    a1f8:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    a1fc:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    a200:			; <UNDEFINED> instruction: 0xf0402802
    a204:	stmdahi	r4!, {r1, r2, r7, pc}
    a208:	teqle	ip, r2, lsl #24
    a20c:	ldmdbge	r0, {r0, r1, r3, r4, r7, r8, r9, fp, lr}
    a210:	ldmpl	r8!, {r0, r4, r9, fp, sp, pc}^
    a214:	tstls	r1, r2, lsl fp
    a218:	tstls	r0, pc, lsl #18
    a21c:	movwls	r4, #14744	; 0x3998
    a220:	andls	sl, r2, #14336	; 0x3800
    a224:	bge	35b410 <sunique@@Base+0x32c050>
    a228:	b	148214 <sunique@@Base+0x118e54>
    a22c:			; <UNDEFINED> instruction: 0xf0402806
    a230:	ldmib	sp, {r0, r5, r6, r7, pc}^
    a234:	ldmdals	r0, {r0, r2, r3, r8, r9, ip}
    a238:	ldreq	r9, [fp], #-2575	; 0xfffff5f1
    a23c:	movwvs	lr, #6723	; 0x1a43
    a240:	movwmi	r9, #14609	; 0x3911
    a244:	b	10dc488 <sunique@@Base+0x10ad0c8>
    a248:	bls	492e58 <sunique@@Base+0x463a98>
    a24c:	blt	6db434 <sunique@@Base+0x6ac074>
    a250:	andcs	lr, r1, #270336	; 0x42000
    a254:			; <UNDEFINED> instruction: 0xf8c0ba52
    a258:			; <UNDEFINED> instruction: 0xf8a03234
    a25c:			; <UNDEFINED> instruction: 0xf8a04230
    a260:	eor	r2, sl, r2, lsr r2
    a264:	ldmpl	fp!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    a268:	blcs	242dc <ruserpass_rcsid@@Base+0x2960>
    a26c:	strhcs	sp, [r2], -r3
    a270:	ldc2	0, cr15, [r0], {2}
    a274:			; <UNDEFINED> instruction: 0xf7f94658
    a278:			; <UNDEFINED> instruction: 0xe79deab8
    a27c:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    a280:	stmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a284:	blmi	1f84068 <sunique@@Base+0x1f54ca8>
    a288:	eoreq	pc, r6, #1073741827	; 0x40000003
    a28c:	ldmpl	r8!, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}^
    a290:			; <UNDEFINED> instruction: 0xf7f94479
    a294:	stmdacs	r1, {r4, r6, r7, r8, fp, sp, lr, pc}
    a298:	ldfmip	f5, [sp], #-184	; 0xffffff48
    a29c:	ldrbtmi	r2, [ip], #-640	; 0xfffffd80
    a2a0:	andvc	pc, ip, r4, lsl #10
    a2a4:			; <UNDEFINED> instruction: 0xf7f94621
    a2a8:			; <UNDEFINED> instruction: 0xf8bde886
    a2ac:	andcs	r3, sl, #38	; 0x26
    a2b0:	eorscs	pc, r0, #164, 16	; 0xa40000
    a2b4:			; <UNDEFINED> instruction: 0xf8a4ba5b
    a2b8:	lfmmi	f3, 2, [r6, #-200]!	; 0xffffff38
    a2bc:	lfmmi	f2, 2, [r6], #-512	; 0xfffffe00
    a2c0:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    a2c4:			; <UNDEFINED> instruction: 0xf5046828
    a2c8:			; <UNDEFINED> instruction: 0xf7f9710c
    a2cc:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    a2d0:	addhi	pc, r4, r0, asr #5
    a2d4:	andcs	r8, r8, #2293760	; 0x230000
    a2d8:	blcs	aeb10 <sunique@@Base+0x7f750>
    a2dc:	addshi	pc, r0, r0
    a2e0:	and	r2, r0, r0
    a2e4:	blls	1d22f0 <sunique@@Base+0x1a2f30>
    a2e8:	ldmdavs	fp, {r0, r1, r4, r9, fp, ip, pc}
    a2ec:			; <UNDEFINED> instruction: 0xf040429a
    a2f0:	mulslt	r5, r3, r0
    a2f4:	svchi	0x00f0e8bd
    a2f8:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    a2fc:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a300:	ldrb	r2, [r0, r1]!
    a304:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
    a308:	blx	ff84830e <sunique@@Base+0xff818f4e>
    a30c:			; <UNDEFINED> instruction: 0xf43f2802
    a310:	stmdami	r4!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    a314:			; <UNDEFINED> instruction: 0xf7f94478
    a318:	andcs	lr, r1, r8, lsr #18
    a31c:	andcs	lr, r1, #59506688	; 0x38c0000
    a320:	ldrmi	r2, [r1], -r4, lsl #6
    a324:	blge	2eef2c <sunique@@Base+0x2bfb6c>
    a328:	stmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a32c:			; <UNDEFINED> instruction: 0xf6bf2800
    a330:	ldmdami	sp, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    a334:			; <UNDEFINED> instruction: 0xf7f94478
    a338:			; <UNDEFINED> instruction: 0xe755e8b0
    a33c:	svclt	0x00183802
    a340:	ldrb	r2, [r0, r1]
    a344:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
    a348:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a34c:	svceq	0x0000f1ba
    a350:	andcs	sp, r1, r8, asr #1
    a354:			; <UNDEFINED> instruction: 0xe7c66030
    a358:			; <UNDEFINED> instruction: 0x465f4855
    a35c:			; <UNDEFINED> instruction: 0xf7f94478
    a360:	ldclmi	8, cr14, [r4, #-624]	; 0xfffffd90
    a364:	ldrbtmi	r6, [sp], #-2083	; 0xfffff7dd
    a368:	eorvs	r3, r3, r1, lsl #6
    a36c:			; <UNDEFINED> instruction: 0xf7f96828
    a370:	stmdavs	r3!, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    a374:	rscscc	pc, pc, #79	; 0x4f
    a378:	ldrmi	r6, [r3], #-42	; 0xffffffd6
    a37c:	blcs	22410 <ruserpass_rcsid@@Base+0xa94>
    a380:	blmi	d3eb18 <sunique@@Base+0xd0f758>
    a384:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    a388:	sbcsle	r2, pc, r0, lsl #22
    a38c:	stmdami	sl, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    a390:	ldrbtmi	r4, [r8], #-1631	; 0xfffff9a1
    a394:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a398:			; <UNDEFINED> instruction: 0xf1bae7e3
    a39c:	andle	r0, r1, r0, lsl #30
    a3a0:	eorsvs	r2, r3, r1, lsl #6
    a3a4:			; <UNDEFINED> instruction: 0xf04f2802
    a3a8:	movwls	r0, #45832	; 0xb308
    a3ac:	stmdami	r3, {r3, r4, r7, r8, ip, lr, pc}^
    a3b0:	blge	312bc8 <sunique@@Base+0x2e3808>
    a3b4:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    a3b8:	tstcs	r0, r1, lsl #4
    a3bc:			; <UNDEFINED> instruction: 0xf7f86800
    a3c0:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a3c4:	ldmdami	lr!, {r2, r3, r7, r9, fp, ip, lr, pc}
    a3c8:			; <UNDEFINED> instruction: 0xf7f94478
    a3cc:	str	lr, [r7, r6, ror #16]
    a3d0:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    a3d4:	stmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a3d8:	str	r2, [r4, r1]
    a3dc:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    a3e0:	ldmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a3e4:	ldrb	r2, [lr, -r1]!
    a3e8:			; <UNDEFINED> instruction: 0x465f4838
    a3ec:			; <UNDEFINED> instruction: 0xf7f94478
    a3f0:	sbfx	lr, r4, #16, #23
    a3f4:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    a3f8:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3fc:	ldrb	r2, [r2, -r1]!
    a400:	andcs	r6, r4, #40, 16	; 0x280000
    a404:	andls	sl, r0, #12, 22	; 0x3000
    a408:	andcs	r2, r1, #0, 2
    a40c:	svc	0x009af7f8
    a410:			; <UNDEFINED> instruction: 0xf6bf2800
    a414:	ldrb	sl, [r6, r5, ror #30]
    a418:	svc	0x00f0f7f8
    a41c:	strdeq	r6, [r1], -r8
    a420:	andeq	r0, r0, r0, lsl r2
    a424:	andeq	r0, r0, r4, asr #5
    a428:	andeq	r0, r0, r4, ror r2
    a42c:	andeq	r7, r1, sl, lsl #17
    a430:	andeq	r0, r0, r8, lsl #6
    a434:	andeq	sl, r1, ip, ror #19
    a438:	andeq	sl, r1, sl, ror #19
    a43c:	andeq	sl, r1, r4, asr #19
    a440:	andeq	r7, r1, r8, lsr #16
    a444:	muleq	r1, lr, r9
    a448:	muleq	r0, sl, lr
    a44c:	andeq	r7, r1, r8, asr #15
    a450:	andeq	r7, r1, r4, ror r7
    a454:	andeq	r0, r0, r0, asr #5
    a458:	andeq	r7, r1, r0, asr #14
    a45c:	andeq	r0, r0, ip, lsr #4
    a460:	andeq	r7, r1, r6, lsr #14
    a464:	andeq	r5, r0, lr, ror sp
    a468:	andeq	r5, r0, r8, ror #26
    a46c:	andeq	sl, r1, r6, asr #16
    a470:	andeq	r7, r1, lr, lsr #13
    a474:	andeq	sl, r1, sl, lsl r8
    a478:	andeq	r5, r0, r2, asr ip
    a47c:			; <UNDEFINED> instruction: 0x000002b4
    a480:	andeq	r5, r0, r0, lsr ip
    a484:			; <UNDEFINED> instruction: 0x0001a7b8
    a488:	muleq	r0, r2, fp
    a48c:	andeq	r5, r0, r0, lsl ip
    a490:	andeq	sl, r1, r6, ror #14
    a494:			; <UNDEFINED> instruction: 0x000175bc
    a498:	andeq	sl, r1, r2, asr #14
    a49c:	andeq	r5, r0, sl, lsr #23
    a4a0:	andeq	r5, r0, r6, lsr #22
    a4a4:	andeq	r5, r0, r0, lsr #22
    a4a8:	ldrdeq	r5, [r0], -ip
    a4ac:			; <UNDEFINED> instruction: 0x000059b6
    a4b0:	andeq	r5, r0, r4, lsr #23
    a4b4:	andeq	r7, r1, r6, lsl r5
    a4b8:			; <UNDEFINED> instruction: 0x000059b6
    a4bc:	andeq	r7, r1, r6, asr #9
    a4c0:	ldrdeq	r5, [r0], -r8
    a4c4:	andeq	r5, r0, sl, lsr #18
    a4c8:	andeq	r5, r0, sl, asr r9
    a4cc:	strdeq	r5, [r0], -r4
    a4d0:	andeq	r5, r0, r6, ror sl
    a4d4:	svcmi	0x00f0e92d
    a4d8:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
    a4dc:	umulllt	r4, r9, pc, sp	; <UNPREDICTABLE>
    a4e0:			; <UNDEFINED> instruction: 0xf50d4a9f
    a4e4:	ldrbtmi	r5, [sp], #-258	; 0xfffffefe
    a4e8:			; <UNDEFINED> instruction: 0x311c4b9e
    a4ec:			; <UNDEFINED> instruction: 0xf8554604
    a4f0:			; <UNDEFINED> instruction: 0xf8d88002
    a4f4:	andvs	r2, sl, r0
    a4f8:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    a4fc:	mcrge	3, 1, fp, cr7, cr11, {1}
    a500:	vst1.32	{d20-d21}, [pc :64], r9
    a504:			; <UNDEFINED> instruction: 0xf04f5300
    a508:			; <UNDEFINED> instruction: 0x46190cff
    a50c:	andgt	pc, ip, sp, asr #17
    a510:	andgt	pc, r4, sp, asr #17
    a514:			; <UNDEFINED> instruction: 0x4630447a
    a518:	rscscs	r9, r4, #0, 4
    a51c:	andcs	r9, r1, #536870912	; 0x20000000
    a520:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a524:			; <UNDEFINED> instruction: 0xf7f96838
    a528:			; <UNDEFINED> instruction: 0x4631e8b8
    a52c:	andcs	r2, r3, #67108864	; 0x4000000
    a530:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a534:			; <UNDEFINED> instruction: 0xf0402803
    a538:	bmi	fe32a7f8 <sunique@@Base+0xfe2fb438>
    a53c:	strdcs	r2, [r1, -r2]
    a540:	ldrbtmi	r6, [sl], #-2104	; 0xfffff7c8
    a544:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a548:			; <UNDEFINED> instruction: 0xf7f86838
    a54c:	svcge	0x0008ef0a
    a550:	svcne	0x003e2100
    a554:	rsbseq	pc, r8, #-1073741823	; 0xc0000001
    a558:			; <UNDEFINED> instruction: 0xf8431f33
    a55c:	addsmi	r1, r3, #4, 30
    a560:	blmi	fe0fed54 <sunique@@Base+0xfe0cf994>
    a564:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    a568:	ldrdeq	pc, [r0], -sl
    a56c:			; <UNDEFINED> instruction: 0xf0002800
    a570:			; <UNDEFINED> instruction: 0xf7f980b9
    a574:			; <UNDEFINED> instruction: 0xf04fe892
    a578:	strmi	r0, [r1], r1, lsl #22
    a57c:	ldrdeq	pc, [r0], -sl
    a580:	stm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a584:	svc	0x0070f7f8
    a588:	ldrdeq	pc, [r0, -r9]
    a58c:	tsteq	pc, r1	; <UNPREDICTABLE>
    a590:	ldmdbeq	pc, {r0, r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a594:			; <UNDEFINED> instruction: 0xf1c1bf58
    a598:	blx	2cc9a0 <sunique@@Base+0x29d5e0>
    a59c:			; <UNDEFINED> instruction: 0xf856f909
    a5a0:	strmi	r3, [r2], -r0, lsr #32
    a5a4:	ldrdeq	pc, [r0], -sl
    a5a8:	movweq	lr, #14921	; 0x3a49
    a5ac:	eorcc	pc, r2, r6, asr #16
    a5b0:	ldmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5b4:	stccs	6, cr4, [r0], {130}	; 0x82
    a5b8:			; <UNDEFINED> instruction: 0x4620d072
    a5bc:	stmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5c0:	strtmi	r4, [r0], -r1, lsl #13
    a5c4:	stmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5c8:	svc	0x004ef7f8
    a5cc:	tsteq	pc, #9	; <UNPREDICTABLE>
    a5d0:			; <UNDEFINED> instruction: 0xf1d94601
    a5d4:			; <UNDEFINED> instruction: 0xf0000000
    a5d8:			; <UNDEFINED> instruction: 0xf856001f
    a5dc:	svclt	0x00582021
    a5e0:	strtmi	r4, [r0], -r3, asr #4
    a5e4:	vpmax.u8	d15, d3, d11
    a5e8:			; <UNDEFINED> instruction: 0xf8464313
    a5ec:			; <UNDEFINED> instruction: 0xf7f93021
    a5f0:	ldrbmi	lr, [r0, #-2132]	; 0xfffff7ac
    a5f4:	addshi	pc, fp, r0, lsl #6
    a5f8:	svceq	0x0000f1ba
    a5fc:			; <UNDEFINED> instruction: 0xf04fdb14
    a600:			; <UNDEFINED> instruction: 0xf1a70c00
    a604:	strbtmi	r0, [r3], -ip, lsl #2
    a608:	strbtmi	r9, [r2], -r0, lsl #2
    a60c:	stcgt	8, cr15, [r8], {71}	; 0x47
    a610:	andeq	pc, r1, sl, lsl #2
    a614:	stceq	0, cr15, [sl], {79}	; 0x4f
    a618:			; <UNDEFINED> instruction: 0xf8474631
    a61c:			; <UNDEFINED> instruction: 0xf7f8cc0c
    a620:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    a624:	movwlt	sp, #52558	; 0xcd4e
    a628:			; <UNDEFINED> instruction: 0xf7f94620
    a62c:			; <UNDEFINED> instruction: 0xf7f8e836
    a630:			; <UNDEFINED> instruction: 0xf856ef1c
    a634:	strtmi	r6, [r0], -r0, lsr #32
    a638:	stmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a63c:			; <UNDEFINED> instruction: 0xf0004243
    a640:			; <UNDEFINED> instruction: 0xf003001f
    a644:			; <UNDEFINED> instruction: 0xf04f021f
    a648:	svclt	0x00580301
    a64c:	blx	daf94 <sunique@@Base+0xabbd4>
    a650:	eorsmi	pc, r0, #0
    a654:	cdpge	0, 2, cr13, cr7, cr10, {0}
    a658:			; <UNDEFINED> instruction: 0xf7f94620
    a65c:	vst2.8	{d30-d31}, [pc :64], lr
    a660:	ldrtmi	r5, [r1], -r0, lsl #4
    a664:	mrc	7, 3, APSR_nzcv, cr4, cr8, {7}
    a668:	ldclle	8, cr2, [r5]
    a66c:			; <UNDEFINED> instruction: 0xf7fe2000
    a670:	stmdacs	r5, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    a674:	andcs	sp, r0, r0, rrx
    a678:	stc2l	7, cr15, [r8], {254}	; 0xfe
    a67c:	movwpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
    a680:	ldmdavs	sl, {r2, r3, r4, r8, r9, ip, sp}
    a684:	ldrdcc	pc, [r0], -r8
    a688:			; <UNDEFINED> instruction: 0xd164429a
    a68c:	cfstr32pl	mvfx15, [r2, #-52]	; 0xffffffcc
    a690:	pop	{r0, r3, ip, sp, pc}
    a694:	ldmdami	r7!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a698:			; <UNDEFINED> instruction: 0xf7f84478
    a69c:			; <UNDEFINED> instruction: 0xe74ceefe
    a6a0:	blle	ff8d46a8 <sunique@@Base+0xff8a52e8>
    a6a4:	smlatbeq	ip, r7, r1, pc	; <UNPREDICTABLE>
    a6a8:	tstls	r0, r1
    a6ac:	tstcs	sl, r3, lsr #12
    a6b0:			; <UNDEFINED> instruction: 0xf8474622
    a6b4:	ldrtmi	r1, [r1], -ip, lsl #24
    a6b8:	stcmi	8, cr15, [r8], {71}	; 0x47
    a6bc:	mcr	7, 4, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a6c0:	ldclle	8, cr2, [r3], {0}
    a6c4:	cmple	r1, r0, lsl #16
    a6c8:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    a6cc:	adcscc	pc, r0, #13828096	; 0xd30000
    a6d0:	blmi	ab6b64 <sunique@@Base+0xa877a4>
    a6d4:	rscscc	pc, pc, #79	; 0x4f
    a6d8:	andsvs	r5, sl, fp, ror #17
    a6dc:			; <UNDEFINED> instruction: 0xf0022000
    a6e0:	str	pc, [r0, sp, ror #20]!
    a6e4:	sbcle	r2, r1, r0, lsl #24
    a6e8:			; <UNDEFINED> instruction: 0xf7f84620
    a6ec:	pkhtbmi	lr, r1, r6, asr #31
    a6f0:			; <UNDEFINED> instruction: 0xf7f84620
    a6f4:			; <UNDEFINED> instruction: 0xf7f8efd2
    a6f8:			; <UNDEFINED> instruction: 0xf1d9eeb8
    a6fc:			; <UNDEFINED> instruction: 0xf0030300
    a700:			; <UNDEFINED> instruction: 0xf009031f
    a704:			; <UNDEFINED> instruction: 0xf04f091f
    a708:	svclt	0x00580201
    a70c:	stmdbeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    a710:			; <UNDEFINED> instruction: 0xf909fa02
    a714:	eorcc	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    a718:	strtmi	r4, [r0], -r1, lsl #12
    a71c:	movweq	lr, #14921	; 0x3a49
    a720:	eorcc	pc, r1, r6, asr #16
    a724:	svc	0x00b8f7f8
    a728:			; <UNDEFINED> instruction: 0xf6ff2800
    a72c:	qsub16mi	sl, r0, sp
    a730:	svc	0x00b2f7f8
    a734:	ldrb	r4, [pc, -r2, lsl #13]
    a738:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    a73c:			; <UNDEFINED> instruction: 0xf5b3681b
    a740:	orrsle	r7, r8, sl, lsl #30
    a744:			; <UNDEFINED> instruction: 0xf7fe2000
    a748:	ldr	pc, [r4, r1, ror #24]
    a74c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    a750:	mcr	7, 5, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    a754:			; <UNDEFINED> instruction: 0xf7f8e7b8
    a758:	svclt	0x0000ee52
    a75c:	andeq	r6, r1, lr, ror #15
    a760:	andeq	r0, r0, r0, lsl r2
    a764:	ldrdeq	r0, [r0], -ip
    a768:	andeq	r5, r0, ip, lsl #15
    a76c:	andeq	r5, r0, r6, lsl #20
    a770:	andeq	r0, r0, r0, lsr #6
    a774:	andeq	r5, r0, r8, lsr #17
    a778:	andeq	sl, r1, sl, lsr r3
    a77c:	andeq	r0, r0, r0, lsl r3
    a780:	strdeq	r5, [r0], -r2
    a784:	svcmi	0x00f8e92d
    a788:	blmi	fe2dddb8 <sunique@@Base+0xfe2ae9f8>
    a78c:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a790:	stmdacs	r0, {r1, r3, r4, fp, sp, lr}
    a794:	rscshi	pc, r8, r0
    a798:			; <UNDEFINED> instruction: 0xf0402a00
    a79c:	bmi	fe1eab70 <sunique@@Base+0xfe1bb7b0>
    a7a0:	rmfmis	f2, f7, f1
    a7a4:			; <UNDEFINED> instruction: 0xf8554c87
    a7a8:	ldrbtmi	r9, [lr], #-2
    a7ac:	andsvs	r4, r9, ip, ror r4
    a7b0:	ldrdhi	pc, [r0], -r9
    a7b4:	movweq	lr, #6920	; 0x1b08
    a7b8:	andcc	pc, r0, r9, asr #17
    a7bc:	blmi	fe0dd1cc <sunique@@Base+0xfe0ade0c>
    a7c0:	ldmdavs	r1, {r1, r3, r5, r7, fp, ip, lr}
    a7c4:	ldmdavs	r1!, {r0, r5, sp, lr}
    a7c8:	stmiapl	pc!, {r0, r4, sp, lr}^	; <UNPREDICTABLE>
    a7cc:	stmdbcs	r0, {r0, r3, r4, r5, fp, sp, lr}
    a7d0:	rschi	pc, fp, r0
    a7d4:	sfmne	f2, 4, [r0, #-252]!	; 0xffffff04
    a7d8:	svc	0x0044f7f8
    a7dc:			; <UNDEFINED> instruction: 0xf8842300
    a7e0:			; <UNDEFINED> instruction: 0xf8df3043
    a7e4:	addcs	sl, r0, #236, 2	; 0x3b
    a7e8:	sbceq	pc, r4, r4, lsl #2
    a7ec:	ldrbtmi	r1, [sl], #3379	; 0xd33
    a7f0:			; <UNDEFINED> instruction: 0xf50a603b
    a7f4:			; <UNDEFINED> instruction: 0x46517bd8
    a7f8:	ldcl	7, cr15, [ip, #992]	; 0x3e0
    a7fc:	addcs	r4, r0, #80, 12	; 0x5000000
    a800:	biceq	pc, r4, r6, lsl #2
    a804:	ldcl	7, cr15, [r6, #992]	; 0x3e0
    a808:	addcs	r4, r0, #93323264	; 0x5900000
    a80c:	subeq	pc, r4, r4, lsl #2
    a810:	ldcl	7, cr15, [r0, #992]	; 0x3e0
    a814:	addcs	r4, r0, #88, 12	; 0x5800000
    a818:	cmpeq	r4, r6, lsl #2	; <UNPREDICTABLE>
    a81c:	stcl	7, cr15, [sl, #992]	; 0x3e0
    a820:			; <UNDEFINED> instruction: 0xf8df4b6c
    a824:	andscs	ip, r0, #180, 2	; 0x2d
    a828:			; <UNDEFINED> instruction: 0xf504496c
    a82c:	stmiapl	fp!, {r2, r4, r5, r7, ip, sp, lr}^
    a830:	bne	fe44713c <sunique@@Base+0xfe417d7c>
    a834:			; <UNDEFINED> instruction: 0xf8c4681f
    a838:			; <UNDEFINED> instruction: 0xf8d67144
    a83c:	andsvs	r7, pc, r4, asr #2
    a840:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    a844:			; <UNDEFINED> instruction: 0xc198f8df
    a848:			; <UNDEFINED> instruction: 0xf8c4681f
    a84c:			; <UNDEFINED> instruction: 0xf8d67148
    a850:	andsvs	r7, pc, r8, asr #2
    a854:	stmdbmi	r3!, {r0, r1, r3, r5, r6, fp, ip, lr}^
    a858:			; <UNDEFINED> instruction: 0xf8c4681f
    a85c:			; <UNDEFINED> instruction: 0xf8d6714c
    a860:	andsvs	r7, pc, ip, asr #2
    a864:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    a868:	ldrsbgt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    a86c:			; <UNDEFINED> instruction: 0xf8c4681f
    a870:			; <UNDEFINED> instruction: 0xf8d67150
    a874:	andsvs	r7, pc, r0, asr r1	; <UNPREDICTABLE>
    a878:	ldmdbmi	ip, {r0, r1, r3, r5, r6, fp, ip, lr}^
    a87c:			; <UNDEFINED> instruction: 0xf8c4681f
    a880:			; <UNDEFINED> instruction: 0xf8d67154
    a884:	andsvs	r7, pc, r4, asr r1	; <UNPREDICTABLE>
    a888:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    a88c:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    a890:			; <UNDEFINED> instruction: 0xf8c4681f
    a894:			; <UNDEFINED> instruction: 0xf8d67158
    a898:	andsvs	r7, pc, r8, asr r1	; <UNPREDICTABLE>
    a89c:	ldmdbmi	r5, {r0, r1, r3, r5, r6, fp, ip, lr}^
    a8a0:			; <UNDEFINED> instruction: 0xf8c4681f
    a8a4:			; <UNDEFINED> instruction: 0xf8d6715c
    a8a8:	andsvs	r7, pc, ip, asr r1	; <UNPREDICTABLE>
    a8ac:	andcc	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    a8b0:	ldrdgt	pc, [r4, #-143]	; 0xffffff71
    a8b4:			; <UNDEFINED> instruction: 0xf8c4681f
    a8b8:			; <UNDEFINED> instruction: 0xf8d67160
    a8bc:	andsvs	r7, pc, r0, ror #2
    a8c0:	streq	pc, [r0, -pc, asr #32]
    a8c4:	stmdavs	fp, {r0, r3, r5, r6, fp, ip, lr}
    a8c8:	msrcc	SPSR_s, r4, asr #17
    a8cc:	ldrdcc	pc, [r4, #-134]!	; 0xffffff7a
    a8d0:			; <UNDEFINED> instruction: 0xf855600b
    a8d4:	ldrbmi	fp, [r9], -ip
    a8d8:	mcr	7, 6, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    a8dc:			; <UNDEFINED> instruction: 0xf8844658
    a8e0:	andscs	r7, r1, #120, 2
    a8e4:			; <UNDEFINED> instruction: 0x71b4f506
    a8e8:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    a8ec:	andscs	r4, r0, #68608	; 0x10c00
    a8f0:	rsbsne	pc, r9, r4, lsl #4
    a8f4:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    a8f8:			; <UNDEFINED> instruction: 0xf7f84659
    a8fc:			; <UNDEFINED> instruction: 0x4658eeb4
    a900:	orrvc	pc, r9, r4, lsl #17
    a904:	vqsub.s8	d2, d6, d1
    a908:			; <UNDEFINED> instruction: 0xf7f81179
    a90c:	ldmdbmi	ip!, {r2, r4, r9, sl, fp, sp, lr, pc}
    a910:			; <UNDEFINED> instruction: 0xf6404b3c
    a914:			; <UNDEFINED> instruction: 0xf50472ff
    a918:	stmdapl	r9!, {r3, r6, r7, ip, sp, lr}^
    a91c:			; <UNDEFINED> instruction: 0xf8c4680f
    a920:			; <UNDEFINED> instruction: 0xf8d6718c
    a924:	andvs	r7, pc, ip, lsl #3
    a928:	streq	pc, [r0, -pc, asr #32]
    a92c:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    a930:			; <UNDEFINED> instruction: 0xf7f84659
    a934:			; <UNDEFINED> instruction: 0xf241ee98
    a938:	ldrbmi	r1, [r8], -pc, lsl #7
    a93c:	vst3.<illegal width 64>	{d21-d23}, [pc :128], r7
    a940:			; <UNDEFINED> instruction: 0xf5065280
    a944:			; <UNDEFINED> instruction: 0xf7f871c8
    a948:	blmi	c06128 <sunique@@Base+0xbd6d68>
    a94c:	rscsvc	pc, pc, #64, 12	; 0x4000000
    a950:	andeq	lr, sl, r4, lsl #22
    a954:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    a958:			; <UNDEFINED> instruction: 0xf7f84659
    a95c:	vceq.f32	d30, d18, d4
    a960:	ldrbmi	r1, [r8], -pc, lsl #7
    a964:	tsteq	sl, r6, lsl #22
    a968:	vst3.<illegal width 64>	{d21-d23}, [pc :128], r7
    a96c:			; <UNDEFINED> instruction: 0xf7f85280
    a970:			; <UNDEFINED> instruction: 0xf8c9ede2
    a974:			; <UNDEFINED> instruction: 0xf1b88000
    a978:	tstle	r3, r0, lsl #30
    a97c:	stmiapl	fp!, {r0, r1, r5, r8, r9, fp, lr}^
    a980:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    a984:	svchi	0x00f8e8bd
    a988:	rscsle	r2, fp, r0, lsl #20
    a98c:	vmulmi.f32	s8, s0, s22
    a990:			; <UNDEFINED> instruction: 0xf8554c20
    a994:	ldrbtmi	r9, [lr], #-2
    a998:	ldrbtmi	r6, [ip], #-24	; 0xffffffe8
    a99c:	ldrdhi	pc, [r0], -r9
    a9a0:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    a9a4:	andcc	pc, r0, r9, asr #17
    a9a8:			; <UNDEFINED> instruction: 0x7121e708
    a9ac:	andcs	lr, r2, r9, lsl r7
    a9b0:			; <UNDEFINED> instruction: 0xf8f0f002
    a9b4:	andeq	r6, r1, r8, asr #10
    a9b8:	andeq	r0, r0, ip, lsl #4
    a9bc:	andeq	r0, r0, r4, ror r2
    a9c0:	andeq	sl, r1, sl, lsl r5
    a9c4:	andeq	ip, r1, r8, lsr #13
    a9c8:	andeq	r0, r0, r0, lsr #4
    a9cc:	muleq	r0, r8, r2
    a9d0:	andeq	sl, r1, r6, lsl r2
    a9d4:	andeq	r0, r0, r0, lsr #6
    a9d8:	ldrdeq	r0, [r0], -ip
    a9dc:	andeq	r0, r0, r0, lsl #4
    a9e0:	andeq	r0, r0, r4, ror #5
    a9e4:	andeq	r0, r0, r4, lsl r2
    a9e8:	andeq	r0, r0, r4, lsr #6
    a9ec:	andeq	r0, r0, r8, lsl r3
    a9f0:	andeq	r0, r0, r4, lsl r3
    a9f4:	andeq	r0, r0, r4, lsl #6
    a9f8:	strdeq	r0, [r0], -r4
    a9fc:	andeq	r0, r0, r8, lsl #4
    aa00:	andeq	r0, r0, r8, asr r2
    aa04:	andeq	r0, r0, ip, asr #4
    aa08:	ldrdeq	r0, [r0], -r8
    aa0c:	andeq	r0, r0, r0, asr #5
    aa10:			; <UNDEFINED> instruction: 0x0001c4be
    aa14:	andeq	sl, r1, sl, lsr #6
    aa18:	strcc	pc, [r8], #-2271	; 0xfffff721
    aa1c:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    aa20:	cfldr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    aa24:	strmi	pc, [r0], #-2271	; 0xfffff721
    aa28:	movwls	r4, #9757	; 0x261d
    aa2c:	blmi	fffdbc24 <sunique@@Base+0xfffac864>
    aa30:	strtmi	r9, [r1], -r5, lsl #2
    aa34:	andcs	r9, r0, #4, 4	; 0x40000000
    aa38:	stmiapl	fp!, {r0, r1, ip, pc}^
    aa3c:	orrsls	r6, r1, #1769472	; 0x1b0000
    aa40:			; <UNDEFINED> instruction: 0xf7f89207
    aa44:	stmdacs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
    aa48:	strls	sp, [sl], #-51	; 0xffffffcd
    aa4c:	stmdbls	r2, {r3, r4, r5, r6, r7, r8, r9, fp, lr}
    aa50:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    aa54:	ldmdblt	fp, {r3, r8, r9, ip, pc}^
    aa58:	stmiapl	fp, {r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    aa5c:	blcs	24ad0 <ruserpass_rcsid@@Base+0x3154>
    aa60:	blmi	ffd7eb28 <sunique@@Base+0xffd4f768>
    aa64:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    aa68:	eorle	r2, fp, r0, lsl #22
    aa6c:	movwls	r2, #33539	; 0x8303
    aa70:	bge	21da40 <sunique@@Base+0x1ee680>
    aa74:	ldmdavs	r1, {r1, fp, ip, pc}
    aa78:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    aa7c:	andle	r4, r3, fp, lsl #5
    aa80:	tstcs	r1, r0, lsl r8
    aa84:			; <UNDEFINED> instruction: 0xf812f7fb
    aa88:	ldrbtmi	r4, [r8], #-2285	; 0xfffff713
    aa8c:			; <UNDEFINED> instruction: 0xf81ef7ff
    aa90:	andsle	r2, sp, r2, lsl #16
    aa94:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
    aa98:	stcl	7, cr15, [r6, #-992]!	; 0xfffffc20
    aa9c:	stmdbls	r2, {r0, r1, r5, r6, r7, r8, r9, fp, lr}
    aaa0:	stmiapl	fp, {r0, r4, r7, r9, fp, ip, pc}^
    aaa4:	addsmi	r6, sl, #1769472	; 0x1b0000
    aaa8:			; <UNDEFINED> instruction: 0x81baf040
    aaac:	cfldr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    aab0:	blmi	ff97a278 <sunique@@Base+0xff94aeb8>
    aab4:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    aab8:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    aabc:	ldrbtmi	r4, [sl], #-2787	; 0xfffff51d
    aac0:	strb	r9, [r3, sl, lsl #4]
    aac4:	andls	r2, r8, #268435456	; 0x10000000
    aac8:	bmi	ff884a18 <sunique@@Base+0xff855658>
    aacc:			; <UNDEFINED> instruction: 0xe7f7447a
    aad0:			; <UNDEFINED> instruction: 0xf7ff2000
    aad4:	blmi	ff80a438 <sunique@@Base+0xff7db078>
    aad8:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    aadc:	blcs	24b50 <ruserpass_rcsid@@Base+0x31d4>
    aae0:	cmnhi	r1, r0	; <UNPREDICTABLE>
    aae4:	bge	21da40 <sunique@@Base+0x1ee680>
    aae8:	ldmdavs	r1, {r1, fp, ip, pc}
    aaec:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    aaf0:	andle	r4, r3, fp, lsl #5
    aaf4:	tstcs	r1, r0, lsl r8
    aaf8:			; <UNDEFINED> instruction: 0xffd8f7fa
    aafc:	bls	9da5c <sunique@@Base+0x6e69c>
    ab00:	ldmpl	r1, {r1, r2, r4, r6, r7, fp, lr}^
    ab04:			; <UNDEFINED> instruction: 0xf7fe4478
    ab08:	stmdacs	r2, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ab0c:	sbcshi	pc, lr, r0, asr #32
    ab10:	tstcs	r1, r2, lsl #20
    ab14:	stmdage	lr!, {r1, r4, r6, r7, r8, r9, fp, lr}
    ab18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab1c:			; <UNDEFINED> instruction: 0xf7f8920b
    ab20:	strmi	lr, [r7], -sl, lsl #28
    ab24:			; <UNDEFINED> instruction: 0xf0002800
    ab28:	ldrdcs	r8, [sl], -r5
    ab2c:	ldc	7, cr15, [r4, #992]	; 0x3e0
    ab30:	blmi	ff331b40 <sunique@@Base+0xff302780>
    ab34:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ab38:	ldc	7, cr15, [r2], {248}	; 0xf8
    ab3c:	blmi	ff2dd26c <sunique@@Base+0xff2adeac>
    ab40:	ldrbtmi	r2, [r9], #-0
    ab44:	adcscs	pc, r0, #13697024	; 0xd10000
    ab48:			; <UNDEFINED> instruction: 0xf8c13201
    ab4c:	stmiapl	r3!, {r4, r5, r7, r9, sp}^
    ab50:	stcls	0, cr6, [r2], {24}
    ab54:	bmi	ff192f5c <sunique@@Base+0xff163b9c>
    ab58:	stmdals	r3, {r1, r2, r6, r7, r8, r9, fp, lr}
    ab5c:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    ab60:	adcsne	pc, r4, #12779520	; 0xc30000
    ab64:	ldmdavs	r3, {r2, r6, r7, r8, fp, lr}
    ab68:	movwcc	r4, #5241	; 0x1479
    ab6c:			; <UNDEFINED> instruction: 0xf7f86013
    ab70:	blmi	ff0c5aa8 <sunique@@Base+0xff0966e8>
    ab74:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ab78:			; <UNDEFINED> instruction: 0xf0402800
    ab7c:	blcs	2aef4 <reply_string@@Base+0xe94>
    ab80:	msrhi	CPSR_fsxc, r0, asr #32
    ab84:	bls	9da84 <sunique@@Base+0x6e6c4>
    ab88:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    ab8c:			; <UNDEFINED> instruction: 0xf0002b00
    ab90:	strhcs	r8, [r0], -r6
    ab94:	ldc2	7, cr15, [lr], {255}	; 0xff
    ab98:	blmi	fee31ba8 <sunique@@Base+0xfee027e8>
    ab9c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    aba0:			; <UNDEFINED> instruction: 0xf080fab0
    aba4:			; <UNDEFINED> instruction: 0xf7ff0940
    aba8:	blmi	fed8a364 <sunique@@Base+0xfed5afa4>
    abac:	stmdavs	r3!, {r2, r5, r6, r7, fp, ip, lr}
    abb0:			; <UNDEFINED> instruction: 0xf0402b00
    abb4:	stcls	0, cr8, [r7, #-844]	; 0xfffffcb4
    abb8:			; <UNDEFINED> instruction: 0xf0002d00
    abbc:	stcls	0, cr8, [r2], {195}	; 0xc3
    abc0:	stmiapl	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
    abc4:	blx	fec24c2c <sunique@@Base+0xfebf586c>
    abc8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    abcc:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    abd0:	stmiapl	r3!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
    abd4:	blcs	24c48 <ruserpass_rcsid@@Base+0x32cc>
    abd8:	blge	37ed10 <sunique@@Base+0x34f950>
    abdc:	strcs	sl, [r0], #-2605	; 0xfffff5d3
    abe0:	svcmi	0x0004f843
    abe4:			; <UNDEFINED> instruction: 0xd1fb429a
    abe8:	vstrge	d4, [lr, #-664]	; 0xfffffd68
    abec:	ldmpl	r7, {r1, r9, fp, ip, pc}^
    abf0:			; <UNDEFINED> instruction: 0xf7f86838
    abf4:	andcs	lr, r1, #5248	; 0x1480
    abf8:			; <UNDEFINED> instruction: 0xf0004241
    abfc:			; <UNDEFINED> instruction: 0xf001031f
    ac00:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r8}
    ac04:	submi	fp, fp, #88, 30	; 0x160
    ac08:			; <UNDEFINED> instruction: 0xf603fa02
    ac0c:	stcl	7, cr15, [r4, #-992]	; 0xfffffc20
    ac10:	stc	7, cr15, [sl], #-992	; 0xfffffc20
    ac14:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    ac18:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
    ac1c:			; <UNDEFINED> instruction: 0xf8454332
    ac20:			; <UNDEFINED> instruction: 0xf7f82023
    ac24:			; <UNDEFINED> instruction: 0x4623ed3a
    ac28:	strtmi	r4, [r2], -r9, lsr #12
    ac2c:	strls	sl, [r0, #-3340]	; 0xfffff2f4
    ac30:	strcs	r9, [sl], #-1037	; 0xfffffbf3
    ac34:	andcc	r9, r1, ip, lsl #8
    ac38:	bl	ff3c8c20 <sunique@@Base+0xff399860>
    ac3c:	stmdacs	r0, {r0, r3, r8, r9, fp, sp, pc}
    ac40:	ldcle	0, cr6, [r1], {24}
    ac44:	blcs	24cb8 <ruserpass_rcsid@@Base+0x333c>
    ac48:	rschi	pc, r5, r0, asr #5
    ac4c:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
    ac50:	adcscc	pc, r0, #13828096	; 0xd30000
    ac54:	blmi	fe377108 <sunique@@Base+0xfe347d48>
    ac58:	rscscc	pc, pc, #79	; 0x4f
    ac5c:	stmiapl	fp, {r1, r8, fp, ip, pc}^
    ac60:	andcs	r6, r0, sl, lsl r0
    ac64:			; <UNDEFINED> instruction: 0xffaaf001
    ac68:			; <UNDEFINED> instruction: 0xf7fe2000
    ac6c:	andcs	pc, r0, pc, asr #19
    ac70:			; <UNDEFINED> instruction: 0xf9ccf7fe
    ac74:	bls	9da80 <sunique@@Base+0x6e6c0>
    ac78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac7c:	andcs	fp, r0, r3, lsl r1
    ac80:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    ac84:			; <UNDEFINED> instruction: 0xf7ff2001
    ac88:	blmi	fe08a284 <sunique@@Base+0xfe05aec4>
    ac8c:			; <UNDEFINED> instruction: 0xf8d3447b
    ac90:			; <UNDEFINED> instruction: 0xb12b32b0
    ac94:			; <UNDEFINED> instruction: 0xf04f4b7d
    ac98:	stmdbls	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    ac9c:	andsvs	r5, sl, fp, asr #17
    aca0:	bmi	1bf0cb0 <sunique@@Base+0x1bc18f0>
    aca4:	stmdbls	fp, {r1, r4, r5, r6, r8, r9, fp, lr}
    aca8:	andsvs	r5, r1, r2, lsl #17
    acac:	ldmdavs	r3, {r1, r6, r7, fp, ip, lr}
    acb0:	andsvs	r3, r3, r1, lsl #22
    acb4:			; <UNDEFINED> instruction: 0xf47f2b00
    acb8:	blmi	1db6884 <sunique@@Base+0x1d874c4>
    acbc:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    acc0:			; <UNDEFINED> instruction: 0xf43f2b00
    acc4:	andcs	sl, r2, fp, ror #29
    acc8:			; <UNDEFINED> instruction: 0xff64f001
    accc:			; <UNDEFINED> instruction: 0xf7ff2001
    acd0:	usat	pc, #3, r9, asr #26	; <UNPREDICTABLE>
    acd4:	ldrdeq	lr, [r2, -sp]
    acd8:	fstmdbxmi	pc!, {d20-d67}	;@ Deprecated
    acdc:	stmiapl	r4, {r2, r9, fp, ip, pc}^
    ace0:	blge	b9bedc <sunique@@Base+0xb6cb1c>
    ace4:	eorvs	r4, r3, r8, lsr #12
    ace8:	mrc2	7, 7, pc, cr0, cr14, {7}
    acec:	strmi	r2, [r6], -r1, lsl #16
    acf0:	blls	2fedd8 <sunique@@Base+0x2cfa18>
    acf4:	eorvs	r2, r3, r1
    acf8:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    acfc:	stcls	6, cr14, [r7, #-824]	; 0xfffffcc8
    ad00:			; <UNDEFINED> instruction: 0xf47f2d00
    ad04:	stmdami	r5!, {r0, r3, r6, r8, r9, sl, fp, sp, pc}^
    ad08:	ldrbtmi	r9, [r8], #-2565	; 0xfffff5fb
    ad0c:			; <UNDEFINED> instruction: 0xf7fe990a
    ad10:	stmdacs	r1, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ad14:	strtmi	sp, [r8], -r5
    ad18:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    ad1c:	blcs	24db0 <restart_point@@Base+0xf0>
    ad20:	andcs	sp, r1, r5, ror r1
    ad24:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    ad28:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    ad2c:	adcscc	pc, r0, #13828096	; 0xd30000
    ad30:	adcsle	r2, r5, r0, lsl #22
    ad34:	blcs	44bf4 <sunique@@Base+0x15834>
    ad38:	svcge	0x0024f47f
    ad3c:			; <UNDEFINED> instruction: 0xf7ff2001
    ad40:	ldr	pc, [pc, -r1, lsr #26]
    ad44:	bls	15cea8 <sunique@@Base+0x12dae8>
    ad48:	stmdbls	sl, {r3, r4, r5, r6, sl, lr}
    ad4c:	mrc2	7, 5, pc, cr14, cr14, {7}
    ad50:	cmple	r9, r1, lsl #16
    ad54:	blcs	24de8 <restart_point@@Base+0x128>
    ad58:	svcge	0x0031f43f
    ad5c:			; <UNDEFINED> instruction: 0xf7ff2000
    ad60:			; <UNDEFINED> instruction: 0xe72cfbb9
    ad64:			; <UNDEFINED> instruction: 0xf7f82002
    ad68:			; <UNDEFINED> instruction: 0x4630eb3e
    ad6c:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    ad70:	strtmi	r9, [r8], -r7, lsl #18
    ad74:	tstcc	r1, r5, lsl #20
    ad78:	stmdbls	sl, {r0, r1, r2, r8, ip, pc}
    ad7c:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    ad80:	strmi	r2, [r5], -r1, lsl #16
    ad84:	mcrge	4, 7, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    ad88:	ldrtmi	r4, [r8], -r7, asr #28
    ad8c:			; <UNDEFINED> instruction: 0xf8d6447e
    ad90:	movwcc	r3, #4788	; 0x12b4
    ad94:	adcscc	pc, r4, #12976128	; 0xc60000
    ad98:			; <UNDEFINED> instruction: 0xf938f7fe
    ad9c:			; <UNDEFINED> instruction: 0xf7ff4638
    ada0:			; <UNDEFINED> instruction: 0x4638fcf1
    ada4:			; <UNDEFINED> instruction: 0xf932f7fe
    ada8:	strtmi	r9, [r8], -fp, lsl #22
    adac:			; <UNDEFINED> instruction: 0xf7ff6023
    adb0:	ldmdbmi	lr!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    adb4:	ldmib	sp, {r3, r5, r9, sl, lr}^
    adb8:	ldrbtmi	r3, [r9], #-516	; 0xfffffdfc
    adbc:	adcsvc	pc, r4, #12976128	; 0xc60000
    adc0:	mrrc	7, 15, pc, lr, cr8	; <UNPREDICTABLE>
    adc4:	ldmdami	sl!, {r1, r3, r5, r6, r9, sl, sp, lr, pc}
    adc8:			; <UNDEFINED> instruction: 0xf7f84478
    adcc:	andcs	lr, r1, lr, asr #23
    add0:	ldc2l	7, cr15, [r8], {255}	; 0xff
    add4:	stmdbls	r2, {r0, r2, r3, r5, r8, r9, fp, lr}
    add8:	rscscc	pc, pc, #79	; 0x4f
    addc:	andsvs	r5, sl, fp, asr #17
    ade0:			; <UNDEFINED> instruction: 0xf7ffe65c
    ade4:	strb	pc, [sp], pc, asr #25	; <UNPREDICTABLE>
    ade8:			; <UNDEFINED> instruction: 0xf7ff4628
    adec:	stmdavs	r3!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    adf0:			; <UNDEFINED> instruction: 0x4628b113
    adf4:	blx	1bc8dfa <sunique@@Base+0x1b99a3a>
    adf8:			; <UNDEFINED> instruction: 0xf7ff2001
    adfc:	blmi	b8a110 <sunique@@Base+0xb5ad50>
    ae00:			; <UNDEFINED> instruction: 0xf8d3447b
    ae04:	blcs	178cc <accounthelp@@Base+0x7f9c>
    ae08:	svcge	0x004af43f
    ae0c:	strtmi	lr, [r8], -r2, asr #14
    ae10:	blx	1848e16 <sunique@@Base+0x1819a56>
    ae14:	stmdami	r8!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    ae18:			; <UNDEFINED> instruction: 0xf7f84478
    ae1c:			; <UNDEFINED> instruction: 0xe715eb3e
    ae20:	b	ffb48e08 <sunique@@Base+0xffb19a48>
    ae24:			; <UNDEFINED> instruction: 0x000162b6
    ae28:	andeq	r3, r0, r0, lsr #18
    ae2c:	andeq	r0, r0, r0, lsl r2
    ae30:	andeq	r0, r0, r0, lsl #4
    ae34:	strdeq	r0, [r0], -ip
    ae38:	andeq	r0, r0, r0, ror #5
    ae3c:	andeq	r0, r0, r4, ror #5
    ae40:	andeq	r5, r0, r2, lsr #7
    ae44:			; <UNDEFINED> instruction: 0x000054be
    ae48:	andeq	r0, r0, r8, lsl r3
    ae4c:	andeq	r3, r0, lr, ror #19
    ae50:	ldrdeq	r3, [r0], -r8
    ae54:	andeq	r0, r0, r0, lsr #4
    ae58:			; <UNDEFINED> instruction: 0x000002b4
    ae5c:	andeq	r5, r0, r0, lsr #9
    ae60:	andeq	r0, r0, r4, lsr #4
    ae64:	andeq	r0, r0, r0, lsr #5
    ae68:	andeq	r9, r1, r2, asr #29
    ae6c:	andeq	r0, r0, r8, asr #5
    ae70:	andeq	r0, r0, r4, ror r2
    ae74:	andeq	r9, r1, r6, lsr #29
    ae78:	andeq	r3, r0, r4, ror #15
    ae7c:	andeq	r0, r0, ip, lsl #4
    ae80:	andeq	r0, r0, r4, lsl r2
    ae84:	andeq	r0, r0, r0, lsr #6
    ae88:			; <UNDEFINED> instruction: 0x00019db6
    ae8c:	andeq	r0, r0, r0, lsl r3
    ae90:	andeq	r9, r1, r8, ror sp
    ae94:	andeq	r0, r0, r0, asr #5
    ae98:	andeq	r5, r0, ip, asr #5
    ae9c:	andeq	r5, r0, r2, lsr #5
    aea0:	ldrdeq	r9, [r1], -sl
    aea4:	andeq	r5, r0, r4, ror #4
    aea8:	andeq	r9, r1, r8, ror ip
    aeac:	strdeq	r5, [r0], -sl
    aeb0:	andeq	r5, r0, r4, asr #3
    aeb4:	andeq	r9, r1, r4, lsl #24
    aeb8:	andeq	r5, r0, r8, lsr #2
    aebc:	svcmi	0x00f0e92d
    aec0:	cfstr32pl	mvfx15, [r9, #-692]	; 0xfffffd4c
    aec4:	blvc	fe849248 <sunique@@Base+0xfe819e88>
    aec8:			; <UNDEFINED> instruction: 0xf8dfb08f
    aecc:	strcs	r5, [r0], -r0, lsr #23
    aed0:	andls	r4, r8, pc, ror r4
    aed4:			; <UNDEFINED> instruction: 0xf8df9703
    aed8:			; <UNDEFINED> instruction: 0x46384b98
    aedc:	andne	lr, r4, #3358720	; 0x334000
    aee0:	ldrbtmi	r5, [ip], #-2426	; 0xfffff686
    aee4:	strpl	pc, [r9, -sp, lsl #10]
    aee8:	blne	fe24926c <sunique@@Base+0xfe219eac>
    aeec:	ldrcc	r6, [r4, -r4, ror #16]!
    aef0:	strcs	r6, [r0, #-2066]	; 0xfffff7ee
    aef4:	smladxcs	r0, sl, r0, r6
    aef8:			; <UNDEFINED> instruction: 0x96149613
    aefc:	stmib	sp, {r9, sl, sp}^
    af00:	stmib	sp, {r3, r4, r8, r9, sl, sp, lr}^
    af04:	stmdapl	r2, {r1, r3, r4, r8, sl, lr}^
    af08:	bcs	24f58 <restart_point@@Base+0x298>
    af0c:	blcs	3ab74 <sunique@@Base+0xb7b4>
    af10:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    af14:	blcc	1849298 <sunique@@Base+0x1819ed8>
    af18:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    af1c:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    af20:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    af24:			; <UNDEFINED> instruction: 0xf8df9803
    af28:			; <UNDEFINED> instruction: 0xf8df2b54
    af2c:	stmpl	r2, {r2, r4, r6, r8, r9, fp, ip, sp}
    af30:	ldmdavs	r0, {r0, r1, r6, r7, fp, ip, lr}
    af34:	addmi	r6, r3, #1769472	; 0x1b0000
    af38:	andcs	sp, r0, r5, asr r1
    af3c:	blcs	11492c0 <sunique@@Base+0x1119f00>
    af40:	stmdals	r3, {r0, r2, r4, ip, pc}
    af44:	blne	10492c8 <sunique@@Base+0x1019f08>
    af48:	tstls	r6, r9, ror r4
    af4c:	smlabbcs	r1, r2, r8, r5
    af50:	ldmdavs	r2, {r1, r3, r4, r5, fp, sp, pc}
    af54:			; <UNDEFINED> instruction: 0xf7f89217
    af58:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    af5c:	sbchi	pc, r7, r0, asr #32
    af60:	blcc	8492e4 <sunique@@Base+0x819f24>
    af64:			; <UNDEFINED> instruction: 0xf8df9c03
    af68:	stmdals	r4, {r2, r5, r8, r9, fp, ip}
    af6c:	ldrbtmi	r5, [r9], #-2274	; 0xfffff71e
    af70:	andsvs	sl, r3, sl, lsr fp
    af74:	stmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af78:	teqle	r7, r0, lsl #16
    af7c:	blcc	449300 <sunique@@Base+0x419f40>
    af80:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    af84:			; <UNDEFINED> instruction: 0xf7ff9213
    af88:	stmdacs	r0, {r0, r5, fp, ip, sp, lr, pc}
    af8c:	sbcshi	pc, r3, r0
    af90:	blcc	49314 <sunique@@Base+0x19f54>
    af94:	mcrls	12, 0, sl, cr3, cr14, {0}
    af98:	mvnscc	pc, pc, asr #32
    af9c:	stccs	8, cr15, [r4], #-336	; 0xfffffeb0
    afa0:			; <UNDEFINED> instruction: 0x601958f3
    afa4:			; <UNDEFINED> instruction: 0xf854b1c2
    afa8:			; <UNDEFINED> instruction: 0xf8df2c24
    afac:			; <UNDEFINED> instruction: 0xf8543aec
    afb0:	ldmpl	r5!, {r2, r3, r5, sl, fp}^
    afb4:	movwcc	r6, #6187	; 0x182b
    afb8:	ldrmi	r6, [r0, fp, lsr #32]
    afbc:	andcs	r6, r0, #2818048	; 0x2b0000
    afc0:	stccs	8, cr15, [ip], #-272	; 0xfffffef0
    afc4:	eorvs	r3, fp, r1, lsl #22
    afc8:			; <UNDEFINED> instruction: 0xf8dfb933
    afcc:	ldmpl	r3!, {r4, r6, r7, r9, fp, ip, sp}^
    afd0:	blcs	25044 <restart_point@@Base+0x384>
    afd4:	mvnhi	pc, r0, asr #32
    afd8:	bcc	fea4935c <sunique@@Base+0xfea19f9c>
    afdc:	bls	5f13f0 <sunique@@Base+0x5c2030>
    afe0:	andsvs	r5, sl, fp, asr #17
    afe4:			; <UNDEFINED> instruction: 0xf7fae072
    afe8:	str	pc, [r6, r1, ror #26]!
    afec:	bcc	fea49370 <sunique@@Base+0xfea19fb0>
    aff0:	bls	131404 <sunique@@Base+0x102044>
    aff4:	ldmdavc	r2, {r2, r3, r6, r7, fp, ip, lr}
    aff8:	bcs	1f2508c <sunique@@Base+0x1ef5ccc>
    affc:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    b000:			; <UNDEFINED> instruction: 0x81b3f000
    b004:	ldrdvs	lr, [r3], -sp
    b008:			; <UNDEFINED> instruction: 0xf8dfad1e
    b00c:			; <UNDEFINED> instruction: 0xf8df2a94
    b010:	ldmpl	r2!, {r2, r4, r7, r9, fp, ip}
    b014:	eorvs	r4, r3, r9, ror r4
    b018:	stccs	8, cr15, [r4], #-276	; 0xfffffeec
    b01c:	bl	fe8c9004 <sunique@@Base+0xfe899c44>
    b020:	blcc	650b4 <sunique@@Base+0x35cf4>
    b024:			; <UNDEFINED> instruction: 0xf8456023
    b028:	ldmdblt	r3!, {r2, r3, r5, sl, fp}
    b02c:	bcc	1b493b0 <sunique@@Base+0x1b19ff0>
    b030:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    b034:			; <UNDEFINED> instruction: 0xf0402b00
    b038:	ldfged	f0, [lr], {179}	; 0xb3
    b03c:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    b040:			; <UNDEFINED> instruction: 0xf0002b00
    b044:			; <UNDEFINED> instruction: 0xf8548203
    b048:	stcge	12, cr0, [r0], #-176	; 0xffffff50
    b04c:	bl	949034 <sunique@@Base+0x919c74>
    b050:	strmi	r4, [r1], -r2, lsr #12
    b054:			; <UNDEFINED> instruction: 0xf7f82003
    b058:	stmdacs	r0, {r1, r4, r5, r9, fp, sp, lr, pc}
    b05c:	stmdbvs	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    b060:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    b064:	svcmi	0x0000f5b3
    b068:	cdpls	0, 0, cr13, cr3, cr13, {4}
    b06c:			; <UNDEFINED> instruction: 0xf8df2101
    b070:	vldrge	s0, [lr, #-224]	; 0xffffff20
    b074:	bcs	d493f8 <sunique@@Base+0xd1a038>
    b078:	ldmdapl	r0!, {r2, r8, r9, fp, ip, pc}
    b07c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b080:	bl	449068 <sunique@@Base+0x419ca8>
    b084:	bcc	449408 <sunique@@Base+0x41a048>
    b088:	stceq	8, cr15, [ip], #-340	; 0xfffffeac
    b08c:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    b090:	eorvs	r3, r3, r1, lsl #6
    b094:	bl	4c907c <sunique@@Base+0x499cbc>
    b098:	andcs	r6, r0, #2293760	; 0x230000
    b09c:	stccs	8, cr15, [ip], #-276	; 0xfffffeec
    b0a0:	eorvs	r3, r3, r1, lsl #22
    b0a4:			; <UNDEFINED> instruction: 0xf8dfb933
    b0a8:	ldmpl	r3!, {r2, r4, r5, r6, r7, r8, fp, ip, sp}^
    b0ac:	blcs	25120 <restart_point@@Base+0x460>
    b0b0:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    b0b4:			; <UNDEFINED> instruction: 0xf04f9c03
    b0b8:			; <UNDEFINED> instruction: 0xf8df30ff
    b0bc:			; <UNDEFINED> instruction: 0xf8df29c8
    b0c0:	ldmdbls	r7, {r2, r4, r6, r7, r8, fp, ip, sp}
    b0c4:	andsvs	r5, r1, r2, lsr #17
    b0c8:	andsvs	r5, r8, r3, ror #17
    b0cc:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b0d0:	andpl	pc, r9, #54525952	; 0x3400000
    b0d4:	eorscc	r9, r4, #49152	; 0xc000
    b0d8:	stmiapl	fp, {r1, r4, fp, sp, lr}^
    b0dc:	addsmi	r6, sl, #1769472	; 0x1b0000
    b0e0:	ldrthi	pc, [pc], #64	; b0e8 <__snprintf_chk@plt+0x78dc>	; <UNPREDICTABLE>
    b0e4:	cfstr32pl	mvfx15, [r9, #-52]	; 0xffffffcc
    b0e8:	pop	{r0, r1, r2, r3, ip, sp, pc}
    b0ec:			; <UNDEFINED> instruction: 0xf7fd8ff0
    b0f0:			; <UNDEFINED> instruction: 0xf8dfff59
    b0f4:	bls	d97ec <sunique@@Base+0xaa42c>
    b0f8:	ldmpl	r4, {r8, sl, sp}^
    b0fc:	strtmi	lr, [r8], -r2
    b100:			; <UNDEFINED> instruction: 0xff84f7fd
    b104:	blcs	25198 <restart_point@@Base+0x4d8>
    b108:			; <UNDEFINED> instruction: 0xf8dfd1f9
    b10c:	ldrbtmi	r4, [ip], #-2472	; 0xfffff658
    b110:	stmdacs	r0, {r5, fp, sp, lr}
    b114:	blge	7c1ac8 <sunique@@Base+0x792708>
    b118:	stccs	8, cr15, [ip], #-332	; 0xfffffeb4
    b11c:	msreq	CPSR_fs, r3, lsr #3
    b120:	sbcle	r2, r7, r0, lsl #20
    b124:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
    b128:	sbcle	r2, r3, r0, lsl #20
    b12c:	stccc	8, cr15, [r4], #-332	; 0xfffffeb4
    b130:	ldrmi	r6, [r8, r8, lsl #16]
    b134:			; <UNDEFINED> instruction: 0x2101e7be
    b138:			; <UNDEFINED> instruction: 0xf7f8a83a
    b13c:			; <UNDEFINED> instruction: 0x4605eafc
    b140:	cmnle	sp, r0, lsl #16
    b144:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b148:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b14c:	b	15a500c <sunique@@Base+0x1575c4c>
    b150:	andsle	r0, r2, r7, lsl #6
    b154:			; <UNDEFINED> instruction: 0xf8df9c08
    b158:	strtmi	r1, [r0], -r4, ror #18
    b15c:			; <UNDEFINED> instruction: 0xf7f84479
    b160:	stmdacs	r0, {r2, r4, r6, r7, fp, sp, lr, pc}
    b164:	teqhi	r5, r0	; <UNPREDICTABLE>
    b168:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b16c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b170:	stmia	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b174:			; <UNDEFINED> instruction: 0xf0002800
    b178:	blls	16b630 <sunique@@Base+0x13c270>
    b17c:			; <UNDEFINED> instruction: 0xf0002b00
    b180:			; <UNDEFINED> instruction: 0xf8df82f9
    b184:	ldrmi	r0, [sl], -r0, asr #18
    b188:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
    b18c:	ldc2	7, cr15, [lr], {254}	; 0xfe
    b190:			; <UNDEFINED> instruction: 0xf0002801
    b194:	ldfged	f0, [lr], {154}	; 0x9a
    b198:	stccc	8, cr15, [r4], #-336	; 0xfffffeb0
    b19c:			; <UNDEFINED> instruction: 0xf43f2b00
    b1a0:			; <UNDEFINED> instruction: 0xf854af1b
    b1a4:			; <UNDEFINED> instruction: 0xf8df2c24
    b1a8:			; <UNDEFINED> instruction: 0xf85438f0
    b1ac:	cdpls	12, 0, cr0, cr3, cr12, {1}
    b1b0:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    b1b4:	stmdals	r8, {r2, r9, ip}
    b1b8:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    b1bc:	blls	144fdc <sunique@@Base+0x115c1c>
    b1c0:	bls	1376f4 <sunique@@Base+0x108334>
    b1c4:	blcs	b69218 <sunique@@Base+0xb39e58>
    b1c8:			; <UNDEFINED> instruction: 0xf8dfd005
    b1cc:	strdcs	r1, [r1], -ip
    b1d0:			; <UNDEFINED> instruction: 0xf7f84479
    b1d4:	blls	185b34 <sunique@@Base+0x156774>
    b1d8:			; <UNDEFINED> instruction: 0xf43f2b00
    b1dc:			; <UNDEFINED> instruction: 0xf8dfae9b
    b1e0:	andcs	r1, r1, ip, ror #17
    b1e4:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    b1e8:	b	12c91d0 <sunique@@Base+0x1299e10>
    b1ec:			; <UNDEFINED> instruction: 0xf8dfe692
    b1f0:	cdpls	8, 0, cr3, cr3, cr8, {5}
    b1f4:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    b1f8:	eorvs	r3, fp, r1, lsl #6
    b1fc:	b	ffd491e4 <sunique@@Base+0xffd19e24>
    b200:			; <UNDEFINED> instruction: 0xf04f682b
    b204:	strdvs	r3, [r2], -pc	; <UNPREDICTABLE>
    b208:	eorvs	r4, fp, r3, lsl r4
    b20c:	orrle	r2, r2, r0, lsl #22
    b210:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b214:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    b218:			; <UNDEFINED> instruction: 0xf43f2b00
    b21c:	adcs	sl, pc, ip, ror pc	; <UNPREDICTABLE>
    b220:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    b224:	tstcs	r0, lr, lsl ip
    b228:			; <UNDEFINED> instruction: 0xf7f84620
    b22c:			; <UNDEFINED> instruction: 0xf8dfe97e
    b230:	bls	d9438 <sunique@@Base+0xaa078>
    b234:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b238:			; <UNDEFINED> instruction: 0xf0002b00
    b23c:			; <UNDEFINED> instruction: 0xf85482be
    b240:	cmplt	r3, #40, 24	; 0x2800
    b244:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b248:			; <UNDEFINED> instruction: 0xf8549a03
    b24c:	ldcge	12, cr0, [lr], {40}	; 0x28
    b250:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    b254:	andsvs	r3, r3, r1, lsl #6
    b258:	b	7c9240 <sunique@@Base+0x799e80>
    b25c:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b260:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b264:			; <UNDEFINED> instruction: 0xf8544290
    b268:	svclt	0x00040c28
    b26c:	rscscc	pc, pc, #79	; 0x4f
    b270:			; <UNDEFINED> instruction: 0xf7f8601a
    b274:			; <UNDEFINED> instruction: 0xf8dfea24
    b278:	stmdbls	r3, {r5, fp, ip, sp}
    b27c:			; <UNDEFINED> instruction: 0xf8442200
    b280:	stmiapl	sl, {r3, r5, sl, fp, sp}^
    b284:	blcc	652d8 <sunique@@Base+0x35f18>
    b288:	ldmdblt	r3!, {r0, r1, r4, sp, lr}
    b28c:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b290:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    b294:			; <UNDEFINED> instruction: 0xf0402b00
    b298:			; <UNDEFINED> instruction: 0xf8df8083
    b29c:	ldrbtmi	r5, [sp], #-2104	; 0xfffff7c8
    b2a0:	stmdacs	r0, {r3, r5, fp, sp, lr}
    b2a4:			; <UNDEFINED> instruction: 0xf8dfdb15
    b2a8:	mcrls	7, 0, r3, cr3, cr0, {7}
    b2ac:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    b2b0:	eorvs	r3, r3, r1, lsl #6
    b2b4:	b	fe64929c <sunique@@Base+0xfe619edc>
    b2b8:			; <UNDEFINED> instruction: 0xf04f6823
    b2bc:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
    b2c0:	eorvs	r4, r3, r3, lsl r4
    b2c4:			; <UNDEFINED> instruction: 0xf8dfb92b
    b2c8:	ldmpl	r3!, {r2, r4, r6, r7, r8, r9, sl, ip, sp}^
    b2cc:	blcs	25340 <restart_point@@Base+0x680>
    b2d0:	andcs	sp, r0, r6, ror #2
    b2d4:			; <UNDEFINED> instruction: 0xf7fdac1e
    b2d8:	stcls	14, cr15, [r3, #-612]	; 0xfffffd9c
    b2dc:	sbfxcc	pc, pc, #17, #21
    b2e0:	mvnscc	pc, pc, asr #32
    b2e4:	stccs	8, cr15, [r4], #-336	; 0xfffffeb0
    b2e8:	stmiapl	fp!, {r1, r2, r3, r5, r9, sl, lr}^
    b2ec:	bicslt	r6, r2, r9, lsl r0
    b2f0:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    b2f4:			; <UNDEFINED> instruction: 0xf8dfb1bb
    b2f8:			; <UNDEFINED> instruction: 0xf85437a0
    b2fc:			; <UNDEFINED> instruction: 0xf8542c24
    b300:	stmiapl	sp!, {r2, r3, r5, sl, fp}^
    b304:	movwcc	r6, #6187	; 0x182b
    b308:	ldrmi	r6, [r0, fp, lsr #32]
    b30c:	andcs	r6, r0, #2818048	; 0x2b0000
    b310:	stccs	8, cr15, [ip], #-272	; 0xfffffef0
    b314:	eorvs	r3, fp, r1, lsl #22
    b318:			; <UNDEFINED> instruction: 0xf8dfb92b
    b31c:	ldmpl	r3!, {r7, r8, r9, sl, ip, sp}^
    b320:	blcs	25394 <restart_point@@Base+0x6d4>
    b324:			; <UNDEFINED> instruction: 0xf8dfd13c
    b328:	blge	7950a0 <sunique@@Base+0x765ce0>
    b32c:	ldcls	14, cr9, [r7], {3}
    b330:			; <UNDEFINED> instruction: 0x0118e9dd
    b334:	stmdacs	r1, {r1, r4, r5, r7, fp, ip, lr}
    b338:			; <UNDEFINED> instruction: 0xf1716014
    b33c:			; <UNDEFINED> instruction: 0xf6ff0200
    b340:			; <UNDEFINED> instruction: 0xf8dfaec5
    b344:	ldmib	sp, {r4, r5, r8, r9, sl, ip}^
    b348:	ldmdapl	r2!, {r3, r4, r8, sl, lr}^
    b34c:	stmdbcs	r0, {r0, r4, fp, sp, lr}
    b350:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {1}
    b354:			; <UNDEFINED> instruction: 0x0780f8df
    b358:	movwls	sl, #6428	; 0x191c
    b35c:	strtmi	r4, [fp], -r2, lsr #12
    b360:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    b364:	stc2	7, cr15, [r2, #1012]!	; 0x3f4
    b368:	svcls	0x0003e6b0
    b36c:			; <UNDEFINED> instruction: 0xf8dfad1e
    b370:	stmdbls	r4, {r2, r3, r5, r6, r8, r9, sl, sp}
    b374:	mcrrne	8, 11, r5, lr, cr10
    b378:			; <UNDEFINED> instruction: 0x1764f8df
    b37c:	eorvs	r4, r3, r0, lsr r6
    b380:			; <UNDEFINED> instruction: 0xf8454479
    b384:			; <UNDEFINED> instruction: 0xf7f82c24
    b388:	stmdavs	r3!, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    b38c:	eorvs	r3, r3, r1, lsl #22
    b390:	stceq	8, cr15, [ip], #-276	; 0xfffffeec
    b394:			; <UNDEFINED> instruction: 0xf8dfb93b
    b398:	ldmpl	fp!, {r2, r8, r9, sl, ip, sp}^
    b39c:	tstlt	r3, fp, lsl r8
    b3a0:			; <UNDEFINED> instruction: 0xf0012002
    b3a4:	blls	50a388 <sunique@@Base+0x4dafc8>
    b3a8:	blcs	36428 <sunique@@Base+0x7068>
    b3ac:	cfstrdge	mvd15, [fp, #508]!	; 0x1fc
    b3b0:			; <UNDEFINED> instruction: 0xf7f84630
    b3b4:			; <UNDEFINED> instruction: 0xf8dfe872
    b3b8:			; <UNDEFINED> instruction: 0xf85426cc
    b3bc:			; <UNDEFINED> instruction: 0xf04f0c1c
    b3c0:			; <UNDEFINED> instruction: 0xf8df31ff
    b3c4:	stcls	6, cr3, [r3], {208}	; 0xd0
    b3c8:	andsvs	r5, r0, r2, lsr #17
    b3cc:	andsvs	r5, r9, r3, ror #17
    b3d0:	ldcge	6, cr14, [lr], {124}	; 0x7c
    b3d4:			; <UNDEFINED> instruction: 0x463b4632
    b3d8:	strls	r2, [r0], -r0, lsl #12
    b3dc:	streq	pc, [ip, -r4, lsr #3]!
    b3e0:	stceq	8, cr15, [ip], #-336	; 0xfffffeb0
    b3e4:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b3e8:	blle	13dbeb0 <sunique@@Base+0x13acaf0>
    b3ec:	usathi	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    b3f0:	usateq	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    b3f4:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
    b3f8:			; <UNDEFINED> instruction: 0x23aee9d8
    b3fc:	blx	19c93fe <sunique@@Base+0x199a03e>
    b400:			; <UNDEFINED> instruction: 0xf0002803
    b404:			; <UNDEFINED> instruction: 0xf854820e
    b408:	andcs	r3, r0, r4, lsr #24
    b40c:	stmib	r8, {r8, sp}^
    b410:	blcs	bad0 <__snprintf_chk@plt+0x82c4>
    b414:	cfstrdge	mvd15, [r0, #252]!	; 0xfc
    b418:			; <UNDEFINED> instruction: 0x367cf8df
    b41c:			; <UNDEFINED> instruction: 0xf8549d03
    b420:	ldmdavs	r8!, {r2, r5, sl, fp, sp}
    b424:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    b428:	eorvs	r3, r3, r1, lsl #6
    b42c:	stmdavs	r3!, {r4, r7, r8, r9, sl, lr}
    b430:	blcc	63530 <sunique@@Base+0x34170>
    b434:	blcs	234c8 <ruserpass_rcsid@@Base+0x1b4c>
    b438:	cfstrdge	mvd15, [lr, #508]	; 0x1fc
    b43c:			; <UNDEFINED> instruction: 0x365cf8df
    b440:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b444:			; <UNDEFINED> instruction: 0xf43f2b00
    b448:	str	sl, [r9, r7, asr #27]!
    b44c:			; <UNDEFINED> instruction: 0xf8df9e03
    b450:	ldmpl	r3!, {r2, r3, r4, r7, r9, sl, ip, sp}^
    b454:			; <UNDEFINED> instruction: 0xf7f8681d
    b458:	stmdavs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    b45c:	ldm	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b460:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    b464:	tstcs	r1, r4, lsl #22
    b468:	andls	r4, r0, sl, ror r4
    b46c:			; <UNDEFINED> instruction: 0xf7f84628
    b470:			; <UNDEFINED> instruction: 0xf8dfe91a
    b474:			; <UNDEFINED> instruction: 0xf8542610
    b478:			; <UNDEFINED> instruction: 0xf04f0c1c
    b47c:			; <UNDEFINED> instruction: 0xf8df31ff
    b480:	ldmpl	r2!, {r2, r4, r9, sl, ip, sp}
    b484:	ldmpl	r3!, {r4, sp, lr}^
    b488:			; <UNDEFINED> instruction: 0xe61f6019
    b48c:			; <UNDEFINED> instruction: 0xf8df9a03
    b490:	ldmpl	r3, {r2, r3, r4, r6, r9, sl, ip, sp}^
    b494:			; <UNDEFINED> instruction: 0xf7f8681d
    b498:	stmdavs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    b49c:	ldmda	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b4a0:			; <UNDEFINED> instruction: 0x2650f8df
    b4a4:	tstcs	r1, r4, lsl #22
    b4a8:	andls	r4, r0, sl, ror r4
    b4ac:			; <UNDEFINED> instruction: 0xf7f84628
    b4b0:			; <UNDEFINED> instruction: 0xf8dfe8fa
    b4b4:			; <UNDEFINED> instruction: 0xf8543644
    b4b8:	andcs	r2, r0, r4, lsr #24
    b4bc:	tstcs	r0, fp, ror r4
    b4c0:			; <UNDEFINED> instruction: 0x01aee9c3
    b4c4:			; <UNDEFINED> instruction: 0xd1a72a00
    b4c8:			; <UNDEFINED> instruction: 0xf8dfe586
    b4cc:	cdpge	5, 1, cr3, cr14, cr12, {6}
    b4d0:			; <UNDEFINED> instruction: 0xf8569f03
    b4d4:	ldmpl	ip!, {r5, sl, fp}^
    b4d8:	movwcc	r6, #6179	; 0x1823
    b4dc:			; <UNDEFINED> instruction: 0xf7fd6023
    b4e0:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    b4e4:	eorvs	r3, r3, r1, lsl #22
    b4e8:	stceq	8, cr15, [r8], #-280	; 0xfffffee8
    b4ec:			; <UNDEFINED> instruction: 0xf8dfb933
    b4f0:	ldmpl	fp!, {r2, r3, r5, r7, r8, sl, ip, sp}^
    b4f4:	blcs	25568 <restart_point@@Base+0x8a8>
    b4f8:	svcge	0x0052f47f
    b4fc:			; <UNDEFINED> instruction: 0xf854ac1e
    b500:	blcs	1a5a8 <accounthelp@@Base+0xac78>
    b504:	mcrge	4, 4, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    b508:			; <UNDEFINED> instruction: 0xf1a42100
    b50c:			; <UNDEFINED> instruction: 0xf7f80008
    b510:			; <UNDEFINED> instruction: 0xf8dfe80c
    b514:	bls	d8acc <sunique@@Base+0xa970c>
    b518:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b51c:			; <UNDEFINED> instruction: 0xf0002b01
    b520:	blcs	2bb4c <reply_string@@Base+0x1aec>
    b524:	addshi	pc, r5, r0, asr #6
    b528:	blcs	5a13c <sunique@@Base+0x2ad7c>
    b52c:	addshi	pc, r1, r0, lsl #4
    b530:	stmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b534:	strbls	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    b538:	strbvs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    b53c:	ldmdavc	sp, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    b540:			; <UNDEFINED> instruction: 0xf8cd44f9
    b544:			; <UNDEFINED> instruction: 0xf8dd9024
    b548:	ldrbtmi	r9, [lr], #-12
    b54c:	movwcs	r4, #1730	; 0x6c2
    b550:	andvs	r9, r3, ip
    b554:	bleq	1e47990 <sunique@@Base+0x1e185d0>
    b558:	stceq	8, cr15, [ip], #-364	; 0xfffffe94
    b55c:	ldm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b560:	andpl	pc, r0, #1325400064	; 0x4f000000
    b564:			; <UNDEFINED> instruction: 0xf7f74651
    b568:	mcrne	14, 0, lr, cr4, cr4, {7}
    b56c:	ldmdb	fp, {r1, r4, r5, r8, sl, fp, ip, lr, pc}^
    b570:	ldrbmi	r2, [r8], r6, lsl #6
    b574:	ldmdbne	r0, {r0, r1, r2, r4, r6, r9, sl, lr}
    b578:	mvnvc	lr, r3, asr #22
    b57c:	tsteq	r6, fp, asr #18
    b580:	stceq	8, cr15, [r8], #-352	; 0xfffffea0
    b584:	stm	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b588:	ldrtmi	r4, [r9], -r2, lsr #12
    b58c:	ldmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b590:	vsub.i8	d18, d0, d0
    b594:	bne	92b8a4 <sunique@@Base+0x8fc4e4>
    b598:	cfstrscs	mvf4, [r0], {7}
    b59c:			; <UNDEFINED> instruction: 0x4605dcf0
    b5a0:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    b5a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b5a8:	blcs	2561c <restart_point@@Base+0x95c>
    b5ac:	adcshi	pc, sl, r0, asr #32
    b5b0:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    b5b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b5b8:	cmplt	fp, fp, lsl r8
    b5bc:	ldmdb	r7, {r1, r2, r3, r4, r8, r9, sl, fp, sp, pc}^
    b5c0:	ldmdb	r7, {r1, r2, r8}^
    b5c4:	addsmi	r2, r0, #4, 6	; 0x10000000
    b5c8:	movweq	lr, #15217	; 0x3b71
    b5cc:	rscshi	pc, ip, r0, lsl #5
    b5d0:	ldcle	13, cr2, [pc]	; b5d8 <__snprintf_chk@plt+0x7dcc>
    b5d4:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    b5d8:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    b5dc:			; <UNDEFINED> instruction: 0xb32b681b
    b5e0:	tstcs	r8, #3620864	; 0x374000
    b5e4:			; <UNDEFINED> instruction: 0xf1732a01
    b5e8:	blle	7cc1f0 <sunique@@Base+0x79ce30>
    b5ec:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    b5f0:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    b5f4:	ldrbtmi	r9, [fp], #-3587	; 0xfffff1fd
    b5f8:			; <UNDEFINED> instruction: 0x0118e9dd
    b5fc:	ldmdavs	sl, {r1, r2, r4, r5, r7, fp, ip, lr}^
    b600:	addsmi	r2, r0, #0, 6
    b604:	bl	1c656e8 <sunique@@Base+0x1c36328>
    b608:	ble	10c21c <sunique@@Base+0xdce5c>
    b60c:	eorcs	r4, r3, r9, lsr r6
    b610:	ldm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b614:			; <UNDEFINED> instruction: 0x46396837
    b618:			; <UNDEFINED> instruction: 0xf7f8200a
    b61c:			; <UNDEFINED> instruction: 0xf8dfe898
    b620:	bls	d8848 <sunique@@Base+0xa9488>
    b624:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    b628:	mrc	7, 4, APSR_nzcv, cr10, cr7, {7}
    b62c:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    b630:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    b634:	blcs	256a8 <restart_point@@Base+0x9e8>
    b638:	mvnshi	pc, r0, asr #32
    b63c:	vmull.s8	q9, d0, d0
    b640:	stfcsd	f0, [r0, #-1000]	; 0xfffffc18
    b644:			; <UNDEFINED> instruction: 0xf04fdc05
    b648:			; <UNDEFINED> instruction: 0xf04f30ff
    b64c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    b650:	ldfges	f0, [lr], {24}
    b654:	strtmi	r2, [r0], -r0, lsl #2
    b658:	svc	0x0066f7f7
    b65c:	stccc	8, cr15, [r4], #-336	; 0xfffffeb0
    b660:			; <UNDEFINED> instruction: 0xf0002b00
    b664:			; <UNDEFINED> instruction: 0xf8df81d6
    b668:	cfmvdhrls	mvd3, r3
    b66c:	stccs	8, cr15, [r4], #-336	; 0xfffffeb0
    b670:	stceq	8, cr15, [ip], #-336	; 0xfffffeb0
    b674:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    b678:	eorvs	r3, fp, r1, lsl #6
    b67c:	stmdavs	sl!, {r4, r7, r8, r9, sl, lr}
    b680:			; <UNDEFINED> instruction: 0xf8442300
    b684:	cdpne	12, 5, cr3, cr3, cr12, {1}
    b688:	ldmdblt	fp!, {r0, r1, r3, r5, sp, lr}
    b68c:	strcc	pc, [ip], #-2271	; 0xfffff721
    b690:	ldmpl	r3!, {r0, r9, sp}^
    b694:	blcs	25708 <restart_point@@Base+0xa48>
    b698:	mcrge	4, 4, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    b69c:	vldrge	d4, [lr, #-1016]	; 0xfffffc08
    b6a0:			; <UNDEFINED> instruction: 0xf8559e03
    b6a4:	ldmpl	r4!, {r3, r5, sl, fp}^
    b6a8:			; <UNDEFINED> instruction: 0xf7f86022
    b6ac:	stmdavs	r3!, {r3, fp, sp, lr, pc}
    b6b0:			; <UNDEFINED> instruction: 0xf8df2100
    b6b4:	blcc	5482c <sunique@@Base+0x2546c>
    b6b8:	stcne	8, cr15, [r8], #-276	; 0xfffffeec
    b6bc:			; <UNDEFINED> instruction: 0xf04f447a
    b6c0:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    b6c4:	stmdblt	fp!, {r0, r4, sp, lr}
    b6c8:	ldmpl	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    b6cc:	blcs	25740 <restart_point@@Base+0xa80>
    b6d0:	mcrge	4, 3, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    b6d4:			; <UNDEFINED> instruction: 0xf7fd2000
    b6d8:	bmi	ffaca944 <sunique@@Base+0xffa9b584>
    b6dc:	blge	7b2ef0 <sunique@@Base+0x783b30>
    b6e0:	ldmib	sp, {r0, r1, r2, r4, sl, fp, ip, pc}^
    b6e4:	ldmpl	r2!, {r3, r4, r8}
    b6e8:	andsvs	r2, r4, r1, lsl #16
    b6ec:	andeq	pc, r0, #1073741852	; 0x4000001c
    b6f0:	stclge	6, cr15, [ip], #1020	; 0x3fc
    b6f4:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, fp, lr}^
    b6f8:	ldmdapl	r2!, {r3, r4, r8, sl, lr}^
    b6fc:	stmdbcs	r0, {r0, r4, fp, sp, lr}
    b700:	cfstrdge	mvd15, [r4], #252	; 0xfc
    b704:	streq	pc, [ip], #-2271	; 0xfffff721
    b708:	movwls	sl, #6428	; 0x191c
    b70c:	strtmi	r4, [fp], -r2, lsr #12
    b710:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    b714:	blx	ff2c9712 <sunique@@Base+0xff29a352>
    b718:			; <UNDEFINED> instruction: 0x4605e4d8
    b71c:			; <UNDEFINED> instruction: 0xf7f79809
    b720:			; <UNDEFINED> instruction: 0xe73deebc
    b724:			; <UNDEFINED> instruction: 0x0118e9dd
    b728:	tstcs	sl, #3620864	; 0x374000
    b72c:	bl	1c5c174 <sunique@@Base+0x1c2cdb4>
    b730:	blle	60c344 <sunique@@Base+0x5dcf84>
    b734:			; <UNDEFINED> instruction: 0xf04f4bdc
    b738:			; <UNDEFINED> instruction: 0xf8590823
    b73c:	ldmdavs	r9!, {r0, r1, ip, sp, lr}
    b740:			; <UNDEFINED> instruction: 0xf7f84640
    b744:	ldmib	sp, {r2, fp, sp, lr, pc}^
    b748:	ldmdavs	r1!, {r1, r3, r4, r8, r9, sp}^
    b74c:			; <UNDEFINED> instruction: 0xf1431852
    b750:	stmib	sp, {r8, r9}^
    b754:	ldmib	sp, {r1, r3, r4, r8, r9, sp}^
    b758:	ldmib	sp, {r3, r4, r8}^
    b75c:	addsmi	r2, r0, #1744830464	; 0x68000000
    b760:	movweq	lr, #15217	; 0x3b71
    b764:	blmi	ff442318 <sunique@@Base+0xff412f58>
    b768:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b76c:			; <UNDEFINED> instruction: 0xf7f76818
    b770:			; <UNDEFINED> instruction: 0xe71dedf8
    b774:	stmdbls	r8, {r3, r5, r6, r7, fp, lr}
    b778:			; <UNDEFINED> instruction: 0xf7fe4478
    b77c:	stmdacs	r1, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    b780:	mcrge	4, 5, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    b784:			; <UNDEFINED> instruction: 0xf854ac1e
    b788:	blcs	1a820 <accounthelp@@Base+0xaef0>
    b78c:	cfstrsge	mvf15, [r4], #-252	; 0xffffff04
    b790:	vmlsls.f64	d4, d19, d1
    b794:	stccs	8, cr15, [r4], #-336	; 0xfffffeb0
    b798:	stceq	8, cr15, [ip], #-336	; 0xfffffeb0
    b79c:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    b7a0:	eorvs	r3, fp, r1, lsl #6
    b7a4:	stmdavs	fp!, {r4, r7, r8, r9, sl, lr}
    b7a8:	blcc	71fc4 <sunique@@Base+0x42c04>
    b7ac:			; <UNDEFINED> instruction: 0xf844602b
    b7b0:	blcs	16868 <accounthelp@@Base+0x6f38>
    b7b4:	cfstrsge	mvf15, [r9], {63}	; 0x3f
    b7b8:	bmi	fedc47f8 <sunique@@Base+0xfed95438>
    b7bc:	rscscc	pc, pc, pc, asr #32
    b7c0:			; <UNDEFINED> instruction: 0xf8544bb0
    b7c4:	ldrb	r1, [lr, #3100]!	; 0xc1c
    b7c8:	tsteq	r6, r7, asr r9
    b7cc:	blx	1ac97c8 <sunique@@Base+0x1a9a408>
    b7d0:	tsteq	r6, r7, asr r9
    b7d4:	movwcs	lr, #18775	; 0x4957
    b7d8:	bl	1c5c220 <sunique@@Base+0x1c2ce60>
    b7dc:			; <UNDEFINED> instruction: 0xf6ff0303
    b7e0:	blmi	ff3b73c4 <sunique@@Base+0xff388004>
    b7e4:	stceq	0, cr15, [sl], {79}	; 0x4f
    b7e8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    b7ec:	ldrbtmi	r4, [fp], #-1707	; 0xfffff955
    b7f0:	ldmdavs	fp, {r5, r7, r9, sl, lr}^
    b7f4:	stc2	11, cr15, [r3], {12}	; <UNPREDICTABLE>
    b7f8:	movwcs	lr, #18775	; 0x4957
    b7fc:	andeq	lr, r2, ip, lsl fp
    b800:	tsteq	r3, lr, asr #22
    b804:	tsteq	r4, r7, asr #18
    b808:	strmi	lr, [r6, #-2391]	; 0xfffff6a9
    b80c:	movwcs	lr, #18775	; 0x4957
    b810:	bl	1d5c268 <sunique@@Base+0x1d2cea8>
    b814:	ble	ffbcc428 <sunique@@Base+0xffb9d068>
    b818:	smlabteq	sl, sp, r9, lr
    b81c:			; <UNDEFINED> instruction: 0x4644465d
    b820:	blmi	ff005380 <sunique@@Base+0xfefd5fc0>
    b824:	mrscs	r2, (UNDEF: 0)
    b828:			; <UNDEFINED> instruction: 0x01aee9c8
    b82c:			; <UNDEFINED> instruction: 0xf844447b
    b830:	strt	r3, [r2], #3104	; 0xc20
    b834:	rschi	pc, ip, #14614528	; 0xdf0000
    b838:			; <UNDEFINED> instruction: 0xf8df4616
    b83c:	ldrbtmi	r9, [r8], #748	; 0x2ec
    b840:			; <UNDEFINED> instruction: 0xf8cd44f9
    b844:	and	r9, lr, r4, lsr r0
    b848:	stcne	8, cr15, [r8], #-336	; 0xfffffeb0
    b84c:			; <UNDEFINED> instruction: 0xf7f74648
    b850:	andcc	lr, r1, lr, ror pc
    b854:	ldmdb	r4, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
    b858:			; <UNDEFINED> instruction: 0xf1122306
    b85c:			; <UNDEFINED> instruction: 0xf1430a01
    b860:	stmdb	r4, {r8, r9, fp}^
    b864:			; <UNDEFINED> instruction: 0xf854ab06
    b868:			; <UNDEFINED> instruction: 0xf7f70c2c
    b86c:			; <UNDEFINED> instruction: 0xf1b0efb8
    b870:			; <UNDEFINED> instruction: 0x46813fff
    b874:			; <UNDEFINED> instruction: 0xf1b9d053
    b878:	mvnle	r0, sl, lsl #30
    b87c:	ldmpl	r3!, {r0, r5, r7, r8, r9, fp, lr}^
    b880:	movtlt	r6, #14363	; 0x381b
    b884:	tsteq	r6, r4, asr r9
    b888:	movwcs	lr, #18772	; 0x4954
    b88c:	bl	1c5c2d4 <sunique@@Base+0x1c2cf14>
    b890:	blle	80c4a4 <sunique@@Base+0x7dd0e4>
    b894:	strcs	r4, [r3, -r4, lsl #23]!
    b898:	strd	r5, [r7], -r5	; <UNPREDICTABLE>
    b89c:	tsteq	r6, r4, asr r9
    b8a0:	movwcs	lr, #18772	; 0x4954
    b8a4:	bl	1c5c2ec <sunique@@Base+0x1c2cf2c>
    b8a8:	blle	50c4bc <sunique@@Base+0x4dd0fc>
    b8ac:	ldrtmi	r6, [r8], -r9, lsr #16
    b8b0:	svc	0x004cf7f7
    b8b4:			; <UNDEFINED> instruction: 0xf7f76828
    b8b8:	ldmdb	r4, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    b8bc:	ldmmi	r1, {r2, r8, r9, sp}
    b8c0:	ldrdne	pc, [r4], -r8
    b8c4:			; <UNDEFINED> instruction: 0xf1431852
    b8c8:	stmdb	r4, {r8, r9}^
    b8cc:	ldmdapl	r3!, {r2, r8, r9, sp}
    b8d0:	blcs	25944 <restart_point@@Base+0xc84>
    b8d4:	blmi	fe340064 <sunique@@Base+0xfe310ca4>
    b8d8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    b8dc:	ldmdb	r4, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    b8e0:	ldmdb	r4, {r1, r2, r8}^
    b8e4:	addsmi	r2, r0, #4, 6	; 0x10000000
    b8e8:	movweq	lr, #15217	; 0x3b71
    b8ec:			; <UNDEFINED> instruction: 0xf854da69
    b8f0:	andcs	r1, sp, r8, lsr #24
    b8f4:	svc	0x002af7f7
    b8f8:			; <UNDEFINED> instruction: 0xf0003001
    b8fc:	ldmdb	r4, {r0, r2, r3, r5, r7, pc}^
    b900:	mrrcne	3, 0, r2, r1, cr6
    b904:			; <UNDEFINED> instruction: 0xf1439106
    b908:	movwls	r0, #29440	; 0x7300
    b90c:	movwcs	lr, #27101	; 0x69dd
    b910:	movwcs	lr, #26948	; 0x6944
    b914:	stmmi	r5, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    b918:			; <UNDEFINED> instruction: 0xf7f74478
    b91c:	blmi	1e8701c <sunique@@Base+0x1e57c5c>
    b920:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    b924:	biclt	r6, r3, fp, lsl r8
    b928:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}
    b92c:			; <UNDEFINED> instruction: 0x6718e9dd
    b930:	ldmib	sp, {r2, r3, r6, r7, fp, ip, lr}^
    b934:	addsmi	r2, r6, #1744830464	; 0x68000000
    b938:	bl	1de59c4 <sunique@@Base+0x1db6604>
    b93c:	ble	cc550 <sunique@@Base+0x9d190>
    b940:			; <UNDEFINED> instruction: 0xf7f72023
    b944:	stmdavs	r1!, {r2, r8, r9, sl, fp, sp, lr, pc}
    b948:			; <UNDEFINED> instruction: 0xf7f7200a
    b94c:	blmi	15c7554 <sunique@@Base+0x1598194>
    b950:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    b954:			; <UNDEFINED> instruction: 0xf7f76818
    b958:	blmi	1b06d70 <sunique@@Base+0x1ad79b0>
    b95c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    b960:	cmplt	r3, fp, lsl r8
    b964:			; <UNDEFINED> instruction: 0x0118e9dd
    b968:			; <UNDEFINED> instruction: 0xf99cf7fd
    b96c:	bls	de6ac <sunique@@Base+0xaf2ec>
    b970:	ldmpl	r3, {r1, r3, sp}^
    b974:			; <UNDEFINED> instruction: 0xf7f76819
    b978:	ldmdals	r3, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    b97c:	ldc	7, cr15, [r4, #-988]	; 0xfffffc24
    b980:	bls	f7f88 <sunique@@Base+0xc8bc8>
    b984:	ldmpl	r3, {r0, r3, r4, r6, r8, r9, fp, lr}^
    b988:			; <UNDEFINED> instruction: 0xf7f7681c
    b98c:	stmdavs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    b990:	ldcl	7, cr15, [ip, #988]!	; 0x3dc
    b994:	blls	11e334 <sunique@@Base+0xeef74>
    b998:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    b99c:	strtmi	r9, [r0], -r0
    b9a0:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    b9a4:			; <UNDEFINED> instruction: 0xf854ac1e
    b9a8:			; <UNDEFINED> instruction: 0xf7f70c28
    b9ac:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    b9b0:	mcrge	4, 2, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    b9b4:	rscscc	pc, pc, #79	; 0x4f
    b9b8:	mvnscc	pc, #79	; 0x4f
    b9bc:	movwcs	lr, #26948	; 0x6944
    b9c0:	ldmdb	r4, {r0, r1, r2, r6, r9, sl, sp, lr, pc}^
    b9c4:			; <UNDEFINED> instruction: 0xf7fd0106
    b9c8:	ldmdb	r4, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
    b9cc:	ldmdb	r4, {r1, r2, r8}^
    b9d0:	addsmi	r2, r0, #4, 6	; 0x10000000
    b9d4:	movweq	lr, #15217	; 0x3b71
    b9d8:	blls	382804 <sunique@@Base+0x353444>
    b9dc:	strcs	r2, [r0, -sl, lsl #10]
    b9e0:	strbmi	r4, [r4], lr, asr #13
    b9e4:	blx	165b5a <sunique@@Base+0x13679a>
    b9e8:	ldmdb	r4, {r0, r1, r8, sl, ip, sp, lr, pc}^
    b9ec:	stmiane	r8!, {r2, r8, r9, sp}
    b9f0:	tsteq	r3, r7, asr #22
    b9f4:	tsteq	r4, r4, asr #18
    b9f8:	stmdbhi	r6, {r2, r4, r6, r8, fp, sp, lr, pc}
    b9fc:	movwcs	lr, #18772	; 0x4954
    ba00:	bl	1e5d048 <sunique@@Base+0x1e2dc88>
    ba04:	ble	ffc0c618 <sunique@@Base+0xffbdd258>
    ba08:	smlabteq	lr, sp, r9, lr
    ba0c:			; <UNDEFINED> instruction: 0x46e046f1
    ba10:	bls	1057cc <sunique@@Base+0xd640c>
    ba14:	ldmpl	r3, {r5, r8, r9, fp, lr}^
    ba18:	andcc	r6, r1, #1703936	; 0x1a0000
    ba1c:	ldmib	sp, {r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}^
    ba20:			; <UNDEFINED> instruction: 0xf7fd0118
    ba24:	bls	109f28 <sunique@@Base+0xdab68>
    ba28:	andcs	r4, sl, pc, lsl fp
    ba2c:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba30:	mcr	7, 4, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    ba34:	bls	345244 <sunique@@Base+0x315e84>
    ba38:	ldmdavs	r0, {r2, r3, r5, r8, r9, fp, lr}
    ba3c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    ba40:			; <UNDEFINED> instruction: 0xf7f7681c
    ba44:	bmi	f070dc <sunique@@Base+0xed7d1c>
    ba48:	blls	113e54 <sunique@@Base+0xe4a94>
    ba4c:	andls	r4, r0, sl, ror r4
    ba50:			; <UNDEFINED> instruction: 0xf7f74620
    ba54:	ldrb	lr, [r4, #3624]!	; 0xe28
    ba58:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    ba5c:	ldc	7, cr15, [ip, #-988]	; 0xfffffc24
    ba60:			; <UNDEFINED> instruction: 0xf7f7e75d
    ba64:	svclt	0x0000eccc
    ba68:	andeq	r5, r1, r4, lsl #28
    ba6c:	andeq	r0, r0, r0, lsl r2
    ba70:	muleq	r1, sl, r9
    ba74:	ldrdeq	r0, [r0], -r8
    ba78:	andeq	r0, r0, ip, lsl #4
    ba7c:	andeq	r0, r0, r0, lsl #4
    ba80:	andeq	r0, r0, r4, ror #5
    ba84:	andeq	r0, r0, r4, lsr #4
    ba88:	muleq	r0, r4, r5
    ba8c:	strdeq	r3, [r0], -r2
    ba90:	andeq	r0, r0, r4, lsl #5
    ba94:	andeq	r0, r0, r0, lsl r3
    ba98:	andeq	r0, r0, r4, ror r2
    ba9c:	andeq	r0, r0, r0, asr #5
    baa0:	andeq	r0, r0, r8, lsr #5
    baa4:	andeq	r4, r0, r8, lsr #20
    baa8:	andeq	r0, r0, r0, lsr #5
    baac:	andeq	r4, r0, r8, ror #30
    bab0:	andeq	r0, r0, r4, lsl r2
    bab4:	andeq	r6, r1, lr, ror #14
    bab8:			; <UNDEFINED> instruction: 0x000198bc
    babc:	andeq	r3, r0, r0, asr r3
    bac0:	andeq	r3, r0, lr, lsr #6
    bac4:	andeq	r4, r0, r2, lsr #28
    bac8:	strdeq	r4, [r0], -ip
    bacc:	strdeq	r4, [r0], -r2
    bad0:	andeq	r6, r1, ip, lsl r6
    bad4:	ldrdeq	r6, [r1], -lr
    bad8:	strdeq	r4, [r0], -sl
    badc:	andeq	r0, r0, ip, lsl r3
    bae0:			; <UNDEFINED> instruction: 0x000046bc
    bae4:	andeq	r9, r1, r0, lsl r6
    bae8:	andeq	r4, r0, r6, lsl #24
    baec:	andeq	r0, r0, r8, asr #4
    baf0:	andeq	r2, r0, ip, lsr #29
    baf4:	andeq	r2, r0, ip, ror #28
    baf8:	andeq	r9, r1, r8, asr #10
    bafc:	andeq	r4, r0, r8, asr #21
    bb00:	andeq	r6, r1, r2, lsr r3
    bb04:	andeq	r0, r0, r4, lsr r2
    bb08:	andeq	r0, r0, r8, ror #3
    bb0c:	andeq	r6, r1, r6, lsl #5
    bb10:	andeq	r6, r1, r0, asr #3
    bb14:	andeq	r4, r0, sl, asr #22
    bb18:	andeq	r3, r0, r0, lsr #7
    bb1c:	andeq	r6, r1, lr, lsl #1
    bb20:	andeq	r2, r0, ip, lsr #25
    bb24:	andeq	r6, r1, lr, lsr r0
    bb28:	andeq	r6, r1, ip, lsr r0
    bb2c:	strdeq	r4, [r0], -r0
    bb30:	andeq	r2, r0, sl, ror r9
    bb34:	andeq	r2, r0, r8, asr #17
    bb38:	andeq	r4, r0, lr, lsr #11
    bb3c:	svcmi	0x00f0e92d
    bb40:	cfstr32vc	mvfx15, [r3, #-692]!	; 0xfffffd4c
    bb44:	bvc	ff849ec8 <sunique@@Base+0xff81ab08>
    bb48:			; <UNDEFINED> instruction: 0xf8dfad13
    bb4c:	ldrbtmi	r6, [pc], #-2784	; bb54 <__snprintf_chk@plt+0x8348>
    bb50:	strls	r6, [r2, -r9, lsr #32]
    bb54:			; <UNDEFINED> instruction: 0xf8df2100
    bb58:	ldmibpl	lr!, {r3, r4, r6, r7, r9, fp, lr}
    bb5c:	ldrbtmi	r2, [ip], #-1792	; 0xfffff900
    bb60:	tstls	r5, r3, lsl #4
    bb64:	ldmdavs	r4!, {r1, r5, r6, fp, sp, lr}
    bb68:	movwls	r2, #50688	; 0xc600
    bb6c:	andls	r2, r4, r0, lsl #6
    bb70:	tstls	r5, r1, lsr #9
    bb74:	tstls	sl, r6, lsl r1
    bb78:	bne	fee49efc <sunique@@Base+0xfee1ab3c>
    bb7c:	ldrvs	lr, [ip, -sp, asr #19]
    bb80:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    bb84:			; <UNDEFINED> instruction: 0xf7f7231e
    bb88:	blx	fec46a90 <sunique@@Base+0xfec176d0>
    bb8c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    bb90:	blls	62fbf8 <sunique@@Base+0x600838>
    bb94:	bls	b80e8 <sunique@@Base+0x88d28>
    bb98:	bcc	fe749f1c <sunique@@Base+0xfe71ab5c>
    bb9c:	bls	feb21ef0 <sunique@@Base+0xfeaf2b30>
    bba0:	blcs	25c14 <restart_point@@Base+0xf54>
    bba4:	bcs	3b80c <sunique@@Base+0xc44c>
    bba8:	andhi	pc, r6, #64	; 0x40
    bbac:	bcc	fe349f30 <sunique@@Base+0xfe31ab70>
    bbb0:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    bbb4:	tstlt	fp, fp, lsl r8
    bbb8:	blcs	32820 <sunique@@Base+0x3460>
    bbbc:	bichi	pc, r9, r0, asr #32
    bbc0:	bcs	1f49f44 <sunique@@Base+0x1f1ab84>
    bbc4:	stmdbls	r2, {r8, r9, sp}
    bbc8:	stmpl	sl, {r0, r1, r2, r4, r8, r9, ip, pc}
    bbcc:	bcs	25c1c <restart_point@@Base+0xf5c>
    bbd0:	msrhi	SPSR_sc, r0
    bbd4:	bcs	1b49f58 <sunique@@Base+0x1b1ab98>
    bbd8:	tstls	r9, #1073741824	; 0x40000000
    bbdc:			; <UNDEFINED> instruction: 0x4613a83e
    bbe0:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    bbe4:	andsls	r6, fp, #1703936	; 0x1a0000
    bbe8:	stc	7, cr15, [r4, #988]!	; 0x3dc
    bbec:			; <UNDEFINED> instruction: 0xf0402800
    bbf0:			; <UNDEFINED> instruction: 0xf8df8184
    bbf4:			; <UNDEFINED> instruction: 0xac133a50
    bbf8:			; <UNDEFINED> instruction: 0xf8df9a02
    bbfc:	stmdavs	r0!, {r2, r3, r6, r9, fp, ip}
    bc00:	ldrbtmi	r5, [r9], #-2261	; 0xfffff72b
    bc04:	eorvs	sl, fp, lr, lsr fp
    bc08:	bl	1fc9bec <sunique@@Base+0x1f9a82c>
    bc0c:	stmdavs	r3!, {r5, r8, ip, sp, pc}
    bc10:	blcs	1f29c84 <sunique@@Base+0x1efa8c4>
    bc14:			; <UNDEFINED> instruction: 0x81a3f040
    bc18:	bcc	c49f9c <sunique@@Base+0xc1abdc>
    bc1c:	ldmdbls	r8, {r1, r9, fp, ip, pc}
    bc20:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bc24:			; <UNDEFINED> instruction: 0xf0402900
    bc28:	blcs	6c12c <sunique@@Base+0x3cd6c>
    bc2c:	bichi	pc, r0, r0, asr #32
    bc30:			; <UNDEFINED> instruction: 0xf9ccf7fe
    bc34:			; <UNDEFINED> instruction: 0xf0402800
    bc38:	tstcs	r1, r7, asr #2
    bc3c:			; <UNDEFINED> instruction: 0xf7f7a83e
    bc40:			; <UNDEFINED> instruction: 0x4604ed7a
    bc44:			; <UNDEFINED> instruction: 0xf0402800
    bc48:	blls	62c4f4 <sunique@@Base+0x5fd134>
    bc4c:			; <UNDEFINED> instruction: 0xf8dfb143
    bc50:	ldrbtmi	r3, [fp], #-2560	; 0xfffff600
    bc54:			; <UNDEFINED> instruction: 0x23aee9d3
    bc58:	tsteq	r3, r2, asr sl
    bc5c:	orrhi	pc, r4, #64	; 0x40
    bc60:	blcs	32874 <sunique@@Base+0x34b4>
    bc64:			; <UNDEFINED> instruction: 0x81bbf000
    bc68:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bc6c:	stmdbls	r4, {r1, r3, r4, r9, sl, lr}
    bc70:			; <UNDEFINED> instruction: 0xf7fd4478
    bc74:	stmdacs	r1, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    bc78:			; <UNDEFINED> instruction: 0x81baf040
    bc7c:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bc80:			; <UNDEFINED> instruction: 0xf8df9f02
    bc84:	ldmpl	sp!, {r3, r4, r6, r7, r8, fp}^
    bc88:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    bc8c:	eorvs	r3, fp, r1, lsl #6
    bc90:			; <UNDEFINED> instruction: 0xf820f7fd
    bc94:	cdpne	8, 7, cr6, cr2, cr14, {1}
    bc98:	andsls	r6, r6, sl, lsr #32
    bc9c:			; <UNDEFINED> instruction: 0xf8dfb932
    bca0:	ldmpl	fp!, {r6, r7, r8, fp, ip, sp}^
    bca4:	blcs	25d18 <restart_point@@Base+0x1058>
    bca8:	cmphi	fp, #64	; 0x40	; <UNPREDICTABLE>
    bcac:	blcs	3290c <sunique@@Base+0x354c>
    bcb0:	bicshi	pc, r2, r0
    bcb4:			; <UNDEFINED> instruction: 0xf8dfad13
    bcb8:	stmdavs	r8!, {r2, r3, r5, r7, r8, fp, ip}
    bcbc:			; <UNDEFINED> instruction: 0xf7f74479
    bcc0:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    bcc4:	orrshi	pc, lr, r0, asr #32
    bcc8:			; <UNDEFINED> instruction: 0xf8df9802
    bccc:			; <UNDEFINED> instruction: 0xf8df299c
    bcd0:	stmpl	r2, {r2, r3, r4, r7, r8, fp, ip, sp}
    bcd4:	tstls	r5, r1, lsl r8
    bcd8:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    bcdc:	ldmdals	r5, {r0, r2, r8, r9, ip, pc}
    bce0:			; <UNDEFINED> instruction: 0xf7f7ad24
    bce4:			; <UNDEFINED> instruction: 0x462aecda
    bce8:	andcs	r4, r3, r1, lsl #12
    bcec:	bl	ff9c9cd0 <sunique@@Base+0xff99a910>
    bcf0:	vmlal.s8	q9, d0, d0
    bcf4:	blvs	fea6c30c <sunique@@Base+0xfea3cf4c>
    bcf8:			; <UNDEFINED> instruction: 0xf0002900
    bcfc:			; <UNDEFINED> instruction: 0xf8df8180
    bd00:	pkhtbmi	r2, r9, r8, asr #18
    bd04:			; <UNDEFINED> instruction: 0xf8df9d02
    bd08:	stmiapl	lr!, {r3, r5, r6, r8, fp, ip, sp}
    bd0c:	mcrrne	8, 3, r6, r2, cr0
    bd10:	stmiapl	sp!, {r1, r4, r5, sp, lr}^
    bd14:	andcc	lr, r3, #3489792	; 0x354000
    bd18:	addmi	r1, pc, #880640	; 0xd7000
    bd1c:	ldrhi	pc, [r9, #-704]	; 0xfffffd40
    bd20:	strbmi	r9, [fp], #-3330	; 0xfffff2fe
    bd24:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bd28:			; <UNDEFINED> instruction: 0xf8d15869
    bd2c:	strbmi	r8, [r3, #-8]
    bd30:			; <UNDEFINED> instruction: 0xf891bf02
    bd34:			; <UNDEFINED> instruction: 0xf0455028
    bd38:			; <UNDEFINED> instruction: 0xf8810502
    bd3c:	stcls	0, cr5, [r2, #-160]	; 0xffffff60
    bd40:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bd44:	stmibvs	sp, {r0, r3, r5, r6, fp, ip, lr}
    bd48:	b	8dcdfc <sunique@@Base+0x8ada3c>
    bd4c:	stcls	3, cr0, [r2, #-20]	; 0xffffffec
    bd50:	svclt	0x00944293
    bd54:	sbcvs	r6, sl, fp, asr #1
    bd58:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bd5c:	sadd8mi	fp, sl, r8
    bd60:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bd64:	addvs	r5, sl, r9, ror #16
    bd68:	andsvs	r5, r8, fp, ror #17
    bd6c:			; <UNDEFINED> instruction: 0xf8dfb930
    bd70:	stmiapl	fp!, {r4, r5, r6, r7, fp, ip, sp}^
    bd74:	blcs	25de8 <restart_point@@Base+0x1128>
    bd78:	rscshi	pc, r3, #64	; 0x40
    bd7c:	stmdage	r0!, {r8, sp}
    bd80:	bl	ff4c9d64 <sunique@@Base+0xff49a9a4>
    bd84:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bd88:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    bd8c:	blcs	65e00 <sunique@@Base+0x36a40>
    bd90:			; <UNDEFINED> instruction: 0x83adf000
    bd94:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    bd98:	blcc	ec53c <sunique@@Base+0xbd17c>
    bd9c:	vqdmulh.s<illegal width 8>	d2, d0, d1
    bda0:			; <UNDEFINED> instruction: 0xf7f781e3
    bda4:			; <UNDEFINED> instruction: 0xf8dfec36
    bda8:	ldrbtmi	r7, [pc], #-2252	; bdb0 <__snprintf_chk@plt+0x85a4>
    bdac:			; <UNDEFINED> instruction: 0x23aee9d7
    bdb0:	pkhbtmi	r4, r3, r3, lsl #6
    bdb4:	teqhi	r9, #64	; 0x40	; <UNPREDICTABLE>
    bdb8:	ldmvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bdbc:			; <UNDEFINED> instruction: 0xf8cd2300
    bdc0:			; <UNDEFINED> instruction: 0xf10db034
    bdc4:			; <UNDEFINED> instruction: 0xf8cb0a58
    bdc8:	ldrbtmi	r3, [pc], #-0	; bdd0 <__snprintf_chk@plt+0x85c4>
    bdcc:	ldrdlt	pc, [r8], -sp
    bdd0:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bdd4:	tstls	r2, #2063597568	; 0x7b000000
    bdd8:	ldrdeq	pc, [r0], -sl
    bddc:	mrrc	7, 15, pc, ip, cr7	; <UNPREDICTABLE>
    bde0:	strbmi	r4, [r1], -sl, asr #12
    bde4:	b	fed49dc8 <sunique@@Base+0xfed1aa08>
    bde8:	vcge.f32	d17, d0, d5
    bdec:	ldmdals	r5, {r1, r4, r8, sl, pc}
    bdf0:	mrrc	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    bdf4:	strtmi	r4, [sl], -r1, asr #12
    bdf8:	mcrr	7, 15, pc, r8, cr7	; <UNPREDICTABLE>
    bdfc:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    be00:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    be04:	adcmi	r6, r8, #1638400	; 0x190000
    be08:			; <UNDEFINED> instruction: 0xf0404604
    be0c:	ldmib	sp, {r1, r2, r3, r4, r5, r7, sl, pc}^
    be10:	stmdane	sl!, {r2, r3, r4, r9, sl, ip, lr}
    be14:	mvnvc	lr, #71680	; 0x11800
    be18:	tstcs	ip, #3358720	; 0x334000
    be1c:	blls	638288 <sunique@@Base+0x608ec8>
    be20:			; <UNDEFINED> instruction: 0xf0402b00
    be24:			; <UNDEFINED> instruction: 0xf8df833d
    be28:			; <UNDEFINED> instruction: 0xf85b385c
    be2c:	ldmdavs	fp, {r0, r1, ip, sp}
    be30:	sbcsle	r2, r1, r0, lsl #22
    be34:			; <UNDEFINED> instruction: 0x011ce9dd
    be38:	tstcs	lr, #3620864	; 0x374000
    be3c:	bl	1c5c884 <sunique@@Base+0x1c2d4c4>
    be40:	blle	ff24ca54 <sunique@@Base+0xff21d694>
    be44:	blcs	32aac <sunique@@Base+0x36ec>
    be48:	ldmib	sp, {r1, r2, r6, r7, ip, lr, pc}^
    be4c:			; <UNDEFINED> instruction: 0xf7fc011c
    be50:	ldmib	sp, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    be54:	ldmib	sp, {r2, r3, r4, r8}^
    be58:	addsmi	r2, r0, #2013265920	; 0x78000000
    be5c:	movweq	lr, #15217	; 0x3b71
    be60:	blls	4c2d50 <sunique@@Base+0x493990>
    be64:	strtmi	r2, [r4], sl, lsl #12
    be68:	strbmi	r2, [lr], r0, lsl #10
    be6c:	ldmdavs	fp, {r2, r6, r9, sl, lr}^
    be70:			; <UNDEFINED> instruction: 0xf603fb06
    be74:	tstcs	lr, #3620864	; 0x374000
    be78:	bl	1152140 <sunique@@Base+0x1122d80>
    be7c:	stmib	sp, {r0, r1, r8}^
    be80:	ldmib	sp, {r1, r2, r3, r4, r8}^
    be84:	ldmib	sp, {r2, r3, r4, r8, fp, pc}^
    be88:	ldrmi	r2, [r0, #798]	; 0x31e
    be8c:	movweq	lr, #15225	; 0x3b79
    be90:			; <UNDEFINED> instruction: 0x46a0daf0
    be94:	smlabteq	lr, sp, r9, lr
    be98:			; <UNDEFINED> instruction: 0x466446f1
    be9c:	blls	645d14 <sunique@@Base+0x616954>
    bea0:	svclt	0x00183300
    bea4:	ldr	r2, [r5], r1, lsl #6
    bea8:			; <UNDEFINED> instruction: 0x27dcf8df
    beac:	stmpl	sl, {r1, r8, fp, ip, pc}
    beb0:	addsmi	r6, r8, #16, 16	; 0x100000
    beb4:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {1}
    beb8:			; <UNDEFINED> instruction: 0xf7f92100
    bebc:			; <UNDEFINED> instruction: 0xf7fefdf7
    bec0:	stmdacs	r0, {r0, r2, r7, fp, ip, sp, lr, pc}
    bec4:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
    bec8:			; <UNDEFINED> instruction: 0xf04f9c02
    becc:			; <UNDEFINED> instruction: 0xf8df30ff
    bed0:			; <UNDEFINED> instruction: 0xf8df2774
    bed4:	ldmdbls	fp, {r3, r4, r5, r7, r8, r9, sl, ip, sp}
    bed8:	andsvs	r5, r1, r2, lsr #17
    bedc:	andsvs	r5, r8, r3, ror #17
    bee0:			; <UNDEFINED> instruction: 0x3748f8df
    bee4:	bls	fe8722f4 <sunique@@Base+0xfe842f34>
    bee8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    beec:			; <UNDEFINED> instruction: 0xf040429a
    bef0:			; <UNDEFINED> instruction: 0xf50d8555
    bef4:	pop	{r0, r1, r5, r8, sl, fp, ip, sp, lr}
    bef8:			; <UNDEFINED> instruction: 0xf7fd8ff0
    befc:			; <UNDEFINED> instruction: 0xf8dff86d
    bf00:	bls	99d48 <sunique@@Base+0x6a988>
    bf04:	ldmpl	r4, {r8, sl, sp}^
    bf08:	strtmi	lr, [r8], -r2
    bf0c:			; <UNDEFINED> instruction: 0xf87ef7fd
    bf10:	blcs	25fa4 <restart_point@@Base+0x12e4>
    bf14:			; <UNDEFINED> instruction: 0xf8dfd1f9
    bf18:	ldrbtmi	r5, [sp], #-1916	; 0xfffff884
    bf1c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    bf20:			; <UNDEFINED> instruction: 0xf8dfdbd2
    bf24:	mcrls	7, 0, r3, cr2, cr4, {1}
    bf28:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    bf2c:	eorvs	r3, r3, r1, lsl #6
    bf30:	mrrc	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
    bf34:			; <UNDEFINED> instruction: 0xf04f6823
    bf38:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
    bf3c:	eorvs	r4, r3, r3, lsl r4
    bf40:	bicle	r2, r1, r0, lsl #22
    bf44:			; <UNDEFINED> instruction: 0x3718f8df
    bf48:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    bf4c:	adcsle	r2, fp, r0, lsl #22
    bf50:	ldmib	sp, {r0, r1, r2, r9, sp, lr, pc}^
    bf54:	ldmdbls	r3, {r0, r1, sp}
    bf58:	ldc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    bf5c:	stmdavs	r0!, {r6, r7, r8, r9, sl, sp, lr, pc}
    bf60:			; <UNDEFINED> instruction: 0xf7f72102
    bf64:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    bf68:	cmphi	r9, r0, asr #5	; <UNPREDICTABLE>
    bf6c:			; <UNDEFINED> instruction: 0x3728f8df
    bf70:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    bf74:	blcs	25fe8 <restart_point@@Base+0x1328>
    bf78:	mcrge	4, 2, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    bf7c:			; <UNDEFINED> instruction: 0x171cf8df
    bf80:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    bf84:	stmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf88:			; <UNDEFINED> instruction: 0xf43f2800
    bf8c:	stmdavs	r0!, {r0, r2, r6, r9, sl, fp, sp, pc}
    bf90:			; <UNDEFINED> instruction: 0xff00f7fc
    bf94:	stmdacs	r0, {r5, sp, lr}
    bf98:	mrcge	4, 1, APSR_nzcv, cr14, cr15, {3}
    bf9c:			; <UNDEFINED> instruction: 0xf04f9a1b
    bfa0:			; <UNDEFINED> instruction: 0xf8df31ff
    bfa4:	eorvs	r3, sl, r8, ror #13
    bfa8:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    bfac:			; <UNDEFINED> instruction: 0xe7976019
    bfb0:			; <UNDEFINED> instruction: 0xf7f92001
    bfb4:			; <UNDEFINED> instruction: 0xe63bfd7b
    bfb8:			; <UNDEFINED> instruction: 0xb123682b
    bfbc:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
    bfc0:			; <UNDEFINED> instruction: 0xf0402b2d
    bfc4:	blls	ec730 <sunique@@Base+0xbd370>
    bfc8:			; <UNDEFINED> instruction: 0xf43f2b00
    bfcc:			; <UNDEFINED> instruction: 0xf8dfadef
    bfd0:	ldrdcs	r1, [r1], -r0
    bfd4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    bfd8:	bl	14c9fbc <sunique@@Base+0x149abfc>
    bfdc:			; <UNDEFINED> instruction: 0xf8dfe5e6
    bfe0:	stmdbls	r4, {r2, r6, r7, r9, sl}
    bfe4:			; <UNDEFINED> instruction: 0xf7fd4478
    bfe8:	stmdacs	r1, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    bfec:	mcrge	4, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    bff0:			; <UNDEFINED> instruction: 0x3650f8df
    bff4:	bls	6f2404 <sunique@@Base+0x6c3044>
    bff8:	andsvs	r5, sl, fp, asr #17
    bffc:	vst1.16	{d30}, [pc :256], r0
    c000:	ldrbt	r5, [ip], -r0, lsl #2
    c004:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
    c008:			; <UNDEFINED> instruction: 0xf0402b7c
    c00c:			; <UNDEFINED> instruction: 0xf8df81bc
    c010:	svcls	0x00022698
    c014:			; <UNDEFINED> instruction: 0x3640f8df
    c018:			; <UNDEFINED> instruction: 0x1690f8df
    c01c:	ldrbtmi	r5, [r9], #-2232	; 0xfffff748
    c020:	stmdavs	r8!, {r0, r1, r2, r4, ip, pc}
    c024:	strdcc	r5, [r1], -sp
    c028:			; <UNDEFINED> instruction: 0xf7f7602e
    c02c:	stmdavs	fp!, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    c030:	blcc	7688c <sunique@@Base+0x474cc>
    c034:	andsvs	r6, r0, fp, lsr #32
    c038:			; <UNDEFINED> instruction: 0xf8dfb933
    c03c:	ldmpl	fp!, {r2, r5, r9, sl, ip, sp}^
    c040:	blcs	260b4 <restart_point@@Base+0x13f4>
    c044:	orrhi	pc, sp, r0, asr #32
    c048:	blcs	32ca4 <sunique@@Base+0x38e4>
    c04c:	mcrge	4, 2, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    c050:	andcc	r9, r1, r3, lsl r8
    c054:	b	84a038 <sunique@@Base+0x81ac78>
    c058:	stmdage	r2!, {r8, sp}
    c05c:	b	194a040 <sunique@@Base+0x191ac80>
    c060:			; <UNDEFINED> instruction: 0xf8df9c02
    c064:			; <UNDEFINED> instruction: 0xf8df25f4
    c068:	stmiapl	r2!, {r3, r5, r9, sl, ip, sp}
    c06c:	mcrrne	8, 1, r6, r8, cr1
    c070:	stmiapl	r3!, {r4, sp, lr}^
    c074:	blcs	260e8 <restart_point@@Base+0x1428>
    c078:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    c07c:			; <UNDEFINED> instruction: 0x360cf8df
    c080:	rscscc	pc, pc, pc, asr #32
    c084:	andsvs	r5, r1, r3, ror #17
    c088:	stmdbcs	r0, {r3, r4, sp, lr}
    c08c:			; <UNDEFINED> instruction: 0xf8dfd1b0
    c090:	stmiapl	r3!, {r4, r6, r7, r8, sl, ip, sp}^
    c094:	blcs	26108 <restart_point@@Base+0x1448>
    c098:	cmn	r2, sl, lsr #1
    c09c:			; <UNDEFINED> instruction: 0xff9cf7fc
    c0a0:			; <UNDEFINED> instruction: 0xf8dfe7da
    c0a4:	bls	9981c <sunique@@Base+0x6a45c>
    c0a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c0ac:	blls	638840 <sunique@@Base+0x609480>
    c0b0:			; <UNDEFINED> instruction: 0xf8dfb1d3
    c0b4:	bls	9978c <sunique@@Base+0x6a3cc>
    c0b8:	ldmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    c0bc:			; <UNDEFINED> instruction: 0x671ee9dd
    c0c0:	ldrmi	r5, [r0, #2260]!	; 0x8d4
    c0c4:	movweq	lr, #31609	; 0x7b79
    c0c8:	ble	e6154 <sunique@@Base+0xb6d94>
    c0cc:			; <UNDEFINED> instruction: 0xf7f72023
    c0d0:	stmdavs	r1!, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    c0d4:			; <UNDEFINED> instruction: 0xf7f7200a
    c0d8:			; <UNDEFINED> instruction: 0xf8dfeb3a
    c0dc:	bls	99714 <sunique@@Base+0x6a354>
    c0e0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    c0e4:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c0e8:	ldrcc	pc, [r8, #2271]	; 0x8df
    c0ec:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    c0f0:	tstlt	fp, fp, lsl r8
    c0f4:	blcs	32d5c <sunique@@Base+0x399c>
    c0f8:	ldrthi	pc, [r7], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    c0fc:	ldmdavs	sl, {r1, r3, r4, r8, r9, fp, sp, pc}
    c100:			; <UNDEFINED> instruction: 0xf8dfb15a
    c104:	andcs	r1, r1, ip, lsr #11
    c108:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    c10c:	b	fee4a0f0 <sunique@@Base+0xfee1ad30>
    c110:	streq	pc, [r0, #2271]!	; 0x8df
    c114:			; <UNDEFINED> instruction: 0xf7f74478
    c118:	ldmdals	r6, {r3, r5, r9, fp, sp, lr, pc}
    c11c:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c120:			; <UNDEFINED> instruction: 0xf8dfb150
    c124:	ldrbtmi	r0, [r8], #-1428	; 0xfffffa6c
    c128:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c12c:	rscscc	pc, pc, #79	; 0x4f
    c130:	mvnscc	pc, #79	; 0x4f
    c134:	tstcs	ip, #3358720	; 0x334000
    c138:			; <UNDEFINED> instruction: 0xf7f79815
    c13c:	orrslt	lr, r8, r6, lsr r9
    c140:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c144:	vldrls	d9, [r3, #-8]
    c148:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    c14c:	b	184a130 <sunique@@Base+0x181ad70>
    c150:			; <UNDEFINED> instruction: 0xf7f76800
    c154:			; <UNDEFINED> instruction: 0xf8dfea1c
    c158:	strtmi	r2, [fp], -r8, ror #10
    c15c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c160:	strtmi	r9, [r0], -r0
    c164:	b	fe7ca148 <sunique@@Base+0xfe79ad88>
    c168:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c16c:	ldmdbls	r7, {r1, r9, sl, fp, ip, pc}
    c170:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    c174:	cmnlt	r1, r1, lsl #6
    c178:	bls	5f75d4 <sunique@@Base+0x5c8214>
    c17c:	stmdavs	r8!, {r0, r1, r5, sp, lr}
    c180:	stmdavs	r3!, {r4, r7, r8, r9, sl, lr}
    c184:	eorvs	r2, sl, r0, lsl #4
    c188:	eorvs	r1, r2, sl, asr lr
    c18c:			; <UNDEFINED> instruction: 0xf0002a00
    c190:			; <UNDEFINED> instruction: 0xf8df8127
    c194:	cfstrsls	mvf2, [r2, #-784]	; 0xfffffcf0
    c198:	stmiapl	ip!, {r1, r2, r4, fp, ip, pc}
    c19c:			; <UNDEFINED> instruction: 0xf7f76023
    c1a0:	stmdavs	r3!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    c1a4:	mvnscc	pc, pc, asr #32
    c1a8:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    c1ac:	eorvs	r4, r3, fp, lsl #8
    c1b0:	andsvs	r4, r1, sl, ror r4
    c1b4:			; <UNDEFINED> instruction: 0xf8dfb933
    c1b8:	stmiapl	fp!, {r3, r5, r7, sl, ip, sp}^
    c1bc:	blcs	26230 <restart_point@@Base+0x1570>
    c1c0:	sbchi	pc, pc, r0, asr #32
    c1c4:	stcge	13, cr9, [r2], #-8
    c1c8:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c1cc:	bls	6d45d4 <sunique@@Base+0x6a5214>
    c1d0:	stmiapl	fp!, {r5, r9, sl, lr}^
    c1d4:			; <UNDEFINED> instruction: 0xf7f7601a
    c1d8:	andcs	lr, r0, r8, lsr #19
    c1dc:			; <UNDEFINED> instruction: 0xff16f7fc
    c1e0:	tstcs	ip, #3620864	; 0x374000
    c1e4:			; <UNDEFINED> instruction: 0xf1732a01
    c1e8:			; <UNDEFINED> instruction: 0xf6ff0300
    c1ec:	blls	637bd8 <sunique@@Base+0x608818>
    c1f0:			; <UNDEFINED> instruction: 0xf43f2b00
    c1f4:			; <UNDEFINED> instruction: 0xf8dfae75
    c1f8:	ldmib	sp, {r6, sl, ip, sp}^
    c1fc:	stmiapl	fp!, {r2, r3, r4, r8}^
    c200:	blcs	26274 <restart_point@@Base+0x15b4>
    c204:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    c208:			; <UNDEFINED> instruction: 0xf8df4602
    c20c:			; <UNDEFINED> instruction: 0x460b04bc
    c210:	stmdbge	r0!, {r0, sl, ip, pc}
    c214:	tstls	r0, r8, ror r4
    c218:	mcr2	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    c21c:			; <UNDEFINED> instruction: 0xf7f7e660
    c220:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    c224:	stmdavs	r0!, {r1, r2, r9, sl, lr}
    c228:	svclt	0x00182b02
    c22c:	svclt	0x00142b0d
    c230:	strcs	r2, [r0, -r1, lsl #14]
    c234:	rschi	pc, r1, r0, asr #32
    c238:			; <UNDEFINED> instruction: 0xf7f7212f
    c23c:	strmi	lr, [r5], -r4, lsl #18
    c240:			; <UNDEFINED> instruction: 0xf0002800
    c244:	stmdavs	r0!, {r2, r3, r6, r8, r9, pc}
    c248:	eorvc	r2, pc, r2, lsl #2
    c24c:	b	c4a230 <sunique@@Base+0xc1ae70>
    c250:	eorvc	r2, fp, pc, lsr #6
    c254:	ldmdavs	r3!, {fp, sp}
    c258:	movthi	pc, #29376	; 0x72c0	; <UNPREDICTABLE>
    c25c:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c260:	stmpl	ip, {r1, r8, fp, ip, pc}
    c264:	stmiblt	r2, {r1, r5, fp, sp, lr}
    c268:			; <UNDEFINED> instruction: 0xf47f2b0d
    c26c:			; <UNDEFINED> instruction: 0xf44facd5
    c270:	ldmdals	r3, {r6, r7, r8, ip, sp, lr}
    c274:	b	fe54a258 <sunique@@Base+0xfe51ae98>
    c278:	stmdacs	r0, {r0, r1, r4, r8, sl, fp, sp, pc}
    c27c:	orrhi	pc, r2, #192, 4
    c280:	blcs	26314 <restart_point@@Base+0x1654>
    c284:	cfstrdge	mvd15, [r8], {63}	; 0x3f
    c288:	blcs	36635c <sunique@@Base+0x336f9c>
    c28c:	cfstrdge	mvd15, [r4], {127}	; 0x7f
    c290:	ldcge	8, cr9, [r3], {19}
    c294:	ldc2l	7, cr15, [lr, #-1008]!	; 0xfffffc10
    c298:	stmdacs	r0, {r5, sp, lr}
    c29c:	cfldrsge	mvf15, [ip], #508	; 0x1fc
    c2a0:			; <UNDEFINED> instruction: 0xf04f9c02
    c2a4:	bmi	ff9d86a8 <sunique@@Base+0xff9a92e8>
    c2a8:	ldmdbls	fp, {r3, r4, r5, r6, r7, r8, r9, fp, lr}
    c2ac:	andsvs	r5, r1, r2, lsr #17
    c2b0:	andsvs	r5, r8, r3, ror #17
    c2b4:	ldmdals	r6, {r2, r4, r9, sl, sp, lr, pc}
    c2b8:			; <UNDEFINED> instruction: 0xf90cf7fe
    c2bc:	stmdbls	r2, {r0, r1, r4, r5, r6, r7, r8, r9, fp, lr}
    c2c0:	rscscc	pc, pc, pc, asr #32
    c2c4:	blls	5e25f0 <sunique@@Base+0x5b3230>
    c2c8:	teqlt	fp, r8
    c2cc:			; <UNDEFINED> instruction: 0xac159b15
    c2d0:	blls	5f8764 <sunique@@Base+0x5c93a4>
    c2d4:			; <UNDEFINED> instruction: 0x47989815
    c2d8:	eorvs	r2, r3, r0, lsl #6
    c2dc:	orrlt	r9, r2, r6, lsl sl
    c2e0:	ldcge	8, cr9, [r6], {22}
    c2e4:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2e8:	ldrbtmi	r4, [fp], #-3064	; 0xfffff408
    c2ec:	addsmi	r6, r0, #1703936	; 0x1a0000
    c2f0:	svclt	0x00049816
    c2f4:	rscscc	pc, pc, #79	; 0x4f
    c2f8:			; <UNDEFINED> instruction: 0xf7f7601a
    c2fc:	movwcs	lr, #2528	; 0x9e0
    c300:	ldclmi	0, cr6, [r3], #140	; 0x8c
    c304:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    c308:	ble	1c16310 <sunique@@Base+0x1be6f50>
    c30c:	tstcs	ip, #3620864	; 0x374000
    c310:			; <UNDEFINED> instruction: 0xf1732a01
    c314:	blle	40cf1c <sunique@@Base+0x3ddb5c>
    c318:	bls	9f23c <sunique@@Base+0x6fe7c>
    c31c:			; <UNDEFINED> instruction: 0x011ce9dd
    c320:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c324:	strmi	fp, [r2], -fp, asr #2
    c328:	strmi	r4, [fp], -sl, ror #17
    c32c:	ldrbtmi	sl, [r8], #-2338	; 0xfffff6de
    c330:	stmdbge	r0!, {r0, r8, ip, pc}
    c334:			; <UNDEFINED> instruction: 0xf7fc9100
    c338:	stmdals	r2, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    c33c:	blmi	ff19ee48 <sunique@@Base+0xff16fa88>
    c340:	stmpl	r2, {r0, r1, r3, r4, r8, fp, ip, pc}
    c344:	stmiapl	r2, {r0, r4, sp, lr}^
    c348:	blcc	6639c <sunique@@Base+0x36fdc>
    c34c:	blcs	243a0 <ruserpass_rcsid@@Base+0x2a24>
    c350:	cfstrdge	mvd15, [r6, #508]	; 0x1fc
    c354:	bls	9f264 <sunique@@Base+0x6fea4>
    c358:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c35c:			; <UNDEFINED> instruction: 0xf43f2b00
    c360:			; <UNDEFINED> instruction: 0x2002adbf
    c364:	ldc2	0, cr15, [r6], {-0}
    c368:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
    c36c:	blx	febca36a <sunique@@Base+0xfeb9afaa>
    c370:			; <UNDEFINED> instruction: 0xf43f2803
    c374:			; <UNDEFINED> instruction: 0xe63bac75
    c378:	ldrdcs	r4, [r1], -r8
    c37c:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
    c380:	ldmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c384:	bmi	ff5c5c08 <sunique@@Base+0xff596848>
    c388:	blmi	fecf3f98 <sunique@@Base+0xfecc4bd8>
    c38c:	ldmpl	r8!, {r2, r3, r8, fp, ip, pc}
    c390:	stmdavs	r8!, {r0, r1, r2, r4, ip, pc}
    c394:	strdvs	r5, [lr], -sp	; <UNPREDICTABLE>
    c398:	stmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c39c:	bge	566450 <sunique@@Base+0x537090>
    c3a0:	eorvs	r3, fp, r1, lsl #22
    c3a4:	stmdblt	r3!, {r4, sp, lr}
    c3a8:	ldmpl	fp!, {r0, r2, r3, r5, r7, r8, r9, fp, lr}^
    c3ac:	blcs	26420 <restart_point@@Base+0x1760>
    c3b0:	blls	580b14 <sunique@@Base+0x551754>
    c3b4:			; <UNDEFINED> instruction: 0xf47f2b00
    c3b8:	bmi	ff037608 <sunique@@Base+0xff008248>
    c3bc:	vldrls	d9, [r3, #-8]
    c3c0:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    c3c4:	stmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c3c8:			; <UNDEFINED> instruction: 0xf7f76800
    c3cc:	bmi	ff186754 <sunique@@Base+0xff157394>
    c3d0:	tstcs	r1, fp, lsr #12
    c3d4:	andls	r4, r0, sl, ror r4
    c3d8:			; <UNDEFINED> instruction: 0xf7f74620
    c3dc:	ldrt	lr, [fp], -r4, ror #18
    c3e0:	ldmpl	r3!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
    c3e4:	blcs	26458 <restart_point@@Base+0x1798>
    c3e8:	movwcs	sp, #4539	; 0x11bb
    c3ec:			; <UNDEFINED> instruction: 0xf7f7e6d1
    c3f0:			; <UNDEFINED> instruction: 0xf04fe9fc
    c3f4:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    c3f8:	bmi	fec46220 <sunique@@Base+0xfec16e60>
    c3fc:	svcls	0x00024618
    c400:	ldmpl	fp!, {r1, r2, r5, fp, sp, lr}
    c404:			; <UNDEFINED> instruction: 0xf7f7681c
    c408:	bmi	fee06718 <sunique@@Base+0xfedd7358>
    c40c:	tstcs	r1, r3, lsr r6
    c410:	andls	r4, r0, sl, ror r4
    c414:			; <UNDEFINED> instruction: 0xf7f74620
    c418:	bls	706938 <sunique@@Base+0x6d7578>
    c41c:			; <UNDEFINED> instruction: 0xf04f4b9b
    c420:	strdvs	r3, [sl], -pc	; <UNPREDICTABLE>
    c424:			; <UNDEFINED> instruction: 0x601958fb
    c428:	cfldr32ge	mvfx14, [r5, #-360]	; 0xfffffe98
    c42c:			; <UNDEFINED> instruction: 0xf7f76828
    c430:			; <UNDEFINED> instruction: 0x2600e934
    c434:			; <UNDEFINED> instruction: 0x23aee9d7
    c438:			; <UNDEFINED> instruction: 0xf7f79600
    c43c:	stmdacs	r0, {r2, r5, r6, fp, sp, lr, pc}
    c440:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    c444:	ldcge	6, cr15, [r8], #764	; 0x2fc
    c448:	blls	9eec0 <sunique@@Base+0x6fb00>
    c44c:	ldrdeq	pc, [r0], -fp
    c450:	ldmpl	fp, {r0, r1, r4, r8, r9, sl, fp, ip, pc}
    c454:			; <UNDEFINED> instruction: 0xf7f7681c
    c458:	bmi	fe9466c8 <sunique@@Base+0xfe917308>
    c45c:	tstcs	r1, fp, lsr r6
    c460:	andls	r4, r0, sl, ror r4
    c464:			; <UNDEFINED> instruction: 0xf7f74620
    c468:	blls	6068e8 <sunique@@Base+0x5d7528>
    c46c:			; <UNDEFINED> instruction: 0xf43f2b00
    c470:	blmi	1e77b74 <sunique@@Base+0x1e487b4>
    c474:	bls	5f4084 <sunique@@Base+0x5c4cc4>
    c478:	ldmpl	ip!, {r3, r5, fp, sp, lr}^
    c47c:	movwcc	r6, #6179	; 0x1823
    c480:	ldrmi	r6, [r0, r3, lsr #32]
    c484:	eorvs	r6, lr, r3, lsr #16
    c488:	eorvs	r3, r3, r1, lsl #22
    c48c:			; <UNDEFINED> instruction: 0xf47f2b00
    c490:	blmi	1cf7b54 <sunique@@Base+0x1cc8794>
    c494:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    c498:			; <UNDEFINED> instruction: 0xf43f2b00
    c49c:	strb	sl, [r0, -r9, lsr #27]!
    c4a0:			; <UNDEFINED> instruction: 0x011ce9dd
    c4a4:	tstcs	lr, #3620864	; 0x374000
    c4a8:	bl	1c5cef0 <sunique@@Base+0x1c2db30>
    c4ac:	blle	5cd0c0 <sunique@@Base+0x59dd00>
    c4b0:	strtcs	r4, [r3], -sp, ror #22
    c4b4:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c4b8:	ldrtmi	r6, [r0], -r9, lsr #16
    c4bc:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c4c0:	tstcs	lr, #3620864	; 0x374000
    c4c4:	ldmdane	r2, {r0, r3, r4, r5, r6, fp, sp, lr}^
    c4c8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c4cc:	tstcs	lr, #3358720	; 0x334000
    c4d0:			; <UNDEFINED> instruction: 0x011ce9dd
    c4d4:	tstcs	lr, #3620864	; 0x374000
    c4d8:	bl	1c5cf20 <sunique@@Base+0x1c2db60>
    c4dc:	ble	ffacd0f0 <sunique@@Base+0xffa9dd30>
    c4e0:			; <UNDEFINED> instruction: 0xf85b4b61
    c4e4:	ldmdavs	r8, {r0, r1, ip, sp}
    c4e8:	svc	0x003af7f6
    c4ec:	cfstrsmi	mvf14, [r0], {155}	; 0x9b
    c4f0:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    c4f4:	tstmi	r3, #-1207959550	; 0xb8000002
    c4f8:	orrshi	pc, r2, r0, asr #32
    c4fc:	ldrsbhi	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    c500:	ldrbtmi	r4, [r8], #3709	; 0xe7d
    c504:	ldrbtmi	r9, [lr], #-3330	; 0xfffff2fe
    c508:	ldmdals	r6, {r0, r1, r6, r7, r9, sl, lr}
    c50c:	stmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c510:	strmi	r1, [r4], -r3, asr #24
    c514:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    c518:			; <UNDEFINED> instruction: 0xf0002c0a
    c51c:	stfcsd	f0, [sp], {35}	; 0x23
    c520:	blmi	1600ac0 <sunique@@Base+0x15d1700>
    c524:			; <UNDEFINED> instruction: 0xf8554637
    c528:			; <UNDEFINED> instruction: 0xf8daa003
    c52c:	cmplt	fp, #0
    c530:			; <UNDEFINED> instruction: 0x011ce9dd
    c534:	tstcs	lr, #3620864	; 0x374000
    c538:	bl	1c5cf80 <sunique@@Base+0x1c2dbc0>
    c53c:	blle	8cd150 <sunique@@Base+0x89dd90>
    c540:	movwlt	r9, #47896	; 0xbb18
    c544:	strtcs	r4, [r3], -r8, asr #22
    c548:	and	r5, r9, ip, ror #17
    c54c:			; <UNDEFINED> instruction: 0x011ce9dd
    c550:	tstcs	lr, #3620864	; 0x374000
    c554:	bl	1c5cf9c <sunique@@Base+0x1c2dbdc>
    c558:	blle	54d16c <sunique@@Base+0x51ddac>
    c55c:	orrslt	r9, fp, r8, lsl fp
    c560:	ldrtmi	r6, [r0], -r1, lsr #16
    c564:	ldm	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c568:			; <UNDEFINED> instruction: 0xf7f66820
    c56c:	ldmib	sp, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    c570:	stmdami	r3, {r1, r2, r3, r4, r8, r9, sp}^
    c574:	ldmdane	r2, {r0, r3, r4, r5, r6, fp, sp, lr}^
    c578:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c57c:	tstcs	lr, #3358720	; 0x334000
    c580:	ldmdavs	fp, {r0, r1, r3, r5, fp, ip, lr}
    c584:	mvnle	r2, r0, lsl #22
    c588:	stmiapl	fp!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    c58c:	cmplt	fp, fp, lsl r8
    c590:			; <UNDEFINED> instruction: 0x011ce9dd
    c594:	tstcs	lr, #3620864	; 0x374000
    c598:	bl	1c5cfe0 <sunique@@Base+0x1c2dc20>
    c59c:	blle	cd1b0 <sunique@@Base+0x9ddf0>
    c5a0:	blcs	33208 <sunique@@Base+0x3e48>
    c5a4:	adchi	pc, sl, r0, asr #32
    c5a8:	tstcs	ip, #3620864	; 0x374000
    c5ac:	stmdaeq	r1, {r1, r4, r8, ip, sp, lr, pc}
    c5b0:	stmdbeq	r0, {r0, r1, r6, r8, ip, sp, lr, pc}
    c5b4:	ldmdbhi	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c5b8:			; <UNDEFINED> instruction: 0xf7f79816
    c5bc:	stmdacs	sl, {r4, r8, fp, sp, lr, pc}
    c5c0:	tstle	r1, r4, lsl #12
    c5c4:	orrslt	r9, r3, r9, lsl fp
    c5c8:	ldmdavs	r0!, {r0, r2, r4, r9, sl, fp, sp, pc}
    c5cc:	mcr	7, 7, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    c5d0:			; <UNDEFINED> instruction: 0xf47f2800
    c5d4:	ldmdavs	r1!, {r1, r2, r5, r6, r8, sl, fp, sp, pc}
    c5d8:			; <UNDEFINED> instruction: 0xf7f7200d
    c5dc:	stccs	8, cr14, [r0], {184}	; 0xb8
    c5e0:	sbchi	pc, r6, r0
    c5e4:			; <UNDEFINED> instruction: 0xf0001c62
    c5e8:	stccs	0, cr8, [sp], {193}	; 0xc1
    c5ec:			; <UNDEFINED> instruction: 0x463ed09d
    c5f0:	cmplt	fp, r5, lsl #22
    c5f4:	svc	0x00e2f7f6
    c5f8:			; <UNDEFINED> instruction: 0xf8336803
    c5fc:	vst4.8	{d3-d6}, [r3 :64], r4
    c600:	blcs	1d508 <accounthelp@@Base+0xdbd8>
    c604:	ldrtcs	fp, [pc], #-3848	; c60c <__snprintf_chk@plt+0x8e00>
    c608:	ldmdbls	r5, {r5, r9, sl, lr}
    c60c:	ldm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c610:	tstcs	ip, #3620864	; 0x374000
    c614:	tstls	sl, r1, asr ip
    c618:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c61c:	ldmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    c620:	stmib	sp, {r1, r3, sl, ip, sp}^
    c624:			; <UNDEFINED> instruction: 0xe770341c
    c628:	andeq	r5, r1, r6, lsl #3
    c62c:	andeq	r0, r0, r0, lsl r2
    c630:	andeq	r5, r1, lr, lsl sp
    c634:	andeq	r2, r0, ip, asr #15
    c638:	ldrdeq	r0, [r0], -r8
    c63c:	andeq	r0, r0, ip, lsl #4
    c640:	strdeq	r0, [r0], -r4
    c644:	andeq	r0, r0, r4, lsr #4
    c648:	andeq	r2, r0, lr, asr r5
    c64c:	andeq	r0, r0, r4, ror #5
    c650:			; <UNDEFINED> instruction: 0x00018db2
    c654:	andeq	r4, r0, ip, lsr r3
    c658:	andeq	r0, r0, r4, ror r2
    c65c:			; <UNDEFINED> instruction: 0x00003db4
    c660:	andeq	r0, r0, r0, asr #5
    c664:	andeq	r2, r0, r4, lsr #9
    c668:	andeq	r0, r0, r0, lsr #5
    c66c:	muleq	r0, r4, r2
    c670:	muleq	r0, r0, r2
    c674:	andeq	r8, r1, sl, asr ip
    c678:			; <UNDEFINED> instruction: 0x00015ab2
    c67c:	andeq	r5, r1, r8, lsr #21
    c680:	andeq	r0, r0, r4, lsr r2
    c684:	andeq	r0, r0, r8, ror #3
    c688:	andeq	r0, r0, r0, lsl #4
    c68c:	andeq	r0, r0, r0, lsl r3
    c690:	andeq	r0, r0, r4, lsl r2
    c694:	andeq	r5, r1, r2, ror #18
    c698:	andeq	r0, r0, r8, lsl r3
    c69c:	ldrdeq	r2, [r0], -lr
    c6a0:	andeq	r4, r0, r2
    c6a4:	andeq	r2, r0, r4, lsr fp
    c6a8:	andeq	r0, r0, ip, lsl r3
    c6ac:			; <UNDEFINED> instruction: 0x000024be
    c6b0:	andeq	r3, r0, r2, lsr #30
    c6b4:	andeq	r3, r0, ip, asr #30
    c6b8:	andeq	r3, r0, sl, ror #29
    c6bc:	andeq	r0, r0, r8, asr #4
    c6c0:			; <UNDEFINED> instruction: 0x000021b6
    c6c4:	andeq	r5, r1, ip, asr #13
    c6c8:	andeq	r3, r0, r8, ror lr
    c6cc:	muleq	r1, r2, r5
    c6d0:	andeq	r5, r1, r8, ror r5
    c6d4:	andeq	r3, r0, lr, asr sp
    c6d8:	muleq	r0, r2, ip
    c6dc:	andeq	r3, r0, lr, asr #24
    c6e0:	andeq	r0, r0, r8, lsr #5
    c6e4:	andeq	r1, r0, r0, asr #30
    c6e8:	andeq	r1, r0, r4, lsl #30
    c6ec:			; <UNDEFINED> instruction: 0x00001eb4
    c6f0:	andeq	r8, r1, r4, lsl r5
    c6f4:	andeq	r5, r1, sl, ror r3
    c6f8:	andeq	r5, r1, r6, ror r3
    c6fc:			; <UNDEFINED> instruction: 0x011ce9dd
    c700:	blx	ff44a6f8 <sunique@@Base+0xff41b338>
    c704:			; <UNDEFINED> instruction: 0x011ce9dd
    c708:	tstcs	lr, #3620864	; 0x374000
    c70c:	bl	1c5d154 <sunique@@Base+0x1c2dd94>
    c710:			; <UNDEFINED> instruction: 0xf6ff0303
    c714:			; <UNDEFINED> instruction: 0xf8dbaf49
    c718:	strcs	r3, [sl], #-4
    c71c:	strcs	r4, [r0], -lr, lsr #13
    c720:			; <UNDEFINED> instruction: 0x46dc4655
    c724:			; <UNDEFINED> instruction: 0xf403fb04
    c728:	tstcs	lr, #3620864	; 0x374000
    c72c:	bl	11929b4 <sunique@@Base+0x11635f4>
    c730:	stmib	sp, {r0, r1, r8}^
    c734:	ldmib	sp, {r1, r2, r3, r4, r8}^
    c738:	ldmib	sp, {r2, r3, r4, r8, r9, fp, sp, pc}^
    c73c:	ldrmi	r2, [r2, #798]	; 0x31e
    c740:	movweq	lr, #15227	; 0x3b7b
    c744:			; <UNDEFINED> instruction: 0x46aadaf0
    c748:	smlabteq	r6, sp, r9, lr
    c74c:			; <UNDEFINED> instruction: 0x46e34675
    c750:	strtmi	lr, [r8], -sl, lsr #14
    c754:	mrc	7, 1, APSR_nzcv, cr10, cr6, {7}
    c758:	ldmib	r5, {r4, r5, fp, sp, lr}^
    c75c:	stmdacc	r1, {r0, r1, r9, ip, sp}
    c760:	blt	ff7ca764 <sunique@@Base+0xff79b3a4>
    c764:	movwcc	r9, #6938	; 0x1b1a
    c768:	smlald	r9, r1, sl, r3
    c76c:			; <UNDEFINED> instruction: 0xe6cc463e
    c770:	tstcs	ip, #3620864	; 0x374000
    c774:	mrrcne	6, 3, r4, r1, cr14
    c778:			; <UNDEFINED> instruction: 0xf1439108
    c77c:	movwls	r0, #37632	; 0x9300
    c780:	strcc	lr, [r8], #-2525	; 0xfffff623
    c784:	ldrcc	lr, [ip], #-2509	; 0xfffff633
    c788:			; <UNDEFINED> instruction: 0xf8dde6bf
    c78c:	tstlt	r1, #52	; 0x34
    c790:	tstcs	ip, #3620864	; 0x374000
    c794:			; <UNDEFINED> instruction: 0xf1732a01
    c798:	blle	70d3a0 <sunique@@Base+0x6ddfe0>
    c79c:	bmi	fe05f5a4 <sunique@@Base+0xfe0301e4>
    c7a0:	ldrbtmi	r9, [fp], #-3586	; 0xfffff1fe
    c7a4:			; <UNDEFINED> instruction: 0x011ce9dd
    c7a8:	ldmdavs	sl, {r1, r2, r4, r5, r7, fp, ip, lr}^
    c7ac:	addsmi	r2, r0, #0, 6
    c7b0:	bl	1c66894 <sunique@@Base+0x1c374d4>
    c7b4:	ble	10d3c8 <sunique@@Base+0xde008>
    c7b8:	eorcs	r4, r3, r9, lsr r6
    c7bc:	svc	0x00c6f7f6
    c7c0:			; <UNDEFINED> instruction: 0x46396837
    c7c4:			; <UNDEFINED> instruction: 0xf7f6200a
    c7c8:	blmi	1dc86d8 <sunique@@Base+0x1d99318>
    c7cc:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    c7d0:			; <UNDEFINED> instruction: 0xf7f66818
    c7d4:	blmi	1d47ef4 <sunique@@Base+0x1d18b34>
    c7d8:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    c7dc:	tstlt	fp, fp, lsl r8
    c7e0:	blcs	33448 <sunique@@Base+0x4088>
    c7e4:	adcshi	pc, r5, r0, asr #32
    c7e8:	vqdmull.s<illegal width 8>	q9, d0, d0
    c7ec:	adcmi	r8, ip, #153	; 0x99
    c7f0:	ldcge	6, cr15, [sl], #764	; 0x2fc
    c7f4:			; <UNDEFINED> instruction: 0x2c004b6d
    c7f8:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    c7fc:	vmov.i16	d22, #13	; 0x000d
    c800:	bmi	1aeca70 <sunique@@Base+0x1abd6b0>
    c804:	tstcs	r1, r8, lsr #12
    c808:	ldrbtmi	r9, [sl], #-2835	; 0xfffff4ed
    c80c:	svc	0x004af7f6
    c810:	blmi	1a45ac0 <sunique@@Base+0x1a16700>
    c814:			; <UNDEFINED> instruction: 0xf8dd9a02
    c818:	ldmpl	r3, {r2, r4, r5, ip, sp, pc}^
    c81c:			; <UNDEFINED> instruction: 0xe7b66819
    c820:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    c824:	andcs	r2, r0, #0, 2
    c828:	movwcs	r9, #256	; 0x100
    c82c:	ldrdeq	pc, [r0], -r8
    c830:	svc	0x004af7f6
    c834:	blle	81683c <sunique@@Base+0x7e747c>
    c838:	sbfxvs	lr, r4, #19, #15
    c83c:	strcs	r2, [r0], #-1280	; 0xfffffb00
    c840:	bl	1d5d318 <sunique@@Base+0x1d2df58>
    c844:	ble	38d468 <sunique@@Base+0x35e0a8>
    c848:	ldrdeq	pc, [r0], -r8
    c84c:	svc	0x00c6f7f6
    c850:	andsle	r1, r2, r1, asr #24
    c854:	eorsle	r2, lr, sl, lsl #16
    c858:			; <UNDEFINED> instruction: 0xf1453401
    c85c:	adcsmi	r0, r4, #0, 10
    c860:	movweq	lr, #31605	; 0x7b75
    c864:	movwcs	sp, #7152	; 0x1bf0
    c868:	movwls	r2, #512	; 0x200
    c86c:	ldmdals	r5, {r8, r9, sp}
    c870:	svc	0x002af7f6
    c874:			; <UNDEFINED> instruction: 0xf6bf2800
    c878:	bmi	1338184 <sunique@@Base+0x1308dc4>
    c87c:	ldcls	14, cr9, [r3, #-8]
    c880:	ldmdavs	ip, {r0, r1, r4, r5, r7, fp, ip, lr}
    c884:	mcr	7, 6, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    c888:			; <UNDEFINED> instruction: 0xf7f66800
    c88c:	bmi	12c8294 <sunique@@Base+0x1298ed4>
    c890:	tstcs	r1, fp, lsr #12
    c894:	andls	r4, r0, sl, ror r4
    c898:			; <UNDEFINED> instruction: 0xf7f64620
    c89c:	blls	6084b4 <sunique@@Base+0x5d90f4>
    c8a0:			; <UNDEFINED> instruction: 0xf43f2b00
    c8a4:	blmi	1177740 <sunique@@Base+0x1148380>
    c8a8:	bls	5f7d04 <sunique@@Base+0x5c8944>
    c8ac:	ldmpl	r4!, {r3, r5, fp, sp, lr}^
    c8b0:	movwcc	r6, #6179	; 0x1823
    c8b4:	ldrmi	r6, [r0, r3, lsr #32]
    c8b8:	andcs	r6, r0, #2293760	; 0x230000
    c8bc:	blcc	6496c <sunique@@Base+0x355ac>
    c8c0:	blcs	24954 <ruserpass_rcsid@@Base+0x2fd8>
    c8c4:	blge	fe549ac8 <sunique@@Base+0xfe51a708>
    c8c8:	ldmpl	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    c8cc:	blcs	26940 <restart_point@@Base+0x1c80>
    c8d0:	blge	fe3c99d4 <sunique@@Base+0xfe39a614>
    c8d4:	strcc	lr, [r2], #-1349	; 0xfffffabb
    c8d8:	streq	pc, [r0, #-325]	; 0xfffffebb
    c8dc:	ldmdami	r9!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c8e0:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    c8e4:	mcr	7, 7, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    c8e8:	bmi	c45bc0 <sunique@@Base+0xc16800>
    c8ec:	mcrls	6, 0, r4, cr2, cr8, {0}
    c8f0:	ldmpl	r3!, {r0, r1, r4, r8, sl, fp, ip, pc}
    c8f4:			; <UNDEFINED> instruction: 0xf7f6681c
    c8f8:	bmi	d08228 <sunique@@Base+0xcd8e68>
    c8fc:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    c900:	andls	r2, r0, r1, lsl #2
    c904:			; <UNDEFINED> instruction: 0xf7f64620
    c908:	bmi	c48448 <sunique@@Base+0xc19088>
    c90c:			; <UNDEFINED> instruction: 0xf04f4b30
    c910:	ldmpl	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    c914:	andvs	r9, r2, fp, lsl sl
    c918:			; <UNDEFINED> instruction: 0x601958f3
    c91c:	blt	ff84a920 <sunique@@Base+0xff81b560>
    c920:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    c924:	ldc	7, cr15, [r8, #984]!	; 0x3d8
    c928:	rscscc	pc, pc, #79	; 0x4f
    c92c:	mvnscc	pc, #79	; 0x4f
    c930:	tstcs	ip, #3358720	; 0x334000
    c934:			; <UNDEFINED> instruction: 0xf8dbe75b
    c938:	ldcls	0, cr0, [r3], {-0}
    c93c:	mcr	7, 1, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    c940:	tstcs	r1, r5, lsr #20
    c944:			; <UNDEFINED> instruction: 0x4623447a
    c948:	strtmi	r9, [r8], -r0
    c94c:	mcr	7, 5, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    c950:	ldmib	sp, {r1, r3, sl, sp, lr, pc}^
    c954:			; <UNDEFINED> instruction: 0xf7fc011c
    c958:	bls	caff4 <sunique@@Base+0x9bc34>
    c95c:	andcs	r4, sl, r1, lsl fp
    c960:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    c964:	mrc	7, 7, APSR_nzcv, cr2, cr6, {7}
    c968:	ldmib	sp, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    c96c:			; <UNDEFINED> instruction: 0xf7fc011c
    c970:	bls	cafdc <sunique@@Base+0x9bc1c>
    c974:	andcs	r4, sl, fp, lsl #22
    c978:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    c97c:	mcr	7, 7, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    c980:	bllt	fef4a984 <sunique@@Base+0xfef1b5c4>
    c984:	ldmdavs	r0!, {r0, r3, r9, fp, lr}
    c988:	stmdavs	sp!, {r1, r9, sl, fp, ip, pc}
    c98c:	ldmdavs	ip, {r0, r1, r4, r5, r7, fp, ip, lr}
    c990:	ldcl	7, cr15, [ip, #984]!	; 0x3d8
    c994:			; <UNDEFINED> instruction: 0x462b4a11
    c998:			; <UNDEFINED> instruction: 0xe7b1447a
    c99c:	stc	7, cr15, [lr, #-984]!	; 0xfffffc28
    c9a0:	ldrdeq	r5, [r1], -sl
    c9a4:	andeq	r0, r0, r0, lsr #5
    c9a8:	andeq	r0, r0, r8, ror #3
    c9ac:	andeq	r0, r0, r8, asr #4
    c9b0:	andeq	r3, r0, lr, lsl #16
    c9b4:	andeq	r0, r0, r4, lsr r2
    c9b8:	andeq	r1, r0, r0, lsl #21
    c9bc:	andeq	r0, r0, r4, ror r2
    c9c0:	andeq	r0, r0, r0, asr #5
    c9c4:	andeq	r3, r0, r6, ror #10
    c9c8:	andeq	r1, r0, r6, lsl sl
    c9cc:	andeq	r0, r0, r4, lsr #4
    c9d0:	andeq	r0, r0, r0, lsl r3
    c9d4:	andeq	r3, r0, lr, ror #13
    c9d8:	ldrdeq	r1, [r0], -r0
    c9dc:	andeq	r1, r0, ip, ror r9
    c9e0:	svcmi	0x00f0e92d
    c9e4:			; <UNDEFINED> instruction: 0xf8dfb0a7
    c9e8:	blge	134d80 <sunique@@Base+0x1059c0>
    c9ec:	stmdbge	r4!, {r3, r4, r5, fp, lr}
    c9f0:	andcs	r4, r0, #-100663296	; 0xfa000000
    c9f4:	andlt	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c9f8:	ldrdeq	pc, [r0], -fp
    c9fc:			; <UNDEFINED> instruction: 0xf8439025
    ca00:	addsmi	r2, r9, #4, 30
    ca04:	blmi	d011f8 <sunique@@Base+0xcd1e38>
    ca08:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    ca0c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    ca10:	strcs	r2, [r0], -r1, lsl #14
    ca14:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ca18:			; <UNDEFINED> instruction: 0xf7f66828
    ca1c:			; <UNDEFINED> instruction: 0x4604ee3e
    ca20:			; <UNDEFINED> instruction: 0xf7f66828
    ca24:			; <UNDEFINED> instruction: 0xf7f6ee3a
    ca28:	rsbmi	lr, r3, #32, 26	; 0x800
    ca2c:	tsteq	pc, #3	; <UNPREDICTABLE>
    ca30:	ldreq	pc, [pc], #-4	; ca38 <__snprintf_chk@plt+0x922c>
    ca34:	subsmi	fp, ip, #88, 30	; 0x160
    ca38:	blx	1f76d8 <sunique@@Base+0x1c8318>
    ca3c:	bl	109a54 <sunique@@Base+0xda694>
    ca40:	stmdavs	r8!, {r7, r8, r9}
    ca44:	stccs	8, cr15, [r4], {83}	; 0x53
    ca48:			; <UNDEFINED> instruction: 0xf8434314
    ca4c:			; <UNDEFINED> instruction: 0xf7f64c84
    ca50:	movwcs	lr, #3620	; 0xe24
    ca54:	andhi	pc, r0, sp, asr #17
    ca58:			; <UNDEFINED> instruction: 0x4649461a
    ca5c:	strvs	lr, [r3], -sp, asr #19
    ca60:			; <UNDEFINED> instruction: 0xf7f63001
    ca64:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    ca68:			; <UNDEFINED> instruction: 0xd128db08
    ca6c:			; <UNDEFINED> instruction: 0xf8db9a25
    ca70:	addsmi	r3, sl, #0
    ca74:	eorlt	sp, r7, r7, lsr #2
    ca78:	svchi	0x00f0e8bd
    ca7c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    ca80:	stc	7, cr15, [sl, #-984]	; 0xfffffc28
    ca84:	blmi	59f2e0 <sunique@@Base+0x56ff20>
    ca88:	mvnscc	pc, pc, asr #32
    ca8c:			; <UNDEFINED> instruction: 0xf85a2000
    ca90:	andsvs	r2, r1, r2
    ca94:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ca98:	movwcc	r6, #6179	; 0x1823
    ca9c:			; <UNDEFINED> instruction: 0xf0006023
    caa0:	stmdavs	r3!, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
    caa4:	eorvs	r3, r3, r1, lsl #22
    caa8:	bicsle	r2, pc, r0, lsl #22
    caac:			; <UNDEFINED> instruction: 0xf85a4b0d
    cab0:	ldmdavs	fp, {r0, r1, ip, sp}
    cab4:	sbcsle	r2, r9, r0, lsl #22
    cab8:			; <UNDEFINED> instruction: 0xf0002002
    cabc:	andcs	pc, r0, fp, ror #16
    cac0:	blx	fe94aab8 <sunique@@Base+0xfe91b6f8>
    cac4:			; <UNDEFINED> instruction: 0xf7f6e7a8
    cac8:	svclt	0x0000ec9a
    cacc:	andeq	r4, r1, r4, ror #5
    cad0:	andeq	r0, r0, r0, lsl r2
    cad4:	andeq	r0, r0, r0, lsr #6
    cad8:	andeq	r3, r0, sl, asr #32
    cadc:	andeq	r0, r0, r0, lsl r3
    cae0:	andeq	r0, r0, r4, ror r2
    cae4:	andeq	r0, r0, r0, asr #5
    cae8:	tstcs	r0, r0, ror r5
    caec:	stcmi	0, cr11, [r8], {130}	; 0x82
    caf0:	stcmi	6, cr4, [r8, #-24]	; 0xffffffe8
    caf4:	ldc	7, cr15, [r4], {246}	; 0xf6
    caf8:	ldrbtmi	r4, [ip], #-2823	; 0xfffff4f9
    cafc:	ldrtmi	r2, [r0], -r0, lsl #4
    cb00:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
    cb04:	strls	r5, [r0], #-2404	; 0xfffff69c
    cb08:	ldc	7, cr15, [r0], {246}	; 0xf6
    cb0c:	ldcllt	0, cr11, [r0, #-8]!
    cb10:	ldrdeq	r4, [r1], -sl
    cb14:	andeq	r0, r0, r4, lsl #4
    cb18:	andeq	r0, r0, r4, ror #4
    cb1c:	strcs	fp, [r0], #-1288	; 0xfffffaf8
    cb20:	tstcs	r1, r5, lsl #22
    cb24:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    cb28:	ldmdapl	r8, {r0, r2, r9, fp, lr}
    cb2c:	ldmpl	fp, {r2, sp, lr}
    cb30:			; <UNDEFINED> instruction: 0xf7f66818
    cb34:	svclt	0x0000edd0
    cb38:	andeq	r4, r1, lr, lsr #3
    cb3c:	andeq	r0, r0, r0, asr #5
    cb40:	andeq	r0, r0, r4, lsr #4
    cb44:	cfstr32mi	mvfx11, [lr], {56}	; 0x38
    cb48:	ldrbtmi	r4, [ip], #-2830	; 0xfffff4f2
    cb4c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    cb50:	blmi	37b084 <sunique@@Base+0x34bcc4>
    cb54:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    cb58:	blmi	33914c <sunique@@Base+0x309d8c>
    cb5c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    cb60:	andsvs	r3, r3, r1, lsl #6
    cb64:	blmi	2bc04c <sunique@@Base+0x28cc8c>
    cb68:	stmiapl	r5!, {r1, r3, sp}^
    cb6c:			; <UNDEFINED> instruction: 0xf7f66829
    cb70:	stmdavs	r8!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    cb74:	bl	ffd4ab54 <sunique@@Base+0xffd1b794>
    cb78:			; <UNDEFINED> instruction: 0xf7ffe7eb
    cb7c:	svclt	0x0000ffcf
    cb80:	andeq	r4, r1, sl, lsl #3
    cb84:	andeq	r0, r0, r8, ror #5
    cb88:	andeq	r0, r0, r4, ror r2
    cb8c:	andeq	r0, r0, r0, asr #5
    cb90:	andeq	r0, r0, r0, lsr #5
    cb94:	strcs	fp, [r0], #-1288	; 0xfffffaf8
    cb98:	tstcs	r1, r5, lsl #22
    cb9c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    cba0:	ldmdapl	r8, {r0, r2, r9, fp, lr}
    cba4:	ldmpl	fp, {r2, sp, lr}
    cba8:			; <UNDEFINED> instruction: 0xf7f66818
    cbac:	svclt	0x0000ed94
    cbb0:	andeq	r4, r1, r6, lsr r1
    cbb4:	andeq	r0, r0, r0, asr #5
    cbb8:	andeq	r0, r0, r4, lsr #4
    cbbc:	cfstr32mi	mvfx11, [r9], #-448	; 0xfffffe40
    cbc0:	ldrbtmi	r4, [ip], #-2857	; 0xfffff4d7
    cbc4:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    cbc8:	blmi	a3987c <sunique@@Base+0xa0a4bc>
    cbcc:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
    cbd0:			; <UNDEFINED> instruction: 0xf7f6b148
    cbd4:	tstcs	r2, r2, ror #26
    cbd8:	stc	7, cr15, [r2, #984]	; 0x3d8
    cbdc:			; <UNDEFINED> instruction: 0xf7f66830
    cbe0:	movwcs	lr, #3438	; 0xd6e
    cbe4:	blmi	8a4cb8 <sunique@@Base+0x8758f8>
    cbe8:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
    cbec:			; <UNDEFINED> instruction: 0xf7f6b118
    cbf0:	movwcs	lr, #3430	; 0xd66
    cbf4:	blmi	7e4cc8 <sunique@@Base+0x7b5908>
    cbf8:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
    cbfc:	blle	216c04 <sunique@@Base+0x1e7844>
    cc00:			; <UNDEFINED> instruction: 0xf7f62102
    cc04:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    cc08:	stcl	7, cr15, [lr, #984]!	; 0x3d8
    cc0c:	mvnscc	pc, #79	; 0x4f
    cc10:	movwcs	r6, #51	; 0x33
    cc14:	andcs	r6, r1, fp, lsr #32
    cc18:	ldc2	7, cr15, [r4, #1012]!	; 0x3f4
    cc1c:			; <UNDEFINED> instruction: 0xb1bb682b
    cc20:	stmiapl	r6!, {r1, r4, r8, r9, fp, lr}^
    cc24:	cmplt	r8, r0, lsr r8
    cc28:	ldc	7, cr15, [r6, #-984]!	; 0xfffffc28
    cc2c:			; <UNDEFINED> instruction: 0xf7f62102
    cc30:	ldmdavs	r0!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    cc34:	stcl	7, cr15, [r2, #-984]	; 0xfffffc28
    cc38:	eorsvs	r2, r3, r0, lsl #6
    cc3c:	stmiapl	r6!, {r2, r3, r8, r9, fp, lr}^
    cc40:	tstlt	r8, r0, lsr r8
    cc44:	ldc	7, cr15, [sl, #-984]!	; 0xfffffc28
    cc48:	eorsvs	r2, r3, r0, lsl #6
    cc4c:	eorvs	r2, fp, r0, lsl #6
    cc50:	andcs	r4, r0, #9216	; 0x2400
    cc54:	stmiapl	r3!, {r4, r9, sl, lr}^
    cc58:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cc5c:			; <UNDEFINED> instruction: 0xf7fd601a
    cc60:	svclt	0x0000bd91
    cc64:	andeq	r4, r1, r2, lsl r1
    cc68:	andeq	r0, r0, r0, lsr #4
    cc6c:	ldrdeq	r0, [r0], -ip
    cc70:	andeq	r0, r0, r0, lsr #6
    cc74:	andeq	r0, r0, r8, ror r2
    cc78:	andeq	r0, r0, ip, asr r2
    cc7c:	bmi	81f900 <sunique@@Base+0x7f0540>
    cc80:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    cc84:	ldmpl	sp, {r4, r5, r6, r7, r8, lr}
    cc88:			; <UNDEFINED> instruction: 0xb3a2682a
    cc8c:	strcs	r7, [r0, -r6, lsl #16]
    cc90:			; <UNDEFINED> instruction: 0x46b846be
    cc94:	blcc	8ace4 <sunique@@Base+0x5b924>
    cc98:	adcsmi	r4, r3, #172, 12	; 0xac00000
    cc9c:	biclt	sp, lr, r6, lsr #2
    cca0:	and	r4, r0, r1, lsl #12
    cca4:			; <UNDEFINED> instruction: 0xf811b1b3
    cca8:			; <UNDEFINED> instruction: 0xf8124f01
    ccac:	adcmi	r3, r3, #1024	; 0x400
    ccb0:	stmdblt	ip!, {r3, r4, r5, r6, r7, ip, lr, pc}
    ccb4:	adcsmi	r1, r9, #36864	; 0x9000
    ccb8:	svclt	0x0008dc0f
    ccbc:	mvfeqs	f7, #0.5
    ccc0:	svccs	0x0018f855
    ccc4:	mvnle	r2, r0, lsl #20
    ccc8:	svceq	0x0002f1be
    cccc:			; <UNDEFINED> instruction: 0x46c4bfb4
    ccd0:	ldclcc	0, cr15, [pc], #316	; ce14 <__snprintf_chk@plt+0x9608>
    ccd4:	pop	{r5, r6, r9, sl, lr}
    ccd8:			; <UNDEFINED> instruction: 0x46a881f0
    ccdc:	svccs	0x0018f855
    cce0:			; <UNDEFINED> instruction: 0xf04f460f
    cce4:	bcs	104f0 <accounthelp@@Base+0xbc0>
    cce8:	ubfx	sp, r4, #3, #14
    ccec:			; <UNDEFINED> instruction: 0x46014634
    ccf0:	mvnle	r2, r0, lsl #24
    ccf4:			; <UNDEFINED> instruction: 0x4694e7de
    ccf8:	svclt	0x0000e7ec
    ccfc:	andeq	r4, r1, r4, asr r0
    cd00:	andeq	r0, r0, r8, ror #4
    cd04:	svcmi	0x00f0e92d
    cd08:	svcmi	0x00642801
    cd0c:	ldrbtmi	fp, [pc], #-137	; cd14 <__snprintf_chk@plt+0x9508>
    cd10:	svcmi	0x0063d02f
    cd14:			; <UNDEFINED> instruction: 0xf8df4605
    cd18:	strmi	r9, [r8], ip, lsl #3
    cd1c:	ldrdge	pc, [r8, pc]
    cd20:	ldrbtmi	r4, [r9], #1151	; 0x47f
    cd24:	cfstrscc	mvf4, [r1, #-1000]	; 0xfffffc18
    cd28:	ldcle	13, cr2, [r4, #-0]
    cd2c:	svcvs	0x0004f858
    cd30:			; <UNDEFINED> instruction: 0xf7ff4630
    cd34:	andcs	pc, sl, #652	; 0x28c
    cd38:			; <UNDEFINED> instruction: 0x46044639
    cd3c:			; <UNDEFINED> instruction: 0xf04f1c63
    cd40:	andsle	r0, r1, r1
    cd44:	ldmib	r4, {r2, r4, r6, r8, ip, sp, pc}^
    cd48:	cfstrscc	mvf3, [r1, #-0]
    cd4c:			; <UNDEFINED> instruction: 0xf7f69400
    cd50:	stccs	12, cr14, [r0, #-608]	; 0xfffffda0
    cd54:	andlt	sp, r9, sl, ror #25
    cd58:	svchi	0x00f0e8bd
    cd5c:			; <UNDEFINED> instruction: 0x46494632
    cd60:			; <UNDEFINED> instruction: 0xf7f62001
    cd64:	ldrb	lr, [lr, lr, lsl #25]
    cd68:			; <UNDEFINED> instruction: 0x46514632
    cd6c:	stc	7, cr15, [r8], {246}	; 0xf6
    cd70:	stmdami	lr, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    cd74:	ldmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cd78:			; <UNDEFINED> instruction: 0xf7f64478
    cd7c:	bmi	1347d5c <sunique@@Base+0x131899c>
    cd80:			; <UNDEFINED> instruction: 0xf8574b4c
    cd84:			; <UNDEFINED> instruction: 0xf857a002
    cd88:			; <UNDEFINED> instruction: 0xf8da9003
    cd8c:	blx	224d96 <sunique@@Base+0x1f59d6>
    cd90:	strbmi	r9, [r8, #2054]	; 0x806
    cd94:	strcs	sp, [r0, #-2429]	; 0xfffff683
    cd98:			; <UNDEFINED> instruction: 0xf854464c
    cd9c:			; <UNDEFINED> instruction: 0xf7f60b18
    cda0:	addmi	lr, r5, #9728	; 0x2600
    cda4:			; <UNDEFINED> instruction: 0x4605bfb8
    cda8:	mvnsle	r4, #68, 10	; 0x11000000
    cdac:	streq	pc, [r8], #-261	; 0xfffffefb
    cdb0:			; <UNDEFINED> instruction: 0xf0242050
    cdb4:	strtmi	r0, [r1], -r7, lsl #8
    cdb8:	cdp2	0, 13, cr15, cr14, cr0, {0}
    cdbc:	svclt	0x00081e03
    cdc0:	movwls	r2, #13057	; 0x3301
    cdc4:	stmibne	r8, {r0, r1, r8, fp, ip, pc}
    cdc8:			; <UNDEFINED> instruction: 0xf0003801
    cdcc:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    cdd0:	tstcs	r8, #12352	; 0x3040
    cdd4:	blx	df2be <sunique@@Base+0xafefe>
    cdd8:			; <UNDEFINED> instruction: 0xf109f300
    cddc:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    cde0:	tstls	r5, r6, lsl #4
    cde4:	andls	r4, r7, #436207616	; 0x1a000000
    cde8:	blcc	2b1a00 <sunique@@Base+0x282640>
    cdec:	cdpls	3, 0, cr9, cr6, cr2, {0}
    cdf0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cdf4:	stceq	8, cr15, [sl], {86}	; 0x56
    cdf8:	blmi	c39360 <sunique@@Base+0xc09fa0>
    cdfc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ce00:	ldmdavc	r5!, {r0, r1, r4, r8, ip, sp, pc}
    ce04:	eorsle	r2, r6, r0, lsl #26
    ce08:	stmdbls	r5, {r1, r9, sl, lr}
    ce0c:			; <UNDEFINED> instruction: 0xf7f62001
    ce10:			; <UNDEFINED> instruction: 0xf8daec38
    ce14:	tstcs	r8, r0
    ce18:	blx	73a2a <sunique@@Base+0x4466a>
    ce1c:	ldrtmi	r9, [r3], #-514	; 0xfffffdfe
    ce20:	ldmdble	r2!, {r1, r3, r4, r7, r9, lr}
    ce24:	stceq	8, cr15, [sl], {86}	; 0x56
    ce28:	bl	ff84ae08 <sunique@@Base+0xff81ba48>
    ce2c:	strmi	r4, [r3], r0, lsr #5
    ce30:	bmi	903664 <sunique@@Base+0x8d42a4>
    ce34:			; <UNDEFINED> instruction: 0xf10b58bd
    ce38:	stmdavs	r9!, {r3, r8, r9, fp}
    ce3c:	bleq	208ef0 <sunique@@Base+0x1d9b30>
    ce40:			; <UNDEFINED> instruction: 0xf7f62009
    ce44:	strmi	lr, [r3, #3204]!	; 0xc84
    ce48:	blls	143e24 <sunique@@Base+0x114a64>
    ce4c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    ce50:	blls	dded0 <sunique@@Base+0xaeb10>
    ce54:	bicle	r4, sp, r3, asr #10
    ce58:	bls	1f3a78 <sunique@@Base+0x1c46b8>
    ce5c:	movwls	r3, #25368	; 0x6318
    ce60:			; <UNDEFINED> instruction: 0xd1c4429a
    ce64:	pop	{r0, r3, ip, sp, pc}
    ce68:	ldmpl	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    ce6c:			; <UNDEFINED> instruction: 0xf7f66819
    ce70:			; <UNDEFINED> instruction: 0xf856ec6e
    ce74:			; <UNDEFINED> instruction: 0xf7f60c0a
    ce78:	blmi	487d68 <sunique@@Base+0x4589a8>
    ce7c:			; <UNDEFINED> instruction: 0xf04f4285
    ce80:			; <UNDEFINED> instruction: 0xf1050020
    ce84:	mvnsle	r0, #4194304	; 0x400000
    ce88:	andcs	lr, sl, r3, asr #15
    ce8c:	bl	ff94ae6c <sunique@@Base+0xff91baac>
    ce90:	movwcs	lr, #42978	; 0xa7e2
    ce94:	movwls	r2, #13320	; 0x3408
    ce98:	svclt	0x0000e794
    ce9c:	andeq	r3, r1, r6, asr #31
    cea0:	andeq	r3, r0, r0, ror #7
    cea4:	andeq	r3, r0, r2, asr #7
    cea8:	andeq	r3, r0, r4, lsr #7
    ceac:	andeq	r3, r0, r0, lsr #6
    ceb0:	andeq	r0, r0, r0, asr r2
    ceb4:	andeq	r0, r0, r8, ror #4
    ceb8:	andeq	r1, r0, sl, lsr sp
    cebc:	andeq	r0, r0, ip, lsl #4
    cec0:	andeq	r0, r0, r0, lsr #5
    cec4:	svcmi	0x00f0e92d
    cec8:	stcmi	0, cr11, [r6], #540	; 0x21c
    cecc:	addsge	pc, r8, #14614528	; 0xdf0000
    ced0:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    ced4:	ldrbtmi	r0, [sl], #260	; 0x104
    ced8:	blcs	26f6c <restart_point@@Base+0x22ac>
    cedc:	tsthi	ip, r0	; <UNPREDICTABLE>
    cee0:	blmi	fe8df570 <sunique@@Base+0xfe8b01b0>
    cee4:	andvc	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    cee8:	ldrdhi	pc, [r0], -r7
    ceec:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    cef0:			; <UNDEFINED> instruction: 0xf85a6039
    cef4:	stmdavs	r0!, {r0, r1, lr}
    cef8:	bl	1e4aed8 <sunique@@Base+0x1e1bb18>
    cefc:			; <UNDEFINED> instruction: 0xf85a4b9d
    cf00:	ldmib	r5, {r0, r1, ip, lr}^
    cf04:	bne	ff399318 <sunique@@Base+0xff369f58>
    cf08:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    cf0c:	vmls.f<illegal width 8>	d20, d0, d2[3]
    cf10:	stmiavs	lr!, {r0, r4, r8, pc}
    cf14:	adcsmi	r4, r3, #1258291200	; 0x4b000000
    cf18:			; <UNDEFINED> instruction: 0xf895bf02
    cf1c:			; <UNDEFINED> instruction: 0xf0400028
    cf20:			; <UNDEFINED> instruction: 0xf8850002
    cf24:	stmibvs	r8!, {r3, r5}
    cf28:	b	8ddf3c <sunique@@Base+0x8aeb7c>
    cf2c:	addmi	r0, fp, #0, 6
    cf30:	smlalvs	fp, fp, r6, pc	; <UNPREDICTABLE>
    cf34:	ldrmi	r6, [r9], -r9, ror #1
    cf38:	adcvs	r4, r9, pc, lsl #23
    cf3c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    cf40:	andhi	pc, r0, r7, asr #17
    cf44:			; <UNDEFINED> instruction: 0xf1b8601e
    cf48:	tstle	r6, r0, lsl #30
    cf4c:			; <UNDEFINED> instruction: 0xf85a4b8b
    cf50:	ldmdavs	fp, {r0, r1, ip, sp}
    cf54:			; <UNDEFINED> instruction: 0xf0402b00
    cf58:	stmmi	r9, {r1, r8, pc}
    cf5c:	stmdavs	r3!, {r8, sp}
    cf60:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cf64:	andsgt	pc, ip, #14614528	; 0xdf0000
    cf68:			; <UNDEFINED> instruction: 0xf85a460c
    cf6c:	stcmi	0, cr7, [r6]
    cf70:	eorsvs	r4, fp, r6, lsl #17
    cf74:	andlt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    cf78:			; <UNDEFINED> instruction: 0xf8df4478
    cf7c:	stmdavs	r0, {r2, r4, r9, lr, pc}^
    cf80:			; <UNDEFINED> instruction: 0xf8cb44fc
    cf84:			; <UNDEFINED> instruction: 0xf10c6000
    cf88:	andls	r0, r3, #4, 4	; 0x40000000
    cf8c:	andpl	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    cf90:	strtmi	r4, [r8], r0, lsl #21
    cf94:	eorvs	r4, r9, sl, ror r4
    cf98:	ldmdavc	sl, {r1, r9, ip, pc}
    cf9c:	svclt	0x00182a24
    cfa0:	tstle	lr, r1, lsr #20
    cfa4:	ldrdne	pc, [r0], -r8
    cfa8:			; <UNDEFINED> instruction: 0xf0002900
    cfac:	stmdbcs	r1, {r0, r1, r2, r4, r7, pc}
    cfb0:	bmi	1e813d4 <sunique@@Base+0x1e52014>
    cfb4:			; <UNDEFINED> instruction: 0xf8c82102
    cfb8:			; <UNDEFINED> instruction: 0xf85a1000
    cfbc:	andsvs	r2, r3, r2
    cfc0:	bcs	26b030 <sunique@@Base+0x23bc70>
    cfc4:	bcs	841148 <sunique@@Base+0x811d88>
    cfc8:	bcs	41144 <sunique@@Base+0x11d84>
    cfcc:			; <UNDEFINED> instruction: 0xf8d8d042
    cfd0:	stmdbcs	r0, {ip}
    cfd4:	addhi	pc, lr, r0
    cfd8:	tstle	r7, r1, lsl #18
    cfdc:	tstcs	r2, lr, ror #20
    cfe0:	andne	pc, r0, r8, asr #17
    cfe4:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    cfe8:	ldmdavc	sl, {r0, r1, r4, sp, lr}
    cfec:	ldrtmi	r2, [r1], -r0, lsr #20
    cff0:	streq	pc, [r0, #-79]	; 0xffffffb1
    cff4:	stmdble	r4!, {r0, r1, r2, r3, ip, lr, pc}
    cff8:	suble	r2, r7, r2, lsr #20
    cffc:			; <UNDEFINED> instruction: 0xd1242a5c
    d000:	bcs	2b170 <reply_string@@Base+0x1110>
    d004:	adchi	pc, r9, r0
    d008:	strcs	r3, [r1, #-770]	; 0xfffffcfe
    d00c:	blcs	8b018 <sunique@@Base+0x5bc58>
    d010:	bcs	82b080 <sunique@@Base+0x7fbcc0>
    d014:	stfcsd	f5, [r0, #-956]	; 0xfffffc44
    d018:	andcs	sp, r0, #123	; 0x7b
    d01c:	blcs	8b028 <sunique@@Base+0x5bc68>
    d020:			; <UNDEFINED> instruction: 0xf8cb603b
    d024:	andvs	r1, r6, r0
    d028:	mrcmi	1, 2, fp, cr12, cr6, {7}
    d02c:	ldrbtmi	r3, [lr], #-1025	; 0xfffffbff
    d030:	adcmi	r6, r5, #3473408	; 0x350000
    d034:	andcc	fp, r4, r8, lsl pc
    d038:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    d03c:	ldrdvs	pc, [r0], -fp
    d040:	bcs	46ef4 <sunique@@Base+0x17b34>
    d044:	bcs	2813e8 <sunique@@Base+0x252028>
    d048:	movwcc	sp, #4325	; 0x10e5
    d04c:	blcs	8b058 <sunique@@Base+0x5bc98>
    d050:	ldrb	r2, [sp, r1, lsl #10]
    d054:	stmdavs	r9!, {r0, r2, r6, r9, sl, lr}
    d058:	andvs	pc, r0, fp, asr #17
    d05c:	movtlt	r6, #4155	; 0x103b
    d060:	andsle	r2, sp, r1, lsl #18
    d064:	andvs	r2, r3, r0, lsl #6
    d068:	bls	173c80 <sunique@@Base+0x1448c0>
    d06c:			; <UNDEFINED> instruction: 0xb122601c
    d070:			; <UNDEFINED> instruction: 0xf85a4b49
    d074:	ldmdavs	fp, {r0, r1, ip, sp}
    d078:	blmi	12650cc <sunique@@Base+0x1235d0c>
    d07c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d080:	pop	{r0, r1, r2, ip, sp, pc}
    d084:			; <UNDEFINED> instruction: 0xf8138ff0
    d088:	ldr	r2, [sl, r1, lsl #30]
    d08c:	ldmdavc	r3, {r1, r3, r4, r6, sl, fp, ip}
    d090:	andcc	r4, r1, #148, 12	; 0x9400000
    d094:	eorsle	r2, r9, r0, lsl #22
    d098:			; <UNDEFINED> instruction: 0xd12f2b22
    d09c:			; <UNDEFINED> instruction: 0xe7b74613
    d0a0:	tstcs	r2, sp, lsr fp
    d0a4:	tstcs	r0, r9, lsr #32
    d0a8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d0ac:	andvs	r6, r1, r9, lsl r0
    d0b0:	movwcs	lr, #6106	; 0x17da
    d0b4:	andvs	r6, r1, fp, lsr #32
    d0b8:			; <UNDEFINED> instruction: 0xf104e7d6
    d0bc:	ldmdavs	r0!, {r1, r3, r8, r9}^
    d0c0:	addseq	r9, r9, r1, lsl #6
    d0c4:	stmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0c8:	rsbsvs	r9, r0, r1, lsl #22
    d0cc:	eorsle	r2, fp, r0, lsl #16
    d0d0:	bl	1f9a8 <accounthelp@@Base+0x10078>
    d0d4:	ldrbtmi	r0, [sl], #-133	; 0xffffff7b
    d0d8:			; <UNDEFINED> instruction: 0xe7ae6013
    d0dc:			; <UNDEFINED> instruction: 0xf8c81c5a
    d0e0:	eorsvs	r9, sl, r0
    d0e4:	blcs	86b158 <sunique@@Base+0x83bd98>
    d0e8:	andcc	lr, r2, #3620864	; 0x374000
    d0ec:	sadd16mi	fp, r3, r8
    d0f0:	ldr	r6, [sl, r3]
    d0f4:	andls	pc, r0, r8, asr #17
    d0f8:			; <UNDEFINED> instruction: 0xe777781a
    d0fc:	blcc	8b108 <sunique@@Base+0x5bd48>
    d100:	ldmdavc	r3, {r2, r4, r7, r9, sl, lr}
    d104:	andcc	r2, r1, #4194304	; 0x400000
    d108:	bicle	r2, r5, r0, lsl #22
    d10c:	stccs	6, cr4, [r0, #-396]	; 0xfffffe74
    d110:	strbmi	sp, [r5], -r3, lsl #3
    d114:	ldr	r4, [lr, lr, lsl #12]
    d118:	movwcs	r2, #41000	; 0xa028
    d11c:			; <UNDEFINED> instruction: 0xf7f66023
    d120:	rsbvs	lr, r0, sl, lsr #20
    d124:			; <UNDEFINED> instruction: 0xf47f2800
    d128:	ldmdami	pc, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    d12c:			; <UNDEFINED> instruction: 0xf7fa4478
    d130:	ldrb	pc, [r5], sp, lsr #28	; <UNPREDICTABLE>
    d134:	strtmi	r4, [r8], -r9, asr #12
    d138:	stmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d13c:	ldmib	r5, {r3, r4, r5, fp, sp, lr}^
    d140:			; <UNDEFINED> instruction: 0xf1003103
    d144:			; <UNDEFINED> instruction: 0xe6e438ff
    d148:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    d14c:	mrc2	7, 0, pc, cr14, cr10, {7}
    d150:	ldrdpl	lr, [r0], -r6
    d154:	movweq	pc, #41221	; 0xa105	; <UNPREDICTABLE>
    d158:	movwcc	lr, #6074	; 0x17ba
    d15c:			; <UNDEFINED> instruction: 0xf7ffe75b
    d160:	svclt	0x0000fcdd
    d164:	andeq	sp, r1, r4, lsl r1
    d168:	strdeq	r3, [r1], -lr
    d16c:	andeq	r0, r0, r4, ror r2
    d170:	ldrdeq	r0, [r0], -r4
    d174:	muleq	r0, r0, r2
    d178:	andeq	r0, r0, ip, ror r2
    d17c:	andeq	r0, r0, r0, asr #5
    d180:	strdeq	r0, [r0], -ip
    d184:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d188:	andeq	r0, r0, r4, lsr #5
    d18c:	andeq	sp, r1, ip, rrx
    d190:	andeq	r4, r1, r8, asr r9
    d194:	andeq	r4, r1, r4, asr #18
    d198:	andeq	r0, r0, ip, ror #3
    d19c:			; <UNDEFINED> instruction: 0x0001cfb6
    d1a0:	andeq	ip, r1, r8, ror #30
    d1a4:	andeq	ip, r1, lr, lsl #30
    d1a8:	andeq	r2, r0, r0, ror #31
    d1ac:	andeq	r2, r0, r2, asr #31
    d1b0:	ldrblt	r4, [r0, #-2870]!	; 0xfffff4ca
    d1b4:	mrcvs	4, 2, r4, cr12, cr11, {3}
    d1b8:			; <UNDEFINED> instruction: 0xf7f64620
    d1bc:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    d1c0:	ldfmid	f5, [r3, #-204]!	; 0xffffff34
    d1c4:			; <UNDEFINED> instruction: 0x4620447d
    d1c8:	bl	24b1a8 <sunique@@Base+0x21bde8>
    d1cc:			; <UNDEFINED> instruction: 0xf1a01c41
    d1d0:	eorle	r0, sl, r9, lsl #4
    d1d4:	svclt	0x0018282c
    d1d8:	cdpvs	8, 6, cr2, cr12, cr0, {1}
    d1dc:	movwcs	fp, #7948	; 0x1f0c
    d1e0:	bcs	55de8 <sunique@@Base+0x26a28>
    d1e4:			; <UNDEFINED> instruction: 0xf043bf98
    d1e8:	blcs	ddf4 <__snprintf_chk@plt+0xa5e8>
    d1ec:	stmdacs	r2!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    d1f0:	mcrmi	0, 1, sp, cr8, cr4, {1}
    d1f4:	bleq	8b210 <sunique@@Base+0x5be50>
    d1f8:	and	r4, r1, lr, ror r4
    d1fc:	bleq	8b218 <sunique@@Base+0x5be58>
    d200:			; <UNDEFINED> instruction: 0xf7f64620
    d204:	mcrrne	10, 14, lr, r2, cr12
    d208:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    d20c:	blcs	81250 <sunique@@Base+0x51e90>
    d210:	stmdacs	r0!, {r0, r2, r3, r8, fp, ip, lr, pc}
    d214:	stmdacs	ip!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d218:	ldmdacs	ip, {r0, r3, ip, lr, pc}^
    d21c:	mvnle	r6, r4, ror lr
    d220:			; <UNDEFINED> instruction: 0xf7f64620
    d224:			; <UNDEFINED> instruction: 0x6e74eadc
    d228:	andcs	lr, r0, r8, ror #15
    d22c:	blmi	6bc7f4 <sunique@@Base+0x68d434>
    d230:	eorvc	r2, sl, r0, lsl #4
    d234:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    d238:	rscsle	r2, r6, r0, lsl #20
    d23c:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
    d240:	movwlt	r6, #2080	; 0x820
    d244:	and	r4, r2, sp, lsl r6
    d248:	svceq	0x0008f854
    d24c:			; <UNDEFINED> instruction: 0x4629b1d8
    d250:	ldmda	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d254:	mvnsle	r2, r0, lsl #16
    d258:	ldcllt	8, cr6, [r0, #-384]!	; 0xfffffe80
    d25c:	ldrbtmi	r4, [lr], #-3600	; 0xfffff1f0
    d260:			; <UNDEFINED> instruction: 0xf805e001
    d264:	strtmi	r0, [r0], -r1, lsl #22
    d268:	b	fee4b248 <sunique@@Base+0xfee1be88>
    d26c:	svclt	0x00182822
    d270:	svccc	0x00fff1b0
    d274:	ldmdacs	ip, {r0, r1, r3, r4, r6, r7, ip, lr, pc}^
    d278:	mvnsle	r6, r4, ror lr
    d27c:			; <UNDEFINED> instruction: 0xf7f64620
    d280:	vaddvs.f32	s29, s9, s29
    d284:	andcs	lr, sl, sp, ror #15
    d288:	svclt	0x0000bd70
    d28c:	andeq	ip, r1, ip, lsr lr
    d290:	andeq	ip, r1, ip, lsr #28
    d294:	strdeq	ip, [r1], -r8
    d298:			; <UNDEFINED> instruction: 0x0001cdbc
    d29c:	andeq	r4, r1, r6, ror r7
    d2a0:	muleq	r1, r2, sp
    d2a4:	svcmi	0x00f0e92d
    d2a8:	cfstr32pl	mvfx15, [r3, #-692]	; 0xfffffd4c
    d2ac:	ldrvc	pc, [r8, #2271]	; 0x8df
    d2b0:			; <UNDEFINED> instruction: 0xf8dfb089
    d2b4:	ldrbtmi	r4, [pc], #-1432	; d2bc <__snprintf_chk@plt+0x9ab0>
    d2b8:	tstls	r2, r8
    d2bc:	andcc	lr, r6, #3358720	; 0x334000
    d2c0:	andpl	pc, r3, #54525952	; 0x3400000
    d2c4:	andscc	r5, ip, #966656	; 0xec000
    d2c8:	streq	pc, [r4, #2271]	; 0x8df
    d2cc:	ldrbtmi	r9, [r8], #-771	; 0xfffffcfd
    d2d0:	andsvs	r6, r3, fp, lsl r8
    d2d4:	ldmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2d8:			; <UNDEFINED> instruction: 0xf0002800
    d2dc:	lfmge	f0, 1, [r7, #-56]!	; 0xffffffc8
    d2e0:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    d2e4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d2e8:	ldrmi	r9, [r9], -r1
    d2ec:			; <UNDEFINED> instruction: 0x4628447a
    d2f0:	andcs	r9, r1, #0, 4
    d2f4:	b	fe2cb2d4 <sunique@@Base+0xfe29bf14>
    d2f8:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    d2fc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d300:	b	c4b2e0 <sunique@@Base+0xc1bf20>
    d304:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    d308:			; <UNDEFINED> instruction: 0x4604447b
    d30c:	stmdacs	r0, {r3, r4, r6, r9, sl, sp, lr}
    d310:	mvnhi	pc, r0
    d314:	cmpcs	r0, r7, lsr #24
    d318:	strtmi	sl, [r0], -r8, lsr #26
    d31c:	ldmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d320:	stmdacs	r0, {r1, r2, r3, r5, r8, sp}
    d324:	svclt	0x00bc4620
    d328:			; <UNDEFINED> instruction: 0xf8052300
    d32c:			; <UNDEFINED> instruction: 0xf7f63c04
    d330:	andls	lr, r9, r4, ror #18
    d334:			; <UNDEFINED> instruction: 0xf0002800
    d338:			; <UNDEFINED> instruction: 0xf8df81d5
    d33c:	strcs	r3, [r0], #-1316	; 0xfffffadc
    d340:	strvs	pc, [r0, #-2271]!	; 0xfffff721
    d344:	strlt	pc, [r0, #-2271]!	; 0xfffff721
    d348:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    d34c:	ldrbtmi	r9, [fp], #778	; 0x30a
    d350:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    d354:	movwls	r4, #46203	; 0xb47b
    d358:			; <UNDEFINED> instruction: 0xff2af7ff
    d35c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    d360:	bichi	pc, lr, r0
    d364:	svceq	0x0001f1ba
    d368:			; <UNDEFINED> instruction: 0xf1bad058
    d36c:	mvnsle	r0, fp, lsl #30
    d370:	cmple	r2, r0, lsl #24
    d374:			; <UNDEFINED> instruction: 0xff1cf7ff
    d378:	mvnle	r2, sl, lsl #16
    d37c:	ldrbtpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d380:	ldrbtmi	r9, [sp], #-2056	; 0xfffff7f8
    d384:			; <UNDEFINED> instruction: 0xf7f64629
    d388:	strmi	lr, [r2], r2, lsl #17
    d38c:	suble	r2, r5, r0, lsl #16
    d390:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d394:	ldmpl	fp!, {r0, r3, r5, r9, sl, lr}^
    d398:	ldrdhi	pc, [r0], -r3
    d39c:			; <UNDEFINED> instruction: 0xf7f64640
    d3a0:	sxtab16mi	lr, r2, r6, ror #16
    d3a4:	eorsle	r2, r9, r0, lsl #16
    d3a8:	strbmi	r2, [r0], -lr, lsr #2
    d3ac:	stm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3b0:	orrslt	r4, r0, r1, lsl #13
    d3b4:			; <UNDEFINED> instruction: 0xf7f69909
    d3b8:	ldmdblt	r0!, {r1, r3, r5, r6, fp, sp, lr, pc}^
    d3bc:	stmdbeq	r8, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    d3c0:	strbmi	r4, [r0], -r9, lsr #12
    d3c4:			; <UNDEFINED> instruction: 0xf7f6464a
    d3c8:			; <UNDEFINED> instruction: 0x4682e930
    d3cc:			; <UNDEFINED> instruction: 0xf8dfb928
    d3d0:	ldrbtmi	r3, [fp], #-1192	; 0xfffffb58
    d3d4:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
    d3d8:			; <UNDEFINED> instruction: 0xf8ddb303
    d3dc:			; <UNDEFINED> instruction: 0x212ea020
    d3e0:			; <UNDEFINED> instruction: 0xf7f64650
    d3e4:	strmi	lr, [r5], -r6, ror #16
    d3e8:	adcsle	r2, r5, r0, lsl #16
    d3ec:			; <UNDEFINED> instruction: 0xf7f69909
    d3f0:	strmi	lr, [r0], lr, asr #16
    d3f4:			; <UNDEFINED> instruction: 0xd1af2800
    d3f8:	strls	pc, [r0], #2271	; 0x8df
    d3fc:	bne	b5ed44 <sunique@@Base+0xb2f984>
    d400:			; <UNDEFINED> instruction: 0x462a44f9
    d404:			; <UNDEFINED> instruction: 0xf7f64649
    d408:			; <UNDEFINED> instruction: 0x4604e910
    d40c:			; <UNDEFINED> instruction: 0xf0402800
    d410:			; <UNDEFINED> instruction: 0xf81981fd
    d414:	blcs	19430 <accounthelp@@Base+0x9b00>
    d418:	ssatmi	sp, #3, lr, lsl #3
    d41c:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d420:	vadd.i8	d18, d0, d1
    d424:	stmdacs	fp, {r0, r2, r3, r5, r6, r8, pc}
    d428:	msrhi	SPSR_fx, r0
    d42c:	stmdacs	r3, {r1, fp, ip, sp}
    d430:	andhi	pc, r1, #0, 4
    d434:			; <UNDEFINED> instruction: 0xf000e8df
    d438:	andseq	r5, r8, #708	; 0x2c4
    d43c:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d440:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d444:	bic	fp, fp, fp, lsr #2
    d448:	svclt	0x00182809
    d44c:			; <UNDEFINED> instruction: 0xf0402820
    d450:	mrcvs	0, 3, r8, cr0, cr7, {5}
    d454:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d458:	mvnsle	r1, r4, asr #24
    d45c:	strteq	pc, [r4], #-2271	; 0xfffff721
    d460:			; <UNDEFINED> instruction: 0xf7f64478
    d464:	smlawb	r8, r2, r8, lr
    d468:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    d46c:	ldrbtmi	sl, [fp], #-3084	; 0xfffff3f4
    d470:			; <UNDEFINED> instruction: 0xf7f66e58
    d474:			; <UNDEFINED> instruction: 0x4622e912
    d478:	andcs	r4, r3, r1, lsl #12
    d47c:	ldmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d480:	blle	d7488 <sunique@@Base+0xa80c8>
    d484:	ldreq	r6, [sp], r3, lsr #18
    d488:	bichi	pc, r2, r0, asr #32
    d48c:	mrc2	7, 4, pc, cr0, cr15, {7}
    d490:	sbcle	r2, r3, r0, lsl #16
    d494:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    d498:			; <UNDEFINED> instruction: 0xd1bf2b00
    d49c:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
    d4a0:	stmia	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4a4:	ldmpl	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    d4a8:	andcc	lr, r3, #212, 18	; 0x350000
    d4ac:	ldmdbne	r9, {r0, r2, r6, sl, fp, ip}^
    d4b0:			; <UNDEFINED> instruction: 0xf0c0428a
    d4b4:	ldmibmi	r7!, {r0, r3, r7, r8, pc}^
    d4b8:			; <UNDEFINED> instruction: 0x462a4618
    d4bc:			; <UNDEFINED> instruction: 0xf7f54479
    d4c0:	ldmib	r4, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    d4c4:	stmdbvs	r0!, {r1, r8, r9, sp}
    d4c8:	rscvs	r4, r3, fp, lsr #8
    d4cc:	svclt	0x00024293
    d4d0:	mlane	r8, r4, r8, pc	; <UNPREDICTABLE>
    d4d4:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    d4d8:	eorne	pc, r8, r4, lsl #17
    d4dc:	strmi	r6, [fp], #-2465	; 0xfffff65f
    d4e0:	movweq	lr, #6691	; 0x1a23
    d4e4:	addmi	r6, r3, #227	; 0xe3
    d4e8:	rscvs	fp, r0, r4, lsl #31
    d4ec:	adcvs	r4, r3, r3, lsl #12
    d4f0:	andsvs	r9, sl, r6, lsl #22
    d4f4:	blls	c7344 <sunique@@Base+0x97f84>
    d4f8:	stmdacs	r0, {r3, r4, fp, sp, lr}
    d4fc:	cmnhi	r7, r0	; <UNPREDICTABLE>
    d500:	ldrbtmi	r4, [r9], #-2533	; 0xfffff61b
    d504:	svc	0x0000f7f5
    d508:	blmi	ff939b10 <sunique@@Base+0xff90a750>
    d50c:	ldrbtmi	sl, [fp], #-3084	; 0xfffff3f4
    d510:			; <UNDEFINED> instruction: 0xf7f66e58
    d514:	strtmi	lr, [r2], -r2, asr #17
    d518:	andcs	r4, r3, r1, lsl #12
    d51c:	svc	0x00cef7f5
    d520:	blle	d7528 <sunique@@Base+0xa8168>
    d524:	ldreq	r6, [fp], r3, lsr #18
    d528:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    d52c:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    d530:			; <UNDEFINED> instruction: 0xf43f2800
    d534:	blls	1f9308 <sunique@@Base+0x1c9f48>
    d538:	blcs	275ac <restart_point@@Base+0x28ec>
    d53c:	svcge	0x006ef47f
    d540:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    d544:	ldmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d548:	ldmpl	ip!, {r0, r4, r6, r7, r8, r9, fp, lr}^
    d54c:	andcc	lr, r3, #212, 18	; 0x350000
    d550:	ldmdbne	r9, {r0, r2, r6, sl, fp, ip}^
    d554:			; <UNDEFINED> instruction: 0xf0c0428a
    d558:	ldmibmi	r2, {r0, r2, r3, r4, r5, r8, pc}^
    d55c:			; <UNDEFINED> instruction: 0x462a4618
    d560:			; <UNDEFINED> instruction: 0xf7f54479
    d564:	ldmib	r4, {r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    d568:	stmdbvs	r0!, {r1, r8, r9, sp}
    d56c:	rscvs	r4, r3, fp, lsr #8
    d570:	svclt	0x00024293
    d574:	mlane	r8, r4, r8, pc	; <UNPREDICTABLE>
    d578:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    d57c:	eorne	pc, r8, r4, lsl #17
    d580:	strmi	r6, [fp], #-2465	; 0xfffff65f
    d584:	movweq	lr, #6691	; 0x1a23
    d588:	addmi	r6, r3, #227	; 0xe3
    d58c:	rscvs	fp, r0, r4, lsl #31
    d590:	adcvs	r4, r3, r3, lsl #12
    d594:	andsvs	r9, sl, r7, lsl #22
    d598:			; <UNDEFINED> instruction: 0xf7ffe740
    d59c:	stmdacs	r0, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
    d5a0:	svcge	0x003cf43f
    d5a4:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    d5a8:			; <UNDEFINED> instruction: 0xf0002800
    d5ac:	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, pc}
    d5b0:			; <UNDEFINED> instruction: 0xf7f54479
    d5b4:	stmdacs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    d5b8:	svcge	0x0030f43f
    d5bc:			; <UNDEFINED> instruction: 0xe6cb4654
    d5c0:			; <UNDEFINED> instruction: 0xf43f280a
    d5c4:	blmi	fee792f8 <sunique@@Base+0xfee49f38>
    d5c8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d5cc:	ldmdbcs	r0, {r2, r8, r9, ip, pc}
    d5d0:	tsthi	r7, r0	; <UNPREDICTABLE>
    d5d4:	bmi	fed9622c <sunique@@Base+0xfed66e6c>
    d5d8:	vqrdmulh.s<illegal width 8>	d15, d1, d3
    d5dc:	ldmne	r5, {r1, r3, r4, r5, r7, fp, ip, lr}^
    d5e0:	strcc	r1, [r9, #-3180]	; 0xfffff394
    d5e4:	ldrbpl	r9, [r0], #517	; 0x205
    d5e8:	ldrdeq	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
    d5ec:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d5f0:	svccc	0x00fff1b0
    d5f4:	subsle	r4, ip, r1, lsl #13
    d5f8:	svc	0x00e0f7f5
    d5fc:			; <UNDEFINED> instruction: 0xf8336803
    d600:	ldreq	r3, [r9], #25
    d604:	addhi	pc, r8, r0, lsl #2
    d608:	blls	8b620 <sunique@@Base+0x5c260>
    d60c:	mvnle	r4, r5, lsr #5
    d610:	svceq	0x000af1b9
    d614:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d618:	cmple	r0, fp, lsr #32
    d61c:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
    d620:	eorsle	r2, r6, r0, lsl #20
    d624:	vnmlsne.f64	d25, d0, d5
    d628:	stmibmi	r2!, {r2, r4, sl, sp}
    d62c:	andcc	pc, r2, #4, 22	; 0x1000
    d630:	movwcc	pc, #2820	; 0xb04	; <UNPREDICTABLE>
    d634:			; <UNDEFINED> instruction: 0xf103691b
    d638:			; <UNDEFINED> instruction: 0xf8c20801
    d63c:	ldmdapl	ip!, {r2, r3, pc}^
    d640:	addpl	pc, r0, #4, 10	; 0x1000000
    d644:	mulsle	pc, r0, r5	; <UNPREDICTABLE>
    d648:			; <UNDEFINED> instruction: 0xf5044d9b
    d64c:			; <UNDEFINED> instruction: 0xf04f5480
    d650:	ldrbtmi	r0, [sp], #-2304	; 0xfffff700
    d654:			; <UNDEFINED> instruction: 0xf108e003
    d658:	strmi	r0, [r0, #2049]!	; 0x801
    d65c:	mcrvs	0, 3, sp, cr8, cr4, {0}
    d660:	ldm	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d664:	eorle	r1, r4, r3, asr #24
    d668:			; <UNDEFINED> instruction: 0xf888b2c0
    d66c:	stmdacs	sl, {}	; <UNPREDICTABLE>
    d670:			; <UNDEFINED> instruction: 0xf818d1f1
    d674:	blcs	1c680 <accounthelp@@Base+0xcd50>
    d678:	addhi	pc, r3, r0
    d67c:	andls	pc, r0, r8, lsl #17
    d680:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    d684:	mvnle	r4, r0, lsr #11
    d688:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
    d68c:	svc	0x006cf7f5
    d690:	blmi	fe2456e4 <sunique@@Base+0xfe216324>
    d694:	blls	163a8c <sunique@@Base+0x1346cc>
    d698:	sbcsvs	r4, ip, r0, lsr #13
    d69c:	stcmi	7, cr14, [r8], {212}	; 0xd4
    d6a0:	and	r4, r1, ip, ror r4
    d6a4:	adcsle	r2, r9, sl, lsl #16
    d6a8:			; <UNDEFINED> instruction: 0xf7f66e60
    d6ac:	mcrrne	8, 9, lr, r2, cr8
    d6b0:	stmmi	r4, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d6b4:			; <UNDEFINED> instruction: 0xf7f54478
    d6b8:	blmi	fe109420 <sunique@@Base+0xfe0da060>
    d6bc:	mrcvs	4, 2, r4, cr8, cr11, {3}
    d6c0:	svc	0x00fcf7f5
    d6c4:	rscscc	pc, pc, pc, asr #32
    d6c8:	movwpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
    d6cc:	ldmdavs	sl, {r2, r3, r4, r8, r9, ip, sp}
    d6d0:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    d6d4:			; <UNDEFINED> instruction: 0xf040429a
    d6d8:			; <UNDEFINED> instruction: 0xf50d80ac
    d6dc:	andlt	r5, r9, r3, lsl #26
    d6e0:	svchi	0x00f0e8bd
    d6e4:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
    d6e8:	strt	r9, [r6], -r9, lsl #6
    d6ec:	svc	0x0090f7f5
    d6f0:	blcs	a7704 <sunique@@Base+0x78344>
    d6f4:	andcs	sp, r0, fp, lsl #2
    d6f8:	ldmdami	r5!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    d6fc:	strb	r4, [lr, #1144]!	; 0x478
    d700:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    d704:			; <UNDEFINED> instruction: 0xf7f56e58
    d708:	ldrdcs	lr, [r0], -sl
    d70c:			; <UNDEFINED> instruction: 0x4628e7dc
    d710:	mcr	7, 6, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    d714:	ldrb	r4, [r7, r0, lsr #12]
    d718:	svceq	0x000af1b9
    d71c:			; <UNDEFINED> instruction: 0xf04f4625
    d720:	eorvc	r0, fp, r0, lsl #6
    d724:	svcge	0x007af43f
    d728:	stmdami	fp!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    d72c:			; <UNDEFINED> instruction: 0xf7f54478
    d730:	blmi	16094b0 <sunique@@Base+0x15da0f0>
    d734:	ldmib	r4, {r2, r3, r4, r5, r6, r7, fp, ip, lr}^
    d738:	sfmne	f3, 2, [r5], {3}
    d73c:	addmi	r1, sl, #1458176	; 0x164000
    d740:	stmdbmi	r6!, {r2, r3, r4, r5, r8, r9, ip, lr, pc}^
    d744:			; <UNDEFINED> instruction: 0x462a4618
    d748:			; <UNDEFINED> instruction: 0xf7f54479
    d74c:	ldmib	r4, {r2, r4, r5, r9, sl, fp, sp, lr, pc}^
    d750:	stmdbvs	r0!, {r1, r8, r9, sp}
    d754:	rscvs	r4, r3, fp, lsr #8
    d758:	svclt	0x00024293
    d75c:	mlane	r8, r4, r8, pc	; <UNPREDICTABLE>
    d760:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    d764:	eorne	pc, r8, r4, lsl #17
    d768:	strmi	r6, [fp], #-2465	; 0xfffff65f
    d76c:	movweq	lr, #6691	; 0x1a23
    d770:	addmi	r6, r3, #227	; 0xe3
    d774:	rscvs	fp, r0, r4, lsl #31
    d778:	adcvs	r4, r3, r3, lsl #12
    d77c:	andsvs	r9, sl, r2, lsl #22
    d780:	stcls	6, cr14, [r4], {76}	; 0x4c
    d784:			; <UNDEFINED> instruction: 0xf1082114
    d788:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    d78c:	eorvs	r1, r0, r0, asr ip
    d790:	blx	737ae <sunique@@Base+0x443ee>
    d794:	tstvs	r3, r2, lsl #4
    d798:	blmi	14870a0 <sunique@@Base+0x1457ce0>
    d79c:	ldmdami	r1, {r0, r2, r3, r5, r9, sp}^
    d7a0:	ldmpl	ip!, {r0, r8, sp}^
    d7a4:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    d7a8:	mrc	7, 4, APSR_nzcv, cr10, cr5, {7}
    d7ac:	stmdavs	r3!, {r1, r2, r3, r6, fp, lr}
    d7b0:	tstcs	r1, r1, lsr r2
    d7b4:			; <UNDEFINED> instruction: 0xf7f54478
    d7b8:			; <UNDEFINED> instruction: 0xe77eee94
    d7bc:	strtmi	r4, [r0], -r9, lsr #12
    d7c0:	mcr	7, 0, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    d7c4:	ldr	r6, [ip, r3, ror #17]!
    d7c8:	strtmi	r4, [r0], -r9, lsr #12
    d7cc:	ldcl	7, cr15, [lr, #980]!	; 0x3d4
    d7d0:	ldrbt	r6, [r0], -r3, ror #17
    d7d4:	strtmi	r4, [r0], -r9, lsr #12
    d7d8:	ldcl	7, cr15, [r8, #980]!	; 0x3d4
    d7dc:	ldrt	r6, [ip], r3, ror #17
    d7e0:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    d7e4:			; <UNDEFINED> instruction: 0xf7f56e58
    d7e8:	andcs	lr, r0, sl, ror #30
    d7ec:	blmi	f475a4 <sunique@@Base+0xf181e4>
    d7f0:	ldmdami	pc!, {r4, r5, r9, sp}	; <UNPREDICTABLE>
    d7f4:	ldmpl	fp!, {r0, r8, sp}^
    d7f8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d7fc:	mrc	7, 3, APSR_nzcv, cr0, cr5, {7}
    d800:	ldmdami	ip!, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    d804:			; <UNDEFINED> instruction: 0xf7f54478
    d808:			; <UNDEFINED> instruction: 0xe756eeb0
    d80c:	str	r4, [r3, #1604]!	; 0x644
    d810:	eorcs	r4, sp, #52224	; 0xcc00
    d814:	tstcs	r1, r8, lsr r8
    d818:	ldrbtmi	r5, [r8], #-2300	; 0xfffff704
    d81c:			; <UNDEFINED> instruction: 0xf7f56823
    d820:	ldmdami	r6!, {r5, r6, r9, sl, fp, sp, lr, pc}
    d824:	eorscs	r6, r0, #2293760	; 0x230000
    d828:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d82c:	mrc	7, 2, APSR_nzcv, cr8, cr5, {7}
    d830:			; <UNDEFINED> instruction: 0xf7f5e743
    d834:	stmdami	sl!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    d838:	ldmib	sp, {r0, r8, sp}^
    d83c:	ldmdapl	r8!, {r1, r3, r9, ip, sp}
    d840:			; <UNDEFINED> instruction: 0xf7f56800
    d844:	strb	lr, [r9, #3888]!	; 0xf30
    d848:	andeq	r3, r1, lr, lsl sl
    d84c:	andeq	r0, r0, r0, lsl r2
    d850:	andeq	r3, r0, sl, asr #32
    d854:	andeq	r3, r0, r4, lsr r0
    d858:	andeq	r2, r0, lr, lsr r7
    d85c:	andeq	ip, r1, r8, ror #25
    d860:	andeq	ip, r1, r8, lsr #25
    d864:	andeq	ip, r1, r6, lsr #25
    d868:	andeq	ip, r1, r2, lsr #25
    d86c:	andeq	r3, r0, r0, lsl #2
    d870:	andeq	ip, r1, lr, ror #24
    d874:	muleq	r0, r8, r2
    d878:	andeq	ip, r1, lr, lsl ip
    d87c:	strdeq	ip, [r1], -r0
    d880:	andeq	r0, r0, ip, lsl #4
    d884:	andeq	r2, r0, r4, lsr #31
    d888:	andeq	ip, r1, r2, lsl #23
    d88c:	andeq	ip, r1, r2, asr fp
    d890:	muleq	r0, r0, r2
    d894:	andeq	ip, r1, r4, lsr fp
    d898:	andeq	r2, r0, lr, asr lr
    d89c:	andeq	ip, r1, r2, ror #21
    d8a0:	andeq	ip, r1, lr, lsr #21
    d8a4:	muleq	r1, r0, sl
    d8a8:	andeq	ip, r1, r0, asr #20
    d8ac:	andeq	r0, r0, r8, lsl r2
    d8b0:	andeq	r0, r0, r0, lsl #5
    d8b4:			; <UNDEFINED> instruction: 0x000002b0
    d8b8:	muleq	r1, lr, r9
    d8bc:	andeq	r2, r0, r6, ror #27
    d8c0:	andeq	ip, r1, r0, asr r9
    d8c4:	andeq	r2, r0, r0, ror sp
    d8c8:	andeq	ip, r1, r4, lsr r9
    d8cc:	andeq	r2, r0, sl, ror #16
    d8d0:	andeq	r2, r0, ip, asr #14
    d8d4:	andeq	ip, r1, lr, ror #17
    d8d8:	andeq	ip, r1, r4, asr #17
    d8dc:	andeq	ip, r1, r8, lsr #17
    d8e0:	andeq	r0, r0, r8, asr #4
    d8e4:	andeq	r2, r0, r8, asr #23
    d8e8:	andeq	r2, r0, r8, ror #23
    d8ec:	andeq	ip, r1, lr, lsl #16
    d8f0:	andeq	r2, r0, r4, lsr fp
    d8f4:	andeq	r1, r0, r8, lsr r6
    d8f8:	andeq	r2, r0, r2, asr fp
    d8fc:	andeq	r2, r0, r6, lsr #23
    d900:	svclt	0x00081e4a
    d904:			; <UNDEFINED> instruction: 0xf0c04770
    d908:	addmi	r8, r8, #36, 2
    d90c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    d910:			; <UNDEFINED> instruction: 0xf0004211
    d914:	blx	fec2dd78 <sunique@@Base+0xfebfe9b8>
    d918:	blx	fec8a720 <sunique@@Base+0xfec5b360>
    d91c:	bl	fe8ca328 <sunique@@Base+0xfe89af68>
    d920:			; <UNDEFINED> instruction: 0xf1c30303
    d924:	andge	r0, r4, #2080374784	; 0x7c000000
    d928:	movwne	lr, #15106	; 0x3b02
    d92c:	andeq	pc, r0, #79	; 0x4f
    d930:	svclt	0x0000469f
    d934:	andhi	pc, r0, pc, lsr #7
    d938:	svcvc	0x00c1ebb0
    d93c:	bl	10bd544 <sunique@@Base+0x108e184>
    d940:	svclt	0x00280202
    d944:	sbcvc	lr, r1, r0, lsr #23
    d948:	svcvc	0x0081ebb0
    d94c:	bl	10bd554 <sunique@@Base+0x108e194>
    d950:	svclt	0x00280202
    d954:	addvc	lr, r1, r0, lsr #23
    d958:	svcvc	0x0041ebb0
    d95c:	bl	10bd564 <sunique@@Base+0x108e1a4>
    d960:	svclt	0x00280202
    d964:	subvc	lr, r1, r0, lsr #23
    d968:	svcvc	0x0001ebb0
    d96c:	bl	10bd574 <sunique@@Base+0x108e1b4>
    d970:	svclt	0x00280202
    d974:	andvc	lr, r1, r0, lsr #23
    d978:	svcvs	0x00c1ebb0
    d97c:	bl	10bd584 <sunique@@Base+0x108e1c4>
    d980:	svclt	0x00280202
    d984:	sbcvs	lr, r1, r0, lsr #23
    d988:	svcvs	0x0081ebb0
    d98c:	bl	10bd594 <sunique@@Base+0x108e1d4>
    d990:	svclt	0x00280202
    d994:	addvs	lr, r1, r0, lsr #23
    d998:	svcvs	0x0041ebb0
    d99c:	bl	10bd5a4 <sunique@@Base+0x108e1e4>
    d9a0:	svclt	0x00280202
    d9a4:	subvs	lr, r1, r0, lsr #23
    d9a8:	svcvs	0x0001ebb0
    d9ac:	bl	10bd5b4 <sunique@@Base+0x108e1f4>
    d9b0:	svclt	0x00280202
    d9b4:	andvs	lr, r1, r0, lsr #23
    d9b8:	svcpl	0x00c1ebb0
    d9bc:	bl	10bd5c4 <sunique@@Base+0x108e204>
    d9c0:	svclt	0x00280202
    d9c4:	sbcpl	lr, r1, r0, lsr #23
    d9c8:	svcpl	0x0081ebb0
    d9cc:	bl	10bd5d4 <sunique@@Base+0x108e214>
    d9d0:	svclt	0x00280202
    d9d4:	addpl	lr, r1, r0, lsr #23
    d9d8:	svcpl	0x0041ebb0
    d9dc:	bl	10bd5e4 <sunique@@Base+0x108e224>
    d9e0:	svclt	0x00280202
    d9e4:	subpl	lr, r1, r0, lsr #23
    d9e8:	svcpl	0x0001ebb0
    d9ec:	bl	10bd5f4 <sunique@@Base+0x108e234>
    d9f0:	svclt	0x00280202
    d9f4:	andpl	lr, r1, r0, lsr #23
    d9f8:	svcmi	0x00c1ebb0
    d9fc:	bl	10bd604 <sunique@@Base+0x108e244>
    da00:	svclt	0x00280202
    da04:	sbcmi	lr, r1, r0, lsr #23
    da08:	svcmi	0x0081ebb0
    da0c:	bl	10bd614 <sunique@@Base+0x108e254>
    da10:	svclt	0x00280202
    da14:	addmi	lr, r1, r0, lsr #23
    da18:	svcmi	0x0041ebb0
    da1c:	bl	10bd624 <sunique@@Base+0x108e264>
    da20:	svclt	0x00280202
    da24:	submi	lr, r1, r0, lsr #23
    da28:	svcmi	0x0001ebb0
    da2c:	bl	10bd634 <sunique@@Base+0x108e274>
    da30:	svclt	0x00280202
    da34:	andmi	lr, r1, r0, lsr #23
    da38:	svccc	0x00c1ebb0
    da3c:	bl	10bd644 <sunique@@Base+0x108e284>
    da40:	svclt	0x00280202
    da44:	sbccc	lr, r1, r0, lsr #23
    da48:	svccc	0x0081ebb0
    da4c:	bl	10bd654 <sunique@@Base+0x108e294>
    da50:	svclt	0x00280202
    da54:	addcc	lr, r1, r0, lsr #23
    da58:	svccc	0x0041ebb0
    da5c:	bl	10bd664 <sunique@@Base+0x108e2a4>
    da60:	svclt	0x00280202
    da64:	subcc	lr, r1, r0, lsr #23
    da68:	svccc	0x0001ebb0
    da6c:	bl	10bd674 <sunique@@Base+0x108e2b4>
    da70:	svclt	0x00280202
    da74:	andcc	lr, r1, r0, lsr #23
    da78:	svccs	0x00c1ebb0
    da7c:	bl	10bd684 <sunique@@Base+0x108e2c4>
    da80:	svclt	0x00280202
    da84:	sbccs	lr, r1, r0, lsr #23
    da88:	svccs	0x0081ebb0
    da8c:	bl	10bd694 <sunique@@Base+0x108e2d4>
    da90:	svclt	0x00280202
    da94:	addcs	lr, r1, r0, lsr #23
    da98:	svccs	0x0041ebb0
    da9c:	bl	10bd6a4 <sunique@@Base+0x108e2e4>
    daa0:	svclt	0x00280202
    daa4:	subcs	lr, r1, r0, lsr #23
    daa8:	svccs	0x0001ebb0
    daac:	bl	10bd6b4 <sunique@@Base+0x108e2f4>
    dab0:	svclt	0x00280202
    dab4:	andcs	lr, r1, r0, lsr #23
    dab8:	svcne	0x00c1ebb0
    dabc:	bl	10bd6c4 <sunique@@Base+0x108e304>
    dac0:	svclt	0x00280202
    dac4:	sbcne	lr, r1, r0, lsr #23
    dac8:	svcne	0x0081ebb0
    dacc:	bl	10bd6d4 <sunique@@Base+0x108e314>
    dad0:	svclt	0x00280202
    dad4:	addne	lr, r1, r0, lsr #23
    dad8:	svcne	0x0041ebb0
    dadc:	bl	10bd6e4 <sunique@@Base+0x108e324>
    dae0:	svclt	0x00280202
    dae4:	subne	lr, r1, r0, lsr #23
    dae8:	svcne	0x0001ebb0
    daec:	bl	10bd6f4 <sunique@@Base+0x108e334>
    daf0:	svclt	0x00280202
    daf4:	andne	lr, r1, r0, lsr #23
    daf8:	svceq	0x00c1ebb0
    dafc:	bl	10bd704 <sunique@@Base+0x108e344>
    db00:	svclt	0x00280202
    db04:	sbceq	lr, r1, r0, lsr #23
    db08:	svceq	0x0081ebb0
    db0c:	bl	10bd714 <sunique@@Base+0x108e354>
    db10:	svclt	0x00280202
    db14:	addeq	lr, r1, r0, lsr #23
    db18:	svceq	0x0041ebb0
    db1c:	bl	10bd724 <sunique@@Base+0x108e364>
    db20:	svclt	0x00280202
    db24:	subeq	lr, r1, r0, lsr #23
    db28:	svceq	0x0001ebb0
    db2c:	bl	10bd734 <sunique@@Base+0x108e374>
    db30:	svclt	0x00280202
    db34:	andeq	lr, r1, r0, lsr #23
    db38:			; <UNDEFINED> instruction: 0x47704610
    db3c:	andcs	fp, r1, ip, lsl #30
    db40:	ldrbmi	r2, [r0, -r0]!
    db44:			; <UNDEFINED> instruction: 0xf281fab1
    db48:	andseq	pc, pc, #-2147483600	; 0x80000030
    db4c:			; <UNDEFINED> instruction: 0xf002fa20
    db50:	tstlt	r8, r0, ror r7
    db54:	rscscc	pc, pc, pc, asr #32
    db58:	blt	1d49b60 <sunique@@Base+0x1d1a7a0>
    db5c:	rscsle	r2, r8, r0, lsl #18
    db60:	andmi	lr, r3, sp, lsr #18
    db64:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    db68:			; <UNDEFINED> instruction: 0x4006e8bd
    db6c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    db70:	smlatbeq	r3, r1, fp, lr
    db74:	svclt	0x00004770
    db78:			; <UNDEFINED> instruction: 0xf0002900
    db7c:	b	fe02e07c <sunique@@Base+0xfdffecbc>
    db80:	svclt	0x00480c01
    db84:	cdpne	2, 4, cr4, cr10, cr9, {2}
    db88:	tsthi	pc, r0	; <UNPREDICTABLE>
    db8c:	svclt	0x00480003
    db90:	addmi	r4, fp, #805306372	; 0x30000004
    db94:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    db98:			; <UNDEFINED> instruction: 0xf0004211
    db9c:	blx	fecee030 <sunique@@Base+0xfecbec70>
    dba0:	blx	fec8a5b4 <sunique@@Base+0xfec5b1f4>
    dba4:	bl	fe849db0 <sunique@@Base+0xfe81a9f0>
    dba8:			; <UNDEFINED> instruction: 0xf1c20202
    dbac:	andge	r0, r4, pc, lsl r2
    dbb0:	andne	lr, r2, #0, 22
    dbb4:	andeq	pc, r0, pc, asr #32
    dbb8:	svclt	0x00004697
    dbbc:	andhi	pc, r0, pc, lsr #7
    dbc0:	svcvc	0x00c1ebb3
    dbc4:	bl	103d7cc <sunique@@Base+0x100e40c>
    dbc8:	svclt	0x00280000
    dbcc:	bicvc	lr, r1, #166912	; 0x28c00
    dbd0:	svcvc	0x0081ebb3
    dbd4:	bl	103d7dc <sunique@@Base+0x100e41c>
    dbd8:	svclt	0x00280000
    dbdc:	orrvc	lr, r1, #166912	; 0x28c00
    dbe0:	svcvc	0x0041ebb3
    dbe4:	bl	103d7ec <sunique@@Base+0x100e42c>
    dbe8:	svclt	0x00280000
    dbec:	movtvc	lr, #7075	; 0x1ba3
    dbf0:	svcvc	0x0001ebb3
    dbf4:	bl	103d7fc <sunique@@Base+0x100e43c>
    dbf8:	svclt	0x00280000
    dbfc:	movwvc	lr, #7075	; 0x1ba3
    dc00:	svcvs	0x00c1ebb3
    dc04:	bl	103d80c <sunique@@Base+0x100e44c>
    dc08:	svclt	0x00280000
    dc0c:	bicvs	lr, r1, #166912	; 0x28c00
    dc10:	svcvs	0x0081ebb3
    dc14:	bl	103d81c <sunique@@Base+0x100e45c>
    dc18:	svclt	0x00280000
    dc1c:	orrvs	lr, r1, #166912	; 0x28c00
    dc20:	svcvs	0x0041ebb3
    dc24:	bl	103d82c <sunique@@Base+0x100e46c>
    dc28:	svclt	0x00280000
    dc2c:	movtvs	lr, #7075	; 0x1ba3
    dc30:	svcvs	0x0001ebb3
    dc34:	bl	103d83c <sunique@@Base+0x100e47c>
    dc38:	svclt	0x00280000
    dc3c:	movwvs	lr, #7075	; 0x1ba3
    dc40:	svcpl	0x00c1ebb3
    dc44:	bl	103d84c <sunique@@Base+0x100e48c>
    dc48:	svclt	0x00280000
    dc4c:	bicpl	lr, r1, #166912	; 0x28c00
    dc50:	svcpl	0x0081ebb3
    dc54:	bl	103d85c <sunique@@Base+0x100e49c>
    dc58:	svclt	0x00280000
    dc5c:	orrpl	lr, r1, #166912	; 0x28c00
    dc60:	svcpl	0x0041ebb3
    dc64:	bl	103d86c <sunique@@Base+0x100e4ac>
    dc68:	svclt	0x00280000
    dc6c:	movtpl	lr, #7075	; 0x1ba3
    dc70:	svcpl	0x0001ebb3
    dc74:	bl	103d87c <sunique@@Base+0x100e4bc>
    dc78:	svclt	0x00280000
    dc7c:	movwpl	lr, #7075	; 0x1ba3
    dc80:	svcmi	0x00c1ebb3
    dc84:	bl	103d88c <sunique@@Base+0x100e4cc>
    dc88:	svclt	0x00280000
    dc8c:	bicmi	lr, r1, #166912	; 0x28c00
    dc90:	svcmi	0x0081ebb3
    dc94:	bl	103d89c <sunique@@Base+0x100e4dc>
    dc98:	svclt	0x00280000
    dc9c:	orrmi	lr, r1, #166912	; 0x28c00
    dca0:	svcmi	0x0041ebb3
    dca4:	bl	103d8ac <sunique@@Base+0x100e4ec>
    dca8:	svclt	0x00280000
    dcac:	movtmi	lr, #7075	; 0x1ba3
    dcb0:	svcmi	0x0001ebb3
    dcb4:	bl	103d8bc <sunique@@Base+0x100e4fc>
    dcb8:	svclt	0x00280000
    dcbc:	movwmi	lr, #7075	; 0x1ba3
    dcc0:	svccc	0x00c1ebb3
    dcc4:	bl	103d8cc <sunique@@Base+0x100e50c>
    dcc8:	svclt	0x00280000
    dccc:	biccc	lr, r1, #166912	; 0x28c00
    dcd0:	svccc	0x0081ebb3
    dcd4:	bl	103d8dc <sunique@@Base+0x100e51c>
    dcd8:	svclt	0x00280000
    dcdc:	orrcc	lr, r1, #166912	; 0x28c00
    dce0:	svccc	0x0041ebb3
    dce4:	bl	103d8ec <sunique@@Base+0x100e52c>
    dce8:	svclt	0x00280000
    dcec:	movtcc	lr, #7075	; 0x1ba3
    dcf0:	svccc	0x0001ebb3
    dcf4:	bl	103d8fc <sunique@@Base+0x100e53c>
    dcf8:	svclt	0x00280000
    dcfc:	movwcc	lr, #7075	; 0x1ba3
    dd00:	svccs	0x00c1ebb3
    dd04:	bl	103d90c <sunique@@Base+0x100e54c>
    dd08:	svclt	0x00280000
    dd0c:	biccs	lr, r1, #166912	; 0x28c00
    dd10:	svccs	0x0081ebb3
    dd14:	bl	103d91c <sunique@@Base+0x100e55c>
    dd18:	svclt	0x00280000
    dd1c:	orrcs	lr, r1, #166912	; 0x28c00
    dd20:	svccs	0x0041ebb3
    dd24:	bl	103d92c <sunique@@Base+0x100e56c>
    dd28:	svclt	0x00280000
    dd2c:	movtcs	lr, #7075	; 0x1ba3
    dd30:	svccs	0x0001ebb3
    dd34:	bl	103d93c <sunique@@Base+0x100e57c>
    dd38:	svclt	0x00280000
    dd3c:	movwcs	lr, #7075	; 0x1ba3
    dd40:	svcne	0x00c1ebb3
    dd44:	bl	103d94c <sunique@@Base+0x100e58c>
    dd48:	svclt	0x00280000
    dd4c:	bicne	lr, r1, #166912	; 0x28c00
    dd50:	svcne	0x0081ebb3
    dd54:	bl	103d95c <sunique@@Base+0x100e59c>
    dd58:	svclt	0x00280000
    dd5c:	orrne	lr, r1, #166912	; 0x28c00
    dd60:	svcne	0x0041ebb3
    dd64:	bl	103d96c <sunique@@Base+0x100e5ac>
    dd68:	svclt	0x00280000
    dd6c:	movtne	lr, #7075	; 0x1ba3
    dd70:	svcne	0x0001ebb3
    dd74:	bl	103d97c <sunique@@Base+0x100e5bc>
    dd78:	svclt	0x00280000
    dd7c:	movwne	lr, #7075	; 0x1ba3
    dd80:	svceq	0x00c1ebb3
    dd84:	bl	103d98c <sunique@@Base+0x100e5cc>
    dd88:	svclt	0x00280000
    dd8c:	biceq	lr, r1, #166912	; 0x28c00
    dd90:	svceq	0x0081ebb3
    dd94:	bl	103d99c <sunique@@Base+0x100e5dc>
    dd98:	svclt	0x00280000
    dd9c:	orreq	lr, r1, #166912	; 0x28c00
    dda0:	svceq	0x0041ebb3
    dda4:	bl	103d9ac <sunique@@Base+0x100e5ec>
    dda8:	svclt	0x00280000
    ddac:	movteq	lr, #7075	; 0x1ba3
    ddb0:	svceq	0x0001ebb3
    ddb4:	bl	103d9bc <sunique@@Base+0x100e5fc>
    ddb8:	svclt	0x00280000
    ddbc:	movweq	lr, #7075	; 0x1ba3
    ddc0:	svceq	0x0000f1bc
    ddc4:	submi	fp, r0, #72, 30	; 0x120
    ddc8:	b	fe71fb90 <sunique@@Base+0xfe6f07d0>
    ddcc:	svclt	0x00480f00
    ddd0:	ldrbmi	r4, [r0, -r0, asr #4]!
    ddd4:	andcs	fp, r0, r8, lsr pc
    ddd8:	b	13fd9f0 <sunique@@Base+0x13ce630>
    dddc:			; <UNDEFINED> instruction: 0xf04070ec
    dde0:	ldrbmi	r0, [r0, -r1]!
    dde4:			; <UNDEFINED> instruction: 0xf281fab1
    dde8:	andseq	pc, pc, #-2147483600	; 0x80000030
    ddec:	svceq	0x0000f1bc
    ddf0:			; <UNDEFINED> instruction: 0xf002fa23
    ddf4:	submi	fp, r0, #72, 30	; 0x120
    ddf8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    ddfc:			; <UNDEFINED> instruction: 0xf06fbfc8
    de00:	svclt	0x00b84000
    de04:	andmi	pc, r0, pc, asr #32
    de08:	ldmdblt	ip, {ip, sp, lr, pc}
    de0c:	rscsle	r2, r4, r0, lsl #18
    de10:	andmi	lr, r3, sp, lsr #18
    de14:	mrc2	7, 5, pc, cr3, cr15, {7}
    de18:			; <UNDEFINED> instruction: 0x4006e8bd
    de1c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    de20:	smlatbeq	r3, r1, fp, lr
    de24:	svclt	0x00004770
    de28:	andmi	pc, r0, r0, lsl #1
    de2c:	svclt	0x0000e002
    de30:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    de34:	svclt	0x001f0042
    de38:	movteq	lr, #6751	; 0x1a5f
    de3c:	svceq	0x0003ea92
    de40:			; <UNDEFINED> instruction: 0x6c22ea7f
    de44:			; <UNDEFINED> instruction: 0x6c23ea7f
    de48:	b	1401ff8 <sunique@@Base+0x13d2c38>
    de4c:	bl	ff4a669c <sunique@@Base+0xff4772dc>
    de50:	svclt	0x00c16313
    de54:	ldrdmi	r1, [r1], #-130	; 0xffffff7e
    de58:	submi	r4, r1, r8, asr #32
    de5c:	subsmi	fp, fp, #184, 30	; 0x2e0
    de60:	svclt	0x00882b19
    de64:			; <UNDEFINED> instruction: 0xf0104770
    de68:			; <UNDEFINED> instruction: 0xf4404f00
    de6c:			; <UNDEFINED> instruction: 0xf0200000
    de70:	svclt	0x0018407f
    de74:			; <UNDEFINED> instruction: 0xf0114240
    de78:			; <UNDEFINED> instruction: 0xf4414f00
    de7c:			; <UNDEFINED> instruction: 0xf0210100
    de80:	svclt	0x0018417f
    de84:	b	fe49e7b0 <sunique@@Base+0xfe46f3f0>
    de88:	eorsle	r0, pc, r3, lsl #30
    de8c:	andeq	pc, r1, #-2147483608	; 0x80000028
    de90:	stc2	10, cr15, [r3], {65}	; 0x41	; <UNPREDICTABLE>
    de94:	andeq	lr, ip, r0, lsl fp
    de98:	msreq	CPSR_, #-1073741776	; 0xc0000030
    de9c:			; <UNDEFINED> instruction: 0xf103fa01
    dea0:	movwmi	pc, #0	; <UNPREDICTABLE>
    dea4:	submi	sp, r9, #8388608	; 0x800000
    dea8:	subeq	lr, r0, r0, ror #22
    deac:	svceq	0x0000f5b0
    deb0:			; <UNDEFINED> instruction: 0xf1b0d313
    deb4:	movwle	r7, #28544	; 0x6f80
    deb8:	b	13cffc0 <sunique@@Base+0x13a0c00>
    debc:			; <UNDEFINED> instruction: 0xf1020131
    dec0:	bcs	fff8e6cc <sunique@@Base+0xfff5f30c>
    dec4:			; <UNDEFINED> instruction: 0xf1b1d251
    dec8:	bl	1021ad0 <sunique@@Base+0xff2710>
    decc:	svclt	0x000850c2
    ded0:	andeq	pc, r1, r0, lsr #32
    ded4:	andeq	lr, r3, r0, asr #20
    ded8:	subeq	r4, r9, r0, ror r7
    dedc:	andeq	lr, r0, r0, asr #22
    dee0:	svceq	0x0000f410
    dee4:	andeq	pc, r1, #-2147483608	; 0x80000028
    dee8:	blx	fec426a4 <sunique@@Base+0xfec132e4>
    deec:			; <UNDEFINED> instruction: 0xf1acfc80
    def0:	bl	fec90f18 <sunique@@Base+0xfec61b58>
    def4:	blx	e72c <_IO_stdin_used@@Base+0x690>
    def8:	svclt	0x00aaf00c
    defc:	sbcpl	lr, r2, r0, lsl #22
    df00:	tstmi	r8, #536870917	; 0x20000005
    df04:	ldrhmi	fp, [r0], #252	; 0xfc
    df08:			; <UNDEFINED> instruction: 0x47704318
    df0c:	svceq	0x0000f092
    df10:	smlabbeq	r0, r1, r4, pc	; <UNPREDICTABLE>
    df14:	vst4.<illegal width 64>	{d11[0],d12[0],d13[0],d14[0]}, [r0], r6
    df18:	andcc	r0, r1, #0
    df1c:	ldr	r3, [r5, r1, lsl #22]!
    df20:	movteq	lr, #6735	; 0x1a4f
    df24:			; <UNDEFINED> instruction: 0x6c22ea7f
    df28:	b	1ffdb90 <sunique@@Base+0x1fce7d0>
    df2c:	eorle	r6, r1, r3, lsr #24
    df30:	svceq	0x0003ea92
    df34:			; <UNDEFINED> instruction: 0xf092d004
    df38:	svclt	0x00080f00
    df3c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    df40:	svceq	0x0001ea90
    df44:	andcs	fp, r0, ip, lsl pc
    df48:			; <UNDEFINED> instruction: 0xf0124770
    df4c:	tstle	r4, pc, ror pc
    df50:	svclt	0x00280040
    df54:	andmi	pc, r0, r0, asr #32
    df58:			; <UNDEFINED> instruction: 0xf1124770
    df5c:	svclt	0x003c7200
    df60:	andeq	pc, r0, r0, lsl #10
    df64:			; <UNDEFINED> instruction: 0xf0004770
    df68:			; <UNDEFINED> instruction: 0xf0434300
    df6c:	vst4.<illegal width 64>	{d20-d23}, [r0 :256], lr
    df70:	ldrbmi	r0, [r0, -r0]!
    df74:	eorvs	lr, r2, #520192	; 0x7f000
    df78:			; <UNDEFINED> instruction: 0x4608bf16
    df7c:			; <UNDEFINED> instruction: 0x6323ea7f
    df80:	subeq	r4, r2, #1048576	; 0x100000
    df84:	b	17fdba4 <sunique@@Base+0x17ce7e4>
    df88:	b	fe416c94 <sunique@@Base+0xfe3e78d4>
    df8c:			; <UNDEFINED> instruction: 0xf4400f01
    df90:	ldrbmi	r0, [r0, -r0, lsl #1]!
    df94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    df98:	svclt	0x0000e004
    df9c:	movwmi	pc, #16	; <UNPREDICTABLE>
    dfa0:	submi	fp, r0, #72, 30	; 0x120
    dfa4:			; <UNDEFINED> instruction: 0x0c00ea5f
    dfa8:	ldrbmi	fp, [r0, -r8, lsl #30]!
    dfac:	orrsmi	pc, r6, #67	; 0x43
    dfb0:			; <UNDEFINED> instruction: 0xf04f4601
    dfb4:	ands	r0, ip, r0
    dfb8:	andeq	lr, r1, #80, 20	; 0x50000
    dfbc:	ldrbmi	fp, [r0, -r8, lsl #30]!
    dfc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dfc4:	svclt	0x0000e00a
    dfc8:	andeq	lr, r1, #80, 20	; 0x50000
    dfcc:	ldrbmi	fp, [r0, -r8, lsl #30]!
    dfd0:	movwmi	pc, #17	; <UNPREDICTABLE>
    dfd4:	submi	sp, r0, #8388608	; 0x800000
    dfd8:	cmpeq	r1, r1, ror #22
    dfdc:			; <UNDEFINED> instruction: 0x0c01ea5f
    dfe0:	strmi	fp, [r4], r2, lsl #30
    dfe4:	andcs	r4, r0, r1, lsl #12
    dfe8:			; <UNDEFINED> instruction: 0x43b6f043
    dfec:			; <UNDEFINED> instruction: 0xf1a3bf08
    dff0:			; <UNDEFINED> instruction: 0xf5a35380
    dff4:	blx	fef0ebfc <sunique@@Base+0xfeedf83c>
    dff8:	bcc	24aa30 <sunique@@Base+0x21b670>
    dffc:	bicpl	lr, r2, #166912	; 0x28c00
    e000:	blx	84c48 <sunique@@Base+0x55888>
    e004:	strbtmi	pc, [r3], #-3074	; 0xfffff3fe	; <UNPREDICTABLE>
    e008:	stc2	10, cr15, [r2], {-0}	; <UNPREDICTABLE>
    e00c:	eoreq	pc, r0, #-2147483600	; 0x80000030
    e010:	svcmi	0x0000f1bc
    e014:	vpmax.s8	d15, d2, d16
    e018:	andeq	lr, r2, r3, asr #22
    e01c:			; <UNDEFINED> instruction: 0xf020bf08
    e020:	ldrbmi	r0, [r0, -r1]!
    e024:	eoreq	pc, r0, #-2147483648	; 0x80000000
    e028:	stc2	10, cr15, [r2], {1}	; <UNPREDICTABLE>
    e02c:	eoreq	pc, r0, #-2147483600	; 0x80000030
    e030:	subeq	lr, ip, r0, asr sl
    e034:	vpmax.s8	d15, d2, d17
    e038:	andeq	lr, r2, r3, asr #22
    e03c:	b	83dc64 <sunique@@Base+0x80e8a4>
    e040:			; <UNDEFINED> instruction: 0x477070dc
    e044:			; <UNDEFINED> instruction: 0xf04fb502
    e048:			; <UNDEFINED> instruction: 0xf7f50008
    e04c:	vstrlt.16	s28, [r2, #-140]	; 0xffffff74	; <UNPREDICTABLE>
    e050:	mvnsmi	lr, #737280	; 0xb4000
    e054:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    e058:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    e05c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    e060:	stmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e064:	blne	1d9f260 <sunique@@Base+0x1d6fea0>
    e068:	strhle	r1, [sl], -r6
    e06c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    e070:			; <UNDEFINED> instruction: 0xf8553401
    e074:	strbmi	r3, [sl], -r4, lsl #30
    e078:	ldrtmi	r4, [r8], -r1, asr #12
    e07c:	adcmi	r4, r6, #152, 14	; 0x2600000
    e080:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    e084:	svclt	0x000083f8
    e088:	andeq	r2, r1, sl, ror #22
    e08c:	andeq	r2, r1, r0, ror #22
    e090:	svclt	0x00004770

Disassembly of section .fini:

0000e094 <.fini>:
    e094:	push	{r3, lr}
    e098:	pop	{r3, pc}
