---
name: Table 2-3
full_name: Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture
supported_cpu:
- 06_17H
- 06_0FH
msr:
- value: 0H
  name: IA32_P5_MC_ADDR
  shared: Unique
  description: See Section 2.23
  see_section:
  - '2.23'
- value: 1H
  name: IA32_P5_MC_TYPE
  shared: Unique
  description: See Section 2.23
  see_section:
  - '2.23'
- value: 6H
  name: IA32_MONITOR_FILTER_SIZE
  shared: Unique
  description: See Section 8.10.5
  long_description: See Section 8.10.5, “Monitor/Mwait Address Range Determination.” and Table 2-2.
  see_table:
  - 2-2
  see_section:
  - 8.10.5
- value: 10H
  name: IA32_TIME_STAMP_COUNTER
  shared: Unique
  description: See Section 17.17
  long_description: See Section 17.17, “Time-Stamp Counter,” and see Table 2-2.
  see_table:
  - 2-2
  see_section:
  - '17.17'
- value: 17H
  name: IA32_PLATFORM_ID
  shared: Shared
  access: R
  description: Platform ID
  long_description: Platform ID See Table 2-2.
  see_table:
  - 2-2
- value: 17H
  name: MSR_PLATFORM_ID
  bitfields:
  - bit: '7:0'
    description: Reserved
  - bit: '12:8'
    access: R
    long_description: Maximum Qualified Ratio The maximum allowed bus ratio.
    description: Maximum Qualified Ratio
  - bit: '49:13'
    description: Reserved
  - bit: '52:50'
    description: See Table 2-2
    see_table:
    - 2-2
  - bit: '63:53'
    description: Reserved
  shared: Shared
  access: R
  description: Model Specific Platform ID
- value: 1BH
  name: IA32_APIC_BASE
  shared: Unique
  description: See Section 10.4.4
  long_description: See Section 10.4.4, “Local APIC Status and Location” and Table 2-2.
  see_table:
  - 2-2
  see_section:
  - 10.4.4
- value: 2AH
  name: MSR_EBL_CR_POWERON
  bitfields:
  - bit: '0'
    description: Reserved
  - bit: '1'
    access: R/W
    long_description: 'Data Error Checking Enable 1 = Enabled; 0 = Disabled Note: Not all processors implement R/W.'
    description: Data Error Checking Enable
  - bit: '2'
    access: R/W
    long_description: 'Response Error Checking Enable 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.'
    description: Response Error Checking Enable
  - bit: '3'
    access: R/W
    long_description: 'MCERR# Drive Enable 1 = Enabled; 0 = Disabled Note: Not all processors implement R/W.'
    description: MCERR# Drive Enable
  - bit: '4'
    access: R/W
    long_description: 'Address Parity Enable 1 = Enabled; 0 = Disabled Note: Not all processors implement R/W.'
    description: Address Parity Enable
  - bit: '5'
    description: Reserved
  - bit: '6'
    description: Reserved
  - bit: '7'
    access: R/W
    long_description: 'BINIT# Driver Enable 1 = Enabled; 0 = Disabled Note: Not all processors implement R/W.'
    description: BINIT# Driver Enable
  - bit: '8'
    access: R/O
    long_description: Output Tri-state Enabled 1 = Enabled; 0 = Disabled
    description: Output Tri-state Enabled
  - bit: '9'
    access: R/O
    long_description: Execute BIST 1 = Enabled; 0 = Disabled
    description: Execute BIST
  - bit: '10'
    access: R/O
    long_description: MCERR# Observation Enabled 1 = Enabled; 0 = Disabled
    description: MCERR# Observation Enabled
  - bit: '11'
    access: R/O
    long_description: Intel TXT Capable Chipset. 1 = Present; 0 = Not Present
    description: Intel TXT Capable Chipset
  - bit: '12'
    access: R/O
    long_description: BINIT# Observation Enabled 1 = Enabled; 0 = Disabled
    description: BINIT# Observation Enabled
  - bit: '13'
    description: Reserved
  - bit: '14'
    access: R/O
    long_description: 1 MByte Power on Reset Vector 1 = 1 MByte; 0 = 4 GBytes
    description: 1 MByte Power on Reset Vector
  - bit: '15'
    description: Reserved
  - bit: '17:16'
    access: R/O
    description: APIC Cluster ID
  - bit: '18'
    access: R/O
    long_description: N/2 Non-Integer Bus Ratio 0 = Integer ratio; 1 = Non-integer ratio
    description: N/2 Non-Integer Bus Ratio
  - bit: '19'
    description: Reserved
  - bit: '21: 20'
    access: R/O
    description: Symmetric Arbitration ID
  - bit: '26:22'
    access: R/O
    description: Integer Bus Frequency Ratio
  shared: Shared
  access: R/W
  description: Processor Hard Power-On Configuration
  long_description: Processor Hard Power-On Configuration Enables and disables processor features; (R) indicates current processor configuration.
- value: 3AH
  name: MSR_FEATURE_CONTROL
  bitfields:
  - bit: '3'
    access: R/WL
    long_description: SMRR Enable When this bit is set and the lock bit is set, this makes the SMRR_PHYS_BASE and SMRR_PHYS_MASK registers read visible and writeable while in SMM.
    description: SMRR Enable
    shared: Unique
  shared: Unique
  access: R/W
  description: Control Features in Intel 64 Processor
  long_description: Control Features in Intel 64 Processor See Table 2-2.
  see_table:
  - 2-2
- value: 40H
  name: MSR_LASTBRANCH_0_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 0 From IP
  long_description: 'Last Branch Record 0 From IP One of four pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: • Last Branch Record Stack TOS at 1C9H. • Section 17.5.'
  see_section:
  - 17.5.
- value: 41H
  name: MSR_LASTBRANCH_1_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 1 From IP
  long_description: Last Branch Record 1 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 42H
  name: MSR_LASTBRANCH_2_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 2 From IP
  long_description: Last Branch Record 2 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 43H
  name: MSR_LASTBRANCH_3_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 3 From IP
  long_description: Last Branch Record 3 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 60H
  name: MSR_LASTBRANCH_0_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 0 To IP
  long_description: Last Branch Record 0 To IP One of four pairs of last branch record registers on the last branch record stack. This To_IP part of the stack contains pointers to the destination instruction.
- value: 61H
  name: MSR_LASTBRANCH_1_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 1 To IP
  long_description: Last Branch Record 1 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 62H
  name: MSR_LASTBRANCH_2_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 2 To IP
  long_description: Last Branch Record 2 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 63H
  name: MSR_LASTBRANCH_3_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 3 To IP
  long_description: Last Branch Record 3 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 79H
  name: IA32_BIOS_UPDT_TRIG
  shared: Unique
  access: W
  description: BIOS Update Trigger Register
  long_description: BIOS Update Trigger Register See Table 2-2.
  see_table:
  - 2-2
- value: 8BH
  name: IA32_BIOS_SIGN_ID
  shared: Unique
  access: RO
  description: BIOS Update Signature ID
  long_description: BIOS Update Signature ID See Table 2-2.
  see_table:
  - 2-2
- value: A0H
  name: MSR_SMRR_PHYSBASE
  bitfields:
  - bit: '11:0'
    description: Reserved
  - bit: '31:12'
    description: PhysBase
  - bit: '63:32'
    description: Reserved
  shared: Unique
  access: WO in SMM
  description: System Management Mode Base Address register
  long_description: System Management Mode Base Address register Model-specific implementation of SMRR-like interface, read visible and write only in SMM.
- value: A1H
  name: MSR_SMRR_PHYSMASK
  bitfields:
  - bit: '10:0'
    description: Reserved
  - bit: '11'
    description: Valid
  - bit: '31:12'
    description: PhysMask
  - bit: '63:32'
    description: Reserved
  shared: Unique
  access: WO in SMM
  description: System Management Mode Physical Address Mask
  long_description: System Management Mode Physical Address Mask register Model-specific implementation of SMRR-like interface, read visible and write only in SMM.
- value: C1H
  name: IA32_PMC0
  shared: Unique
  description: Performance Counter Register
  long_description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: C2H
  name: IA32_PMC1
  shared: Unique
  description: Performance Counter Register
  long_description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: CDH
  name: MSR_FSB_FREQ
  bitfields:
  - bit: '2:0'
    long_description: '• 101B: 100 MHz (FSB 400) • 001B: 133 MHz (FSB 533) • 011B: 167 MHz (FSB 667) • 010B: 200 MHz (FSB 800) • 000B: 267 MHz (FSB 1067) • 100B: 333 MHz (FSB 1333)'
    description: •
  - long_description: 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
    description: '133'
  - long_description: 266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B. 333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B.
    description: '266'
  - bit: '63:3'
    description: Reserved
  shared: Shared
  access: RO
  description: Scaleable Bus Speed
  long_description: Scaleable Bus Speed This field indicates the intended scaleable bus clock speed for processors based on Intel Core microarchitecture.
- value: CDH
  name: MSR_FSB_FREQ
  bitfields:
  - bit: '2:0'
    long_description: '• 101B: 100 MHz (FSB 400) • 001B: 133 MHz (FSB 533) • 011B: 167 MHz (FSB 667) • 010B: 200 MHz (FSB 800) • 000B: 267 MHz (FSB 1067) • 100B: 333 MHz (FSB 1333) • 110B: 400 MHz (FSB 1600)'
    description: •
  - long_description: 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
    description: '133'
  - long_description: 266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 110B. 333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 111B.
    description: '266'
  - bit: '63:3'
    description: Reserved
  shared: Shared
  access: RO
  description: Scaleable Bus Speed
  long_description: Scaleable Bus Speed This field indicates the intended scaleable bus clock speed for processors based on Enhanced Intel Core microarchitecture.
- value: E7H
  name: IA32_MPERF
  shared: Unique
  access: RW
  description: Maximum Performance Frequency Clock Count
  long_description: Maximum Performance Frequency Clock Count See Table 2-2.
  see_table:
  - 2-2
- value: E8H
  name: IA32_APERF
  shared: Unique
  access: RW
  description: Actual Performance Frequency Clock Count
  long_description: Actual Performance Frequency Clock Count See Table 2-2.
  see_table:
  - 2-2
- value: FEH
  name: IA32_MTRRCAP
  bitfields:
  - bit: '11'
    access: R
    description: SMRR Capability Using MSR 0A0H and 0A1H
    shared: Unique
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 174H
  name: IA32_SYSENTER_CS
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 175H
  name: IA32_SYSENTER_ESP
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 176H
  name: IA32_SYSENTER_EIP
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 179H
  name: IA32_MCG_CAP
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 17AH
  name: IA32_MCG_STATUS
  bitfields:
  - bit: '0'
    long_description: RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.
    description: RIPV
  - bit: '1'
    long_description: EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
    description: EIPV
  - bit: '2'
    long_description: MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
    description: MCIP
  - bit: '63:3'
    description: Reserved
  shared: Unique
  description: Global Machine Check Status
- value: 186H
  name: IA32_PERFEVTSEL0
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 187H
  name: IA32_PERFEVTSEL1
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 198H
  name: IA32_PERF_STATUS
  shared: Shared
  description: See Table 2-2
  see_table:
  - 2-2
- value: 198H
  name: MSR_PERF_STATUS
  bitfields:
  - bit: '15:0'
    description: Current Performance State Value
  - bit: '30:16'
    description: Reserved
  - bit: '31'
    access: R/O
    long_description: XE Operation . If set, XE operation is enabled. Default is cleared.
    description: XE Operation
  - bit: '39:32'
    description: Reserved
  - bit: '44:40'
    access: R/O
    long_description: Maximum Bus Ratio Indicates maximum bus ratio configured for the processor.
    description: Maximum Bus Ratio
  - bit: '45'
    description: Reserved
  - bit: '46'
    access: R/O
    long_description: Non-Integer Bus Ratio Indicates non-integer bus ratio is enabled. Applies processors based on Enhanced Intel Core microarchitecture.
    description: Non-Integer Bus Ratio
  - bit: '63:47'
    description: Reserved
  shared: Shared
  description: Current performance status. See Section 14.1.1
  long_description: Current performance status. See Section 14.1.1, “Software Interface For Initiating Performance State Transitions”.
  see_section:
  - 14.1.1
- value: 199H
  name: IA32_PERF_CTL
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 19AH
  name: IA32_CLOCK_MODULATION
  shared: Unique
  access: R/W
  description: Clock Modulation
  long_description: Clock Modulation See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
  see_table:
  - 2-2
- value: 19BH
  name: IA32_THERM_INTERRUPT
  shared: Unique
  access: R/W
  description: Thermal Interrupt Control
  long_description: Thermal Interrupt Control See Table 2-2.
  see_table:
  - 2-2
- value: 19CH
  name: IA32_THERM_STATUS
  shared: Unique
  access: R/W
  description: Thermal Monitor Status
  long_description: Thermal Monitor Status See Table 2-2.
  see_table:
  - 2-2
- value: 19DH
  name: MSR_THERM2_CTL
  bitfields:
  - bit: '15:0'
    description: Reserved
  - bit: '16'
    access: R/W
    long_description: 'TM_SELECT Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle). 1 = Thermal Monitor 2 (thermally-initiated frequency transitions). If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled.'
    description: TM_SELECT
  - bit: '63:16'
    description: Reserved
  shared: Unique
  description: Thermal Monitor 2 Control
- value: 1A0H
  name: IA32_MISC_ENABLE
  bitfields:
  - bit: '0'
    long_description: Fast-Strings Enable See Table 2-2.
    description: Fast-Strings Enable
    see_table:
    - 2-2
  - bit: '2:1'
    description: Reserved
  - bit: '3'
    access: R/W
    long_description: Automatic Thermal Control Circuit Enable See Table 2-2.
    description: Automatic Thermal Control Circuit Enable
    shared: Unique
    see_table:
    - 2-2
  - bit: '6:4'
    description: Reserved
  - bit: '7'
    access: R
    long_description: Performance Monitoring Available See Table 2-2.
    description: Performance Monitoring Available
    shared: Shared
    see_table:
    - 2-2
  - bit: '8'
    description: Reserved
  - bit: '9'
    access: R/W
    long_description: Hardware Prefetcher Disable When set, disables the hardware prefetcher operation on streams of data. When clear (default), enables the prefetch queue. Disabling of the hardware prefetcher may impact processor performance.
    description: Hardware Prefetcher Disable
  - bit: '10'
    access: R/W
    long_description: FERR# Multiplexing Enable 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage.
    description: FERR# Multiplexing Enable
    shared: Shared
  - bit: '11'
    access: RO
    long_description: Branch Trace Storage Unavailable See Table 2-2.
    description: Branch Trace Storage Unavailable
    shared: Shared
    see_table:
    - 2-2
  - bit: '12'
    access: RO
    long_description: Processor Event Based Sampling Unavailable See Table 2-2.
    description: Processor Event Based Sampling Unavailable
    shared: Shared
    see_table:
    - 2-2
  - bit: '13'
    access: R/W
    long_description: TM2 Enable When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.
    description: TM2 Enable
    shared: Shared
  - long_description: When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state. The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location. The processor is operating out of specification if both this bit and the TM1 bit are set to 0.
    description: When this bit is clear
  - bit: '15:14'
    description: Reserved
  - bit: '16'
    access: R/W
    long_description: Enhanced Intel SpeedStep Technology Enable See Table 2-2.
    description: Enhanced Intel SpeedStep Technology Enable
    shared: Shared
    see_table:
    - 2-2
  - bit: '18'
    access: R/W
    long_description: ENABLE MONITOR FSM See Table 2-2.
    description: ENABLE MONITOR FSM
    shared: Shared
    see_table:
    - 2-2
  - bit: '19'
    access: R/W
    long_description: Adjacent Cache Line Prefetch Disable When set to 1, the processor fetches the cache line that contains data currently required by the processor. When set to 0, the processor fetches cache lines that comprise a cache line pair (128 bytes). Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing. BIOS may contain a setup option that controls the setting of this bit.
    description: Adjacent Cache Line Prefetch Disable
    shared: Shared
  - bit: '20'
    access: R/WO
    long_description: 'Enhanced Intel SpeedStep Technology Select Lock When set, this bit causes the following bits to become read-only: • Enhanced Intel SpeedStep Technology Select Lock (this bit). • Enhanced Intel SpeedStep Technology Enable bit. The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset.'
    description: Enhanced Intel SpeedStep Technology Select Lock
    shared: Shared
  - bit: '21'
    description: Reserved
  - bit: '22'
    access: R/W
    long_description: Limit CPUID Maxval See Table 2-2.
    description: Limit CPUID Maxval
    shared: Shared
    see_table:
    - 2-2
  - bit: '23'
    access: R/W
    long_description: xTPR Message Disable See Table 2-2.
    description: xTPR Message Disable
    shared: Shared
    see_table:
    - 2-2
  - bit: '33:24'
    description: Reserved
  - bit: '34'
    access: R/W
    long_description: XD Bit Disable See Table 2-2.
    description: XD Bit Disable
    shared: Unique
    see_table:
    - 2-2
  - bit: '36:35'
    description: Reserved
  - bit: '37'
    access: R/W
    long_description: DCU Prefetcher Disable When set to 1, the DCU L1 data cache prefetcher is disabled. The default value after reset is 0. BIOS may write ‘1’ to disable this feature. The DCU prefetcher is an L1 data cache prefetcher. When the DCU prefetcher detects multiple loads from the same line done within a time limit, the DCU prefetcher assumes the next line will be required. The next line is prefetched in to the L1 data cache from memory or L2.
    description: DCU Prefetcher Disable
    shared: Unique
  - bit: '38'
    access: R/W
    long_description: 'IDA Disable When set to 1 on processors that support IDA, the Intel Dynamic Acceleration feature (IDA) is disabled and the IDA_Enable feature flag will be cleared (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor’s support of IDA is enabled. Note: The power-on default value is used by BIOS to detect hardware support of IDA. If the power-on default value is 1, IDA is available in the processor. If the power- on default value is 0, IDA is not available.'
    description: IDA Disable
    shared: Shared
  - bit: '39'
    access: R/W
    long_description: IP Prefetcher Disable When set to 1, the IP prefetcher is disabled. The default value after reset is 0. BIOS may write ‘1’ to disable this feature. The IP prefetcher is an L1 data cache prefetcher. The IP prefetcher looks for sequential load history to determine whether to prefetch the next expected data into the L1 cache from memory or L2.
    description: IP Prefetcher Disable
    shared: Unique
  - bit: '63:40'
    description: Reserved
  access: R/W
  description: Enable Misc
  long_description: Enable Misc. Processor Features Allows a variety of processor functions to be enabled and disabled.
- value: 1C9H
  name: MSR_LASTBRANCH_TOS
  shared: Unique
  access: R/W
  description: Last Branch Record Stack TOS
  long_description: Last Branch Record Stack TOS Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).
- value: 1D9H
  name: IA32_DEBUGCTL
  shared: Unique
  access: R/W
  description: Debug Control
  long_description: Debug Control See Table 2-2.
  see_table:
  - 2-2
- value: 1DDH
  name: MSR_LER_FROM_LIP
  shared: Unique
  access: R/W
  description: Last Exception Record From Linear IP
  long_description: Last Exception Record From Linear IP Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
- value: 1DEH
  name: MSR_LER_TO_LIP
  shared: Unique
  access: R/W
  description: Last Exception Record To Linear IP
  long_description: Last Exception Record To Linear IP This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
- value: 200H
  name: IA32_MTRR_PHYSBASE0
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 201H
  name: IA32_MTRR_PHYSMASK0
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 202H
  name: IA32_MTRR_PHYSBASE1
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 203H
  name: IA32_MTRR_PHYSMASK1
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 204H
  name: IA32_MTRR_PHYSBASE2
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 205H
  name: IA32_MTRR_PHYSMASK2
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 206H
  name: IA32_MTRR_PHYSBASE3
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 207H
  name: IA32_MTRR_PHYSMASK3
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 208H
  name: IA32_MTRR_PHYSBASE4
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 209H
  name: IA32_MTRR_PHYSMASK4
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20AH
  name: IA32_MTRR_PHYSBASE5
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20BH
  name: IA32_MTRR_PHYSMASK5
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20CH
  name: IA32_MTRR_PHYSBASE6
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20DH
  name: IA32_MTRR_PHYSMASK6
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20EH
  name: IA32_MTRR_PHYSBASE7
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 20FH
  name: IA32_MTRR_PHYSMASK7
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 250H
  name: IA32_MTRR_FIX64K_00000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 258H
  name: IA32_MTRR_FIX16K_80000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 259H
  name: IA32_MTRR_FIX16K_A0000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 268H
  name: IA32_MTRR_FIX4K_C0000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 269H
  name: IA32_MTRR_FIX4K_C8000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26AH
  name: IA32_MTRR_FIX4K_D0000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26BH
  name: IA32_MTRR_FIX4K_D8000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26CH
  name: IA32_MTRR_FIX4K_E0000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26DH
  name: IA32_MTRR_FIX4K_E8000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26EH
  name: IA32_MTRR_FIX4K_F0000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 26FH
  name: IA32_MTRR_FIX4K_F8000
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 277H
  name: IA32_PAT
  shared: Unique
  description: See Table 2-2
  see_table:
  - 2-2
- value: 2FFH
  name: IA32_MTRR_DEF_TYPE
  shared: Unique
  access: R/W
  description: Default Memory Types
  long_description: Default Memory Types See Table 2-2.
  see_table:
  - 2-2
- value: 309H
  name: IA32_FIXED_CTR0
  shared: Unique
  access: R/W
  description: Fixed-Function Performance Counter Register 0
  long_description: Fixed-Function Performance Counter Register 0 See Table 2-2.
  see_table:
  - 2-2
- value: 30AH
  name: IA32_FIXED_CTR1
  shared: Unique
  access: R/W
  description: Fixed-Function Performance Counter Register 1
  long_description: Fixed-Function Performance Counter Register 1 See Table 2-2.
  see_table:
  - 2-2
- value: 30BH
  name: IA32_FIXED_CTR2
  shared: Unique
  access: R/W
  description: Fixed-Function Performance Counter Register 2
  long_description: Fixed-Function Performance Counter Register 2 See Table 2-2.
  see_table:
  - 2-2
- value: 345H
  name: IA32_PERF_CAPABILITIES
  shared: Unique
  description: See Table 2-2. See Section 17.4.1
  long_description: See Table 2-2. See Section 17.4.1, “IA32_DEBUGCTL MSR.”
  see_table:
  - 2-2
  see_section:
  - 17.4.1
- value: 345H
  name: MSR_PERF_CAPABILITIES
  bitfields:
  - bit: '5:0'
    description: LBR Format
    see_table:
    - 2-2
  - bit: '6'
    description: PEBS Record Format
  - bit: '7'
    description: PEBSSaveArchRegs
    see_table:
    - 2-2
  - bit: '63:8'
    description: Reserved
  shared: Unique
  description: RO
  long_description: RO. This applies to processors that do not support architectural perfmon version 2.
- value: 38DH
  name: IA32_FIXED_CTR_CTRL
  shared: Unique
  access: R/W
  description: Fixed-Function-Counter Control Register
  long_description: Fixed-Function-Counter Control Register See Table 2-2.
  see_table:
  - 2-2
- value: 38EH
  name: IA32_PERF_GLOBAL_STATUS
  shared: Unique
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 38EH
  name: MSR_PERF_GLOBAL_STATUS
  shared: Unique
  description: See Section 18.6.2.2
  see_section:
  - 18.6.2.2
- value: 38FH
  name: IA32_PERF_GLOBAL_CTRL
  shared: Unique
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 38FH
  name: MSR_PERF_GLOBAL_CTRL
  shared: Unique
  description: See Section 18.6.2.2
  see_section:
  - 18.6.2.2
- value: 390H
  name: IA32_PERF_GLOBAL_OVF_CTRL
  shared: Unique
  description: See Table 2-2. See Section 18.6.2.2
  long_description: See Table 2-2. See Section 18.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.2
- value: 390H
  name: MSR_PERF_GLOBAL_OVF_CTRL
  shared: Unique
  description: See Section 18.6.2.2
  see_section:
  - 18.6.2.2
- value: 3F1H
  name: MSR_PEBS_ENABLE
  bitfields:
  - bit: '0'
    access: R/W
    description: Enable PEBS on IA32_PMC0
  shared: Unique
  description: See Table 2-2. See Section 18.6.2.4
  long_description: See Table 2-2. See Section 18.6.2.4, “Processor Event Based Sampling (PEBS).”
  see_table:
  - 2-2
  see_section:
  - 18.6.2.4
- value: 400H
  name: IA32_MC0_CTL
  shared: Unique
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 401H
  name: IA32_MC0_STATUS
  shared: Unique
  description: See Section 15.3.2.2
  see_section:
  - 15.3.2.2
- value: 402H
  name: IA32_MC0_ADDR
  shared: Unique
  description: See Section 15.3.2.3
  long_description: See Section 15.3.2.3, “IA32_MCi_ADDR MSRs.” The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 15.3.2.3
- value: 404H
  name: IA32_MC1_CTL
  shared: Unique
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 405H
  name: IA32_MC1_STATUS
  shared: Unique
  description: See Section 15.3.2.2
  see_section:
  - 15.3.2.2
- value: 406H
  name: IA32_MC1_ADDR
  shared: Unique
  description: See Section 15.3.2.3
  long_description: See Section 15.3.2.3, “IA32_MCi_ADDR MSRs.” The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 15.3.2.3
- value: 408H
  name: IA32_MC2_CTL
  shared: Unique
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 409H
  name: IA32_MC2_STATUS
  shared: Unique
  description: See Section 15.3.2.2
  see_section:
  - 15.3.2.2
- value: 40AH
  name: IA32_MC2_ADDR
  shared: Unique
  description: See Section 15.3.2.3
  long_description: See Section 15.3.2.3, “IA32_MCi_ADDR MSRs.” The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 15.3.2.3
- value: 40CH
  name: IA32_MC4_CTL
  shared: Unique
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 40DH
  name: IA32_MC4_STATUS
  shared: Unique
  description: See Section 15.3.2.2
  see_section:
  - 15.3.2.2
- value: 40EH
  name: IA32_MC4_ADDR
  shared: Unique
  description: See Section 15.3.2.3
  long_description: See Section 15.3.2.3, “IA32_MCi_ADDR MSRs.” The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 15.3.2.3
- value: 410H
  name: IA32_MC3_CTL
  description: See Section 15.3.2.1
  see_section:
  - 15.3.2.1
- value: 411H
  name: IA32_MC3_STATUS
  description: See Section 15.3.2.2
  see_section:
  - 15.3.2.2
- value: 412H
  name: IA32_MC3_ADDR
  shared: Unique
  description: See Section 15.3.2.3
  long_description: See Section 15.3.2.3, “IA32_MCi_ADDR MSRs.” The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 15.3.2.3
- value: 413H
  name: IA32_MC3_MISC
  shared: Unique
  description: Machine Check Error Reporting Register
  long_description: 'Machine Check Error Reporting Register: Contains additional information describing the machine-check error if the MISCV flag in the IA32_MCi_STATUS register is set.'
- value: 414H
  name: IA32_MC5_CTL
  shared: Unique
  description: Machine Check Error Reporting Register
  long_description: 'Machine Check Error Reporting Register: Controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units).'
- value: 415H
  name: IA32_MC5_STATUS
  shared: Unique
  description: Machine Check Error Reporting Register
  long_description: 'Machine Check Error Reporting Register: Contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception.'
- value: 416H
  name: IA32_MC5_ADDR
  shared: Unique
  description: Machine Check Error Reporting Register
  long_description: 'Machine Check Error Reporting Register: Contains the address of the code or data memory location that produced the machine-check error if the ADDRV flag in the IA32_MCi_STATUS register is set.'
- value: 417H
  name: IA32_MC5_MISC
  shared: Unique
  description: Machine Check Error Reporting Register
  long_description: 'Machine Check Error Reporting Register: Contains additional information describing the machine-check error if the MISCV flag in the IA32_MCi_STATUS register is set.'
- value: 419H
  name: IA32_MC6_STATUS
  shared: Unique
  description: Applies to Intel Xeon processor 7400 series
  long_description: Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 15.3.2.2, “IA32_MCi_STATUS MSRS” and Chapter 23.
  see_section:
  - 15.3.2.2
- value: 480H
  name: IA32_VMX_BASIC
  shared: Unique
  access: R/O
  description: Reporting Register of Basic VMX Capabilities
  long_description: Reporting Register of Basic VMX Capabilities See Table 2-2. See Appendix A.1, “Basic VMX Information.”
  see_table:
  - 2-2
  see_appendix:
  - A.1
- value: 481H
  name: IA32_VMX_PINBASED_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of Pin-Based VM-Execution
  long_description: Capability Reporting Register of Pin-Based VM-Execution Controls See Table 2-2. See Appendix A.3, “VM-Execution Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.3
- value: 482H
  name: IA32_VMX_PROCBASED_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of Primary Processor-Based
  long_description: Capability Reporting Register of Primary Processor-Based VM-Execution Controls See Appendix A.3, “VM-Execution Controls.”
  see_appendix:
  - A.3
- value: 483H
  name: IA32_VMX_EXIT_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of VM-Exit Controls
  long_description: Capability Reporting Register of VM-Exit Controls See Table 2-2. See Appendix A.4, “VM-Exit Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.4
- value: 484H
  name: IA32_VMX_ENTRY_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of VM-Entry Controls
  long_description: Capability Reporting Register of VM-Entry Controls See Table 2-2. See Appendix A.5, “VM-Entry Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.5
- value: 485H
  name: IA32_VMX_MISC
  shared: Unique
  access: R/O
  description: Reporting Register of Miscellaneous VMX Capabilities
  long_description: Reporting Register of Miscellaneous VMX Capabilities See Table 2-2. See Appendix A.6, “Miscellaneous Data.”
  see_table:
  - 2-2
  see_appendix:
  - A.6
- value: 486H
  name: IA32_VMX_CR0_FIXED0
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR0 Bits Fixed to 0
  long_description: Capability Reporting Register of CR0 Bits Fixed to 0 See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
  see_table:
  - 2-2
  see_appendix:
  - A.7
- value: 487H
  name: IA32_VMX_CR0_FIXED1
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR0 Bits Fixed to 1
  long_description: Capability Reporting Register of CR0 Bits Fixed to 1 See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
  see_table:
  - 2-2
  see_appendix:
  - A.7
- value: 488H
  name: IA32_VMX_CR4_FIXED0
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR4 Bits Fixed to 0
  long_description: Capability Reporting Register of CR4 Bits Fixed to 0 See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
  see_table:
  - 2-2
  see_appendix:
  - A.8
- value: 489H
  name: IA32_VMX_CR4_FIXED1
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR4 Bits Fixed to 1
  long_description: Capability Reporting Register of CR4 Bits Fixed to 1 See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
  see_table:
  - 2-2
  see_appendix:
  - A.8
- value: 48AH
  name: IA32_VMX_VMCS_ENUM
  shared: Unique
  access: R/O
  description: Capability Reporting Register of VMCS Field Enumeration
  long_description: Capability Reporting Register of VMCS Field Enumeration See Table 2-2. See Appendix A.9, “VMCS Enumeration.”
  see_table:
  - 2-2
  see_appendix:
  - A.9
- value: 48BH
  name: IA32_VMX_PROCBASED_CTLS2
  shared: Unique
  access: R/O
  description: Capability Reporting Register of Secondary Processor-
  long_description: Capability Reporting Register of Secondary Processor- Based VM-Execution Controls See Appendix A.3, “VM-Execution Controls.”
  see_appendix:
  - A.3
- value: 600H
  name: IA32_DS_AREA
  shared: Unique
  access: R/W
  description: DS Save Area
  long_description: DS Save Area See Table 2-2. See Section 18.6.3.4, “Debug Store (DS) Mechanism.”
  see_table:
  - 2-2
  see_section:
  - 18.6.3.4
- value: 107CCH
  name: MSR_EMON_L3_CTR_CTL0
  shared: Unique
  access: R/W
  description: GBUSQ Event Control/Counter Register
  long_description: GBUSQ Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107CDH
  name: MSR_EMON_L3_CTR_CTL1
  shared: Unique
  access: R/W
  description: GBUSQ Event Control/Counter Register
  long_description: GBUSQ Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107CEH
  name: MSR_EMON_L3_CTR_CTL2
  shared: Unique
  access: R/W
  description: GSNPQ Event Control/Counter Register
  long_description: GSNPQ Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107CFH
  name: MSR_EMON_L3_CTR_CTL3
  shared: Unique
  access: R/W
  description: GSNPQ Event Control/Counter Register
  long_description: GSNPQ Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107D0H
  name: MSR_EMON_L3_CTR_CTL4
  shared: Unique
  access: R/W
  description: FSB Event Control/Counter Register
  long_description: FSB Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107D1H
  name: MSR_EMON_L3_CTR_CTL5
  shared: Unique
  access: R/W
  description: FSB Event Control/Counter Register
  long_description: FSB Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107D2H
  name: MSR_EMON_L3_CTR_CTL6
  shared: Unique
  access: R/W
  description: FSB Event Control/Counter Register
  long_description: FSB Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107D3H
  name: MSR_EMON_L3_CTR_CTL7
  shared: Unique
  access: R/W
  description: FSB Event Control/Counter Register
  long_description: FSB Event Control/Counter Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: 107D8H
  name: MSR_EMON_L3_GL_CTL
  shared: Unique
  access: R/W
  description: L3/FSB Common Control Register
  long_description: L3/FSB Common Control Register Applies to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
  see_section:
  - 17.2.2
- value: C000_0080H
  name: IA32_EFER
  shared: Unique
  description: Extended Feature Enables
  long_description: Extended Feature Enables See Table 2-2.
  see_table:
  - 2-2
- value: C000_0081H
  name: IA32_STAR
  shared: Unique
  access: R/W
  description: System Call Target Address
  long_description: System Call Target Address See Table 2-2.
  see_table:
  - 2-2
- value: C000_0082H
  name: IA32_LSTAR
  shared: Unique
  access: R/W
  description: IA-32e Mode System Call Target Address
  long_description: IA-32e Mode System Call Target Address See Table 2-2.
  see_table:
  - 2-2
- value: C000_0084H
  name: IA32_FMASK
  shared: Unique
  access: R/W
  description: System Call Flag Mask
  long_description: System Call Flag Mask See Table 2-2.
  see_table:
  - 2-2
- value: C000_0100H
  name: IA32_FS_BASE
  shared: Unique
  access: R/W
  description: Map of BASE Address of FS
  long_description: Map of BASE Address of FS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0101H
  name: IA32_GS_BASE
  shared: Unique
  access: R/W
  description: Map of BASE Address of GS
  long_description: Map of BASE Address of GS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0102H
  name: IA32_KERNEL_GS_BASE
  shared: Unique
  access: R/W
  description: Swap Target of BASE Address of GS
  long_description: Swap Target of BASE Address of GS See Table 2-2.
  see_table:
  - 2-2
