library ieee;
use ieee.std_logic_1164.all;

entity shift_multiplier_8_bit_top is
	port(i_a, i_b: in std_logic_vector(7 downto 0);
		i_clock, i_reset: in std_logic;
		i_startMultiply: in std_logic;
		o_multiplier_Busy: out std_logic;
		o_multiplication_Complete: out std_logic;
      o_product : out std_logic_vector(15 downto 0));
end shift_multiplier_8_bit_top;