; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_28(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %7 = shl i32 %6, 10, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 2, !dbg !12
  %10 = and i32 %9, 508, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = or disjoint i32 %11, 512, !dbg !13
  %.frozen = freeze i32 %11, !dbg !14
  %13 = sdiv i32 %.frozen, 64, !dbg !14
  %14 = sdiv i32 %12, 64, !dbg !14
  %15 = srem i32 %13, 1024, !dbg !15
  %16 = srem i32 %14, 1024, !dbg !15
  %17 = mul i32 %13, 64, !dbg !16
  %.decomposed = sub i32 %.frozen, %17, !dbg !16
  %.frozen2 = freeze i32 %11, !dbg !17
  %18 = sdiv i32 %.frozen2, 65536, !dbg !17
  %.frozen3 = freeze i32 %12, !dbg !17
  %19 = sdiv i32 %.frozen3, 65536, !dbg !17
  %20 = icmp slt i32 %15, 512, !dbg !18
  %21 = icmp slt i32 %16, 512, !dbg !18
  %22 = mul i32 %18, 65536, !dbg !19
  %srem.decomposed = sub i32 %.frozen2, %22, !dbg !19
  %23 = mul i32 %19, 65536, !dbg !19
  %srem1.decomposed = sub i32 %.frozen3, %23, !dbg !19
  %24 = shl nsw i32 %18, 15, !dbg !20
  %25 = shl nsw i32 %19, 15, !dbg !20
  %26 = add nsw i32 %24, %srem.decomposed, !dbg !21
  %27 = add nsw i32 %25, %srem1.decomposed, !dbg !21
  %28 = sext i32 %26 to i64, !dbg !22
  %29 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !22
  %30 = sext i32 %27 to i64, !dbg !22
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !22
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %29, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20) #1, !dbg !23
  %33 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !23
  %34 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !23
  %35 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !23
  %36 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !23
  %37 = bitcast i32 %33 to float, !dbg !23
  %38 = bitcast i32 %34 to float, !dbg !23
  %39 = bitcast i32 %35 to float, !dbg !23
  %40 = bitcast i32 %36 to float, !dbg !23
  %41 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %31, i1 %21, i32 0, i1 %21, i32 0, i1 %21, i32 0, i1 %21, i32 0, i1 %21) #1, !dbg !23
  %42 = extractvalue { i32, i32, i32, i32 } %41, 0, !dbg !23
  %43 = extractvalue { i32, i32, i32, i32 } %41, 1, !dbg !23
  %44 = extractvalue { i32, i32, i32, i32 } %41, 2, !dbg !23
  %45 = extractvalue { i32, i32, i32, i32 } %41, 3, !dbg !23
  %46 = bitcast i32 %42 to float, !dbg !23
  %47 = bitcast i32 %43 to float, !dbg !23
  %48 = bitcast i32 %44 to float, !dbg !23
  %49 = bitcast i32 %45 to float, !dbg !23
  %50 = shl nsw i32 %18, 6, !dbg !24
  %51 = shl nsw i32 %19, 6, !dbg !24
  %52 = add nsw i32 %50, %.decomposed, !dbg !25
  %53 = add nsw i32 %51, %.decomposed, !dbg !25
  %54 = sext i32 %52 to i64, !dbg !26
  %55 = getelementptr float, ptr addrspace(1) %1, i64 %54, !dbg !26
  %56 = sext i32 %53 to i64, !dbg !26
  %57 = getelementptr float, ptr addrspace(1) %1, i64 %56, !dbg !26
  %58 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %55, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20) #1, !dbg !27
  %59 = extractvalue { i32, i32, i32, i32 } %58, 0, !dbg !27
  %60 = extractvalue { i32, i32, i32, i32 } %58, 1, !dbg !27
  %61 = extractvalue { i32, i32, i32, i32 } %58, 2, !dbg !27
  %62 = extractvalue { i32, i32, i32, i32 } %58, 3, !dbg !27
  %63 = bitcast i32 %59 to float, !dbg !27
  %64 = bitcast i32 %60 to float, !dbg !27
  %65 = bitcast i32 %61 to float, !dbg !27
  %66 = bitcast i32 %62 to float, !dbg !27
  %67 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %57, i1 %21, i32 0, i1 %21, i32 0, i1 %21, i32 0, i1 %21, i32 0, i1 %21) #1, !dbg !27
  %68 = extractvalue { i32, i32, i32, i32 } %67, 0, !dbg !27
  %69 = extractvalue { i32, i32, i32, i32 } %67, 1, !dbg !27
  %70 = extractvalue { i32, i32, i32, i32 } %67, 2, !dbg !27
  %71 = extractvalue { i32, i32, i32, i32 } %67, 3, !dbg !27
  %72 = bitcast i32 %68 to float, !dbg !27
  %73 = bitcast i32 %69 to float, !dbg !27
  %74 = bitcast i32 %70 to float, !dbg !27
  %75 = bitcast i32 %71 to float, !dbg !27
  %76 = fmul float %37, %63, !dbg !28
  %77 = fmul float %38, %64, !dbg !28
  %78 = fmul float %39, %65, !dbg !28
  %79 = fmul float %40, %66, !dbg !28
  %80 = fmul float %46, %72, !dbg !28
  %81 = fmul float %47, %73, !dbg !28
  %82 = fmul float %48, %74, !dbg !28
  %83 = fmul float %49, %75, !dbg !28
  %84 = icmp sgt i32 %15, 511, !dbg !29
  %85 = icmp sgt i32 %16, 511, !dbg !29
  %86 = shl nsw i32 %15, 6, !dbg !30
  %87 = shl nsw i32 %16, 6, !dbg !30
  %88 = add nsw i32 %.decomposed, -32768, !dbg !30
  %89 = add nsw i32 %88, %24, !dbg !31
  %90 = add nsw i32 %89, %86, !dbg !32
  %91 = add nsw i32 %88, %25, !dbg !31
  %92 = add nsw i32 %91, %87, !dbg !32
  %93 = sext i32 %90 to i64, !dbg !33
  %94 = getelementptr float, ptr addrspace(1) %2, i64 %93, !dbg !33
  %95 = sext i32 %92 to i64, !dbg !33
  %96 = getelementptr float, ptr addrspace(1) %2, i64 %95, !dbg !33
  %97 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %94, i1 %84, i32 0, i1 %84, i32 0, i1 %84, i32 0, i1 %84, i32 0, i1 %84) #1, !dbg !34
  %98 = extractvalue { i32, i32, i32, i32 } %97, 0, !dbg !34
  %99 = extractvalue { i32, i32, i32, i32 } %97, 1, !dbg !34
  %100 = extractvalue { i32, i32, i32, i32 } %97, 2, !dbg !34
  %101 = extractvalue { i32, i32, i32, i32 } %97, 3, !dbg !34
  %102 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %96, i1 %85, i32 0, i1 %85, i32 0, i1 %85, i32 0, i1 %85, i32 0, i1 %85) #1, !dbg !34
  %103 = extractvalue { i32, i32, i32, i32 } %102, 0, !dbg !34
  %104 = extractvalue { i32, i32, i32, i32 } %102, 1, !dbg !34
  %105 = extractvalue { i32, i32, i32, i32 } %102, 2, !dbg !34
  %106 = extractvalue { i32, i32, i32, i32 } %102, 3, !dbg !34
  %107 = sext i32 %11 to i64, !dbg !35
  %108 = getelementptr float, ptr addrspace(1) %3, i64 %107, !dbg !35
  %109 = sext i32 %12 to i64, !dbg !35
  %110 = getelementptr float, ptr addrspace(1) %3, i64 %109, !dbg !35
  %111 = bitcast float %76 to i32, !dbg !36
  %112 = select i1 %20, i32 %111, i32 %98, !dbg !37
  %113 = bitcast float %77 to i32, !dbg !36
  %114 = select i1 %20, i32 %113, i32 %99, !dbg !37
  %115 = bitcast float %78 to i32, !dbg !36
  %116 = select i1 %20, i32 %115, i32 %100, !dbg !37
  %117 = bitcast float %79 to i32, !dbg !36
  %118 = select i1 %20, i32 %117, i32 %101, !dbg !37
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %112, i32 %114, i32 %116, i32 %118, ptr addrspace(1) %108, i1 true) #1, !dbg !36
  %119 = bitcast float %80 to i32, !dbg !36
  %120 = select i1 %21, i32 %119, i32 %103, !dbg !37
  %121 = bitcast float %81 to i32, !dbg !36
  %122 = select i1 %21, i32 %121, i32 %104, !dbg !37
  %123 = bitcast float %82 to i32, !dbg !36
  %124 = select i1 %21, i32 %123, i32 %105, !dbg !37
  %125 = bitcast float %83 to i32, !dbg !36
  %126 = select i1 %21, i32 %125, i32 %106, !dbg !37
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %120, i32 %122, i32 %124, i32 %126, ptr addrspace(1) %110, i1 true) #1, !dbg !36
  ret void, !dbg !38
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cnza6wf5rnr7lel2neahre3airacorkrqtt6mlnqw56sbx5gmgb4.py", directory: "inductor_cache/nz")
!4 = !{ptr @triton_poi_fused_cat_28, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_28, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_28", linkageName: "triton_poi_fused_cat_28", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 27, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 18, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 33, column: 51, scope: !7)
!21 = !DILocation(line: 33, column: 45, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 56, scope: !7)
!24 = !DILocation(line: 34, column: 38, scope: !7)
!25 = !DILocation(line: 34, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 43, scope: !7)
!28 = !DILocation(line: 35, column: 18, scope: !7)
!29 = !DILocation(line: 38, column: 20, scope: !7)
!30 = !DILocation(line: 41, column: 40, scope: !7)
!31 = !DILocation(line: 41, column: 36, scope: !7)
!32 = !DILocation(line: 41, column: 55, scope: !7)
!33 = !DILocation(line: 41, column: 31, scope: !7)
!34 = !DILocation(line: 41, column: 66, scope: !7)
!35 = !DILocation(line: 43, column: 25, scope: !7)
!36 = !DILocation(line: 43, column: 37, scope: !7)
!37 = !DILocation(line: 0, scope: !7)
!38 = !DILocation(line: 43, column: 4, scope: !7)
