###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        46213   # Number of WRITE/WRITEP commands
num_reads_done                 =      1359908   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1119732   # Number of read row buffer hits
num_read_cmds                  =      1359903   # Number of READ/READP commands
num_writes_done                =        46236   # Number of read requests issued
num_write_row_hits             =        28710   # Number of write row buffer hits
num_act_cmds                   =       259178   # Number of ACT commands
num_pre_cmds                   =       259149   # Number of PRE commands
num_ondemand_pres              =       235030   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9497675   # Cyles of rank active rank.0
rank_active_cycles.1           =      9274166   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       502325   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       725834   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1325226   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30012   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10565   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4916   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5481   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3788   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1274   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1073   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          693   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22127   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           26   # Write cmd latency (cycles)
write_latency[100-119]         =           43   # Write cmd latency (cycles)
write_latency[120-139]         =           86   # Write cmd latency (cycles)
write_latency[140-159]         =          111   # Write cmd latency (cycles)
write_latency[160-179]         =          209   # Write cmd latency (cycles)
write_latency[180-199]         =          287   # Write cmd latency (cycles)
write_latency[200-]            =        45427   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       377441   # Read request latency (cycles)
read_latency[40-59]            =       145634   # Read request latency (cycles)
read_latency[60-79]            =       136608   # Read request latency (cycles)
read_latency[80-99]            =        85131   # Read request latency (cycles)
read_latency[100-119]          =        70288   # Read request latency (cycles)
read_latency[120-139]          =        63685   # Read request latency (cycles)
read_latency[140-159]          =        52400   # Read request latency (cycles)
read_latency[160-179]          =        44989   # Read request latency (cycles)
read_latency[180-199]          =        38810   # Read request latency (cycles)
read_latency[200-]             =       344911   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.30695e+08   # Write energy
read_energy                    =  5.48313e+09   # Read energy
act_energy                     =  7.09111e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.41116e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    3.484e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92655e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78708e+09   # Active standby energy rank.1
average_read_latency           =      176.924   # Average read request latency (cycles)
average_interarrival           =      7.11115   # Average request interarrival latency (cycles)
total_energy                   =  1.94307e+10   # Total energy (pJ)
average_power                  =      1943.07   # Average power (mW)
average_bandwidth              =      11.9991   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        47257   # Number of WRITE/WRITEP commands
num_reads_done                 =      1400349   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1121633   # Number of read row buffer hits
num_read_cmds                  =      1400343   # Number of READ/READP commands
num_writes_done                =        47270   # Number of read requests issued
num_write_row_hits             =        29326   # Number of write row buffer hits
num_act_cmds                   =       298217   # Number of ACT commands
num_pre_cmds                   =       298193   # Number of PRE commands
num_ondemand_pres              =       274080   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9382829   # Cyles of rank active rank.0
rank_active_cycles.1           =      9368910   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       617171   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       631090   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1367011   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29927   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10105   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5021   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5579   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3708   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1269   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1049   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1128   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          688   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22159   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           17   # Write cmd latency (cycles)
write_latency[100-119]         =           31   # Write cmd latency (cycles)
write_latency[120-139]         =           81   # Write cmd latency (cycles)
write_latency[140-159]         =          131   # Write cmd latency (cycles)
write_latency[160-179]         =          227   # Write cmd latency (cycles)
write_latency[180-199]         =          362   # Write cmd latency (cycles)
write_latency[200-]            =        46386   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       367160   # Read request latency (cycles)
read_latency[40-59]            =       146849   # Read request latency (cycles)
read_latency[60-79]            =       149817   # Read request latency (cycles)
read_latency[80-99]            =        94892   # Read request latency (cycles)
read_latency[100-119]          =        78741   # Read request latency (cycles)
read_latency[120-139]          =        71515   # Read request latency (cycles)
read_latency[140-159]          =        58443   # Read request latency (cycles)
read_latency[160-179]          =        49321   # Read request latency (cycles)
read_latency[180-199]          =        42105   # Read request latency (cycles)
read_latency[200-]             =       341497   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.35907e+08   # Write energy
read_energy                    =  5.64618e+09   # Read energy
act_energy                     =  8.15922e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.96242e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.02923e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85489e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8462e+09   # Active standby energy rank.1
average_read_latency           =      166.595   # Average read request latency (cycles)
average_interarrival           =      6.90777   # Average request interarrival latency (cycles)
total_energy                   =  1.97029e+10   # Total energy (pJ)
average_power                  =      1970.29   # Average power (mW)
average_bandwidth              =       12.353   # Average bandwidth
