Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jan 18 01:30:55 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file noelvmp_control_sets_placed.rpt
| Design       : noelvmp
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   923 |
|    Minimum number of control sets                        |   870 |
|    Addition due to synthesis replication                 |    53 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2452 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   923 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |   340 |
| >= 6 to < 8        |   125 |
| >= 8 to < 10       |    79 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    14 |
| >= 16              |   291 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2635 |          839 |
| No           | No                    | Yes                    |             224 |           82 |
| No           | Yes                   | No                     |            3518 |         1577 |
| Yes          | No                    | No                     |            3342 |         1390 |
| Yes          | No                    | Yes                    |             249 |           70 |
| Yes          | Yes                   | No                     |           15372 |         6567 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                       Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                             |                                                                                                                                                                                                                             |                1 |              1 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[mdioen]                                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              1 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                       |                1 |              1 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                    |                1 |              1 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |                1 |              1 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                1 |              1 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                   |                1 |              1 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                    |                1 |              1 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           | eth0.eth_block.rgmii0/clk_tx_rst/syncinrst.genrst_syncreg[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                             |                1 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                             |                1 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                              |                2 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                 |                                                                                                                                                                                                                             |                1 |              2 |
|  clocker100MHz/inst/clk_out1                                                 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |                1 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
| ~core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      |                                                                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              3 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/syncregs.r[rd_mem_ptr][2]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              3 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                                                                                                                                                                               |                                                                                                                                                                                                                             |                2 |              3 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                         |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                 |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/r[hrdata][3]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                             |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][76][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][72][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                    |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                       |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/generate_maint_cmds.insert_maint_r_lcl_reg                                                                                                                        |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                             |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                           |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                    |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                      |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                        |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                          |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                    |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                     | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                 |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                     |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                               |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][61][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                          |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][64][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][68][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][66][3]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[i2hitv][0]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[ecnt][3]_i_1_n_0                                                                                                                                                                                                            | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[capbil][4]_i_1_n_0                                                                                                                                                                                                          | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/FSM_sequential_r[mdio_state][3]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/FSM_sequential_r[edclrstate][3]_i_1_n_0                                                                                                                                                                                       | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |                2 |              4 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/syncregs.r[rd_ptr][3]_i_1_n_0                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              4 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/syncregs.r[addr_strb][3]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              4 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/dm0/x0/r[control][clrresethaltreq]                                                                                                                                                                             |                2 |              4 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[m][trig][valid][1]_i_1_n_0                                                                                                                                                  |                2 |              4 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r[itraceo][idata][383]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[s2read][0]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  clockers0/clk_ref_i                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                             |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[i1][nostream]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[csr][dcsr][stepie]                                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2hitv][0]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2stbd][1]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2validv][0]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][100][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][101][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][106][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][109][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][114][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][116][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][121][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][124][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              4 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[txd][3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                             |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                   |                1 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][3]_i_1_n_0                                                                                                                                                                  | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                                       |                1 |              4 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0                                                                                                                                                                                      | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                |                1 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[en]__0                                                                                                                                                                                           |                                                                                                                                                                                                                             |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[op1][class]0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][11]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[i2validv]                                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[dtaccways][0]_i_1_n_0                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                      |                2 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][27]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][31]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                             |                1 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][15]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[mulctr1]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                    |                2 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][98][3]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              4 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0                                                                                                                                                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |                2 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                    |                1 |              4 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][30]_i_1_n_0                                                                                                                                                       |                3 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mstatus][mxr]                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][3]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                             |                1 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                   |                2 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][19]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              4 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      |                                                                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][23]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][85][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              4 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_101_out                                                                                                      |                2 |              4 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][7]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                             |                1 |              4 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][4][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][52][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][51][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][50][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][55][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][49][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][48][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][47][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][46][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][45][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][44][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][43][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][42][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][41][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][40][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][3][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][39][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][64][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][75][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][74][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][73][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][72][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][71][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][70][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][6][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           | eth0.eth_block.rgmii0/clk_tx_rst/sync.r[4]_i_1_n_0                                                                                                                                                                          |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][69][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][68][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][67][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][66][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][65][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][53][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][63][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][62][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][61][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][60][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][5][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][59][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][58][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[ifg_cycls][4]_i_1_n_0                                                                                                                                                                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][57][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][56][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][33][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[retry_cnt][4]_i_1_n_0                                                                                                                                                                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][111][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][125][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][124][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][123][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][122][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][121][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][120][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][11][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][119][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][118][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][117][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][116][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][115][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][114][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][113][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][112][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][126][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][110][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][10][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][109][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][108][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][107][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][106][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][105][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][104][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][103][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][102][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][101][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][100][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][0][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][54][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][24][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][37][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][36][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][35][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][34][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][82][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][32][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][31][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][30][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][2][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][29][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][28][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][27][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][26][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][25][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][38][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][23][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][22][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][21][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][20][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][1][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][19][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][18][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][17][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][16][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][15][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][14][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][13][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][12][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][127][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_18[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[a][ctrl][0][fpu]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][40][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][3][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][39][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][cctrl][dcs]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][38][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][37][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mcause][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                             |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][scause][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                             |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][trace][ctrl][12]_i_1_n_0                                                                                                                                                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][36][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][35][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][34][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mcountinhibit][5]                                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][41][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][33][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][32][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][31][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][30][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][2][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][29][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][28][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][27][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][26][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][25][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_29[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_38[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][24][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][23][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][5][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][80][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][7][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][86][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][88][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][89][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][8][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][6][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][92][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][93][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][67][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][95][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][99][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][9][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][60][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][22][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][57][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][52][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][51][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][50][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][4][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][49][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][48][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][47][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][46][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][45][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][44][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2][mode]                                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][43][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][42][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][8][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][5]_rep__2_0[0]                                                                                                                                                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/bht0/r_reg[ren]__0                                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/v[control][haltreq]                                                                                                                                                                                                                   | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][9][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][99][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][98][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][97][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][96][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][95][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][94][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][93][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][92][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][91][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][90][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[exc2int]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][89][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][88][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][87][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][86][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][85][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][84][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][83][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][83][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][81][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][80][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][7][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][79][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][78][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][77][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_1[0]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_54[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][21][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][20][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][1][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_55[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[d][buff][valid]_rep__0_0[0]                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][19][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][18][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][17][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[e][ctrl][0][inst][30]_0[0]                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][1]_0[0]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][16][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][15][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][14][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dlru][76][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][3]_0[0]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][13][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][12][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][125][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][3]_1[0]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][6]_0[0]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][120][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][11][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][rstate][0]_1[0]                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[flop]0                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][10][4]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][104][4]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ilru][0][4]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                       |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                          | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                   |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                      |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                 |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                    |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                 |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                       |                1 |              5 |
|  clockers0/clk_ref_i                                                         |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |                3 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                             |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                        |                3 |              5 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[mdio_ctrl][regadr][4]_i_1_n_0                                                                                                                                                                                               | core0/eth0.e1/m100.u0/ethc0/r[duplexstate][2]_i_1_n_0                                                                                                                                                                       |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[cnt]                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                 |                1 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                                                                                                                                                                                | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_2                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[ctrl][txen]                                                                                                                                                                                                       | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |                4 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                  |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                      |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                      |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                      |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                      |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                      |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                      |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                    |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                         |                                                                                                                                                                                                                             |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                      |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                       |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                          | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                    |                4 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                            | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                          |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                               |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                          |                                                                                                                                                                                                                             |                1 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                             |                3 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                             |                2 |              5 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                             |                2 |              5 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_45[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_50[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_5[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_49[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[dm][tbufaddr]                                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_48[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                       |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_47[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_46[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                     | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_51[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_44[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_43[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_42[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_41[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_40[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_4[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_39[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                    |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[4]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[3]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[2]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/syncregs.r[wr_ptr][3]_i_1_n_0                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[1]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][ctrl][1][pc][2]_0[0]                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                    |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_37[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_9[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_8[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                    |                1 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                    |                1 |              6 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | rst1/async.r[4]_i_1__0_n_0                                                                                                                                                                                                  |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_7[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_6[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                     | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                    |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_15[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_22[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_21[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_20[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_2[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_19[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                 |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_17[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_16[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_23[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_14[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                6 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_13[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_12[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_11[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_10[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                 |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_1[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/r[irqcnt][5]_i_1_n_0                                                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_3[0]                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_36[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_35[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_34[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_33[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_32[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_31[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_30[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_52[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                             |                                                                                                                                                                                                                             |                5 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mcounteren][1]                                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][scounteren][5]                                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_28[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_27[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_26[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_25[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][jprd_dis]_24[0]                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                    |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                    | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                       |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                             |                1 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                       |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/vf[pf]                                                                                                                                                                                                                             |                                                                                                                                                                                                                             |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                    |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                            |                                                                                                                                                                                                                             |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[sqrtctr]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom0/r[len][5]_i_1_n_0                                                                                                                                                                                                               | core0/dcomgen.dcom0/dcom_uart0/async.rstoutl_reg                                                                                                                                                                            |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                    |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                    |                1 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                    |                1 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                               |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                              |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                    |                4 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                    |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s1][63]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                 |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                    |                3 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                    |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1_n_0                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                    |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_34[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                       |                                                                                                                                                                                                                             |                1 |              6 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           | core0/rst0/async.rstoutl_reg_0                                                                                                                                                                                              |                1 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_38[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                           |                2 |              6 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                       |                1 |              6 |
|  rgmiii[rx_clk]                                                              |                                                                                                                                                                                                                                                           | core0/rst0/async.rstoutl_reg_0                                                                                                                                                                                              |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___615_n_0                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              6 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][3]                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/r[delaycnt][6]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                             |                3 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][2]                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][1]                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/crami[dtagcen][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_31[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[flushctr][6]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/r[aindex][6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                             |                3 |              7 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[slot_count][6]_i_1_n_0                                                                                                                                                                               | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |                3 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[dtaccidx][6]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              7 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                           |                3 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][3]_1[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |                2 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][2]_1[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |                1 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][1]_1[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |                1 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |                2 |              7 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[tfrpnt][6]_i_1_n_0                                                                                                                                                                                                          | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_2[0]                                                                                                                                                                                 | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |                3 |              7 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              7 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[rcntl][6]_i_1_n_0                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |              7 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[rcntm][6]_i_1_n_0                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |              7 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_0[0]                                                                                                                                                                                 | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |                3 |              7 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/dcomgen.dcom0/dcom_uart0/async.rstoutl_reg                                                                                                                                                                            |                5 |              7 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][5]_822                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[thold][7]_825                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2][asi][7]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              8 |
| ~core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      | core0/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr2[addrlo][9]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/tpr1_reg[prun][0]                                                                                                                                                                                                 | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                    |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][4]_821                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[thold][6]_826                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[thold][5]_827                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdberr][7]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |              8 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                              |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/p_1_in0                                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                6 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0              | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                3 |              8 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                                                                                                                                                                               | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_1_n_0                                                                                                                                                 |                4 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmevent][5][event][7]_i_1_n_0                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                 |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[f][pc][29]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom_uart0/v[rshift]                                                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom_uart0/r[tshift][8]_i_1__0_n_0                                                                                                                                                                                                    | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              8 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/syncregs.r_reg[b2b]_0                                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                4 |              8 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom0/r_reg[thempty][0]                                                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                 |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                 |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom0/E[0]                                                                                                                                                                                                                            | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                 |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rshift]                                                                                                                                                                                                                              | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/ac0/r[hrdatam]                                                                                                                                                                                                 |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                4 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                                                                                                                                                                                | core0/noelv0/ac0/SR[0]                                                                                                                                                                                                      |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[d][prediction][0][taken]                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmevent][3][event][7]_i_1_n_0                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                 |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][1]_818                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][7]_824                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][2]_819                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmevent][4][event][7]_i_1_n_0                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                        |                                                                                                                                                                                                                             |                1 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                5 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][3]_820                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][0]_817                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_15[0]                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[thold][4]_830                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                      |                                                                                                                                                                                                                             |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                 |                3 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[rhold][6]_823                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_12[0]                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                1 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_13[0]                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                             |                5 |              8 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_14[0]                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                2 |              8 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                             |                4 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                         |                3 |              9 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[dtacctaglsb][0]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                   |                3 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                    |                7 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                   | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                   |                2 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                    |                2 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                    |                3 |              9 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                          |                2 |              9 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                   |                3 |              9 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_28                                                                                                                                                               |                4 |              9 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][ctrl][0][tval][63]_i_1_n_0                                                                                                                                               |                2 |              9 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                          |                6 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                             | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                    |                3 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/renable73_out                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                6 |             10 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                 |                3 |             10 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_1_n_0                                                                                                                                                                                | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |                5 |             10 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s2][63]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                7 |             10 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/v[tshift]                                                                                                                                                                                                                              | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                4 |             10 |
|  clockers0/clk_ref_i                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                  |                3 |             11 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                    |                5 |             11 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][2][0]                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |             11 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep_0[0]                                                                                                                                                                                              | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             11 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[staccidx][6]_i_1_n_0                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                4 |             11 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                   |                5 |             11 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r_reg[txlength]0                                                                                                                                                                                                              | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             11 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[byte_count]                                                                                                                                                                                                    | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                                       |                6 |             11 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                           |                3 |             12 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                    |                2 |             12 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                           |                3 |             12 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                   |                5 |             12 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[op2][exp][11]_i_1_n_0                                                                                                                                                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               11 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/r_reg[tmsto2][req]_2[0]                                                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                3 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[brate]                                                                                                                                                                                                            | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             12 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                             |               12 |             12 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/uart0/r[scaler][11]_i_1__0_n_0                                                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dregval][31]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                9 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r[itraceo][tcnt][0]_i_1_n_0                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |             12 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/v[autoexec][data]                                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                2 |             12 |
|  clockers0/clk_ref_i                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                             |                4 |             12 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clockers0/clk_ref_i                                                         |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                             |                5 |             13 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[rm]                                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                7 |             13 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][medeleg]                                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |             13 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___612_n_0                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               11 |             13 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[op1][exp]0                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               10 |             13 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[expadj]0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                9 |             13 |
|  rgmiii[rx_clk]                                                              |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |                7 |             13 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][dfeaturesen][tpbuf_en]                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |             14 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[seq]                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                4 |             14 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | rst_pad/xcv.x0/led_OBUF[0]                                                                                                                                                                                                  |                5 |             14 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                7 |             14 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___79_n_0                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               11 |             14 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__0_0[0]                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                4 |             15 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_10                                                                                                           |                3 |             15 |
|  rgmiii[rx_clk]                                                              |                                                                                                                                                                                                                                                           | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                                       |                6 |             15 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__0_3[0]                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |             15 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0_1[0]                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |             15 |
|  clockers0/clk_ref_i                                                         |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                    |                3 |             15 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][ctrl][0][cinst][15]_i_1_n_0                                                                                                                                              |                2 |             15 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/grplic0/i___474_n_0                                                                                                                                                                                            |                4 |             15 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/grplic0/i___77_n_0                                                                                                                                                                                             |                3 |             15 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_1[1]                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             16 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                4 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_4                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |             16 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                               |                                                                                                                                                                                                                             |                2 |             16 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                 |                4 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][hwrite]_4[0]                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/gpt0/r[scaler][15]_i_1_n_0                                                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             16 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/rst_reg                                                                                                                                                                                 |                4 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[d][buff][inst][d][15]_i_1_n_0                                                                                                                                                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                8 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_2[1]                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                4 |             16 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                    |                9 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[d][buff][inst][d][31]_i_1_n_0                                                                                                                                                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                3 |             16 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_0                                                                                                                                                                                      |                                                                                                                                                                                                                             |                4 |             16 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[udpsrc]                                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             16 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_0                                                                                                                                                                                      | core0/eth0.e1/m100.u0/ethc0/r[rmsto][data][31]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[lentype]                                                                                                                                                                                                       | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                                       |                4 |             16 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][ctrl][1][csrv]_i_1_n_0                                                                                                                                                   |                3 |             17 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/ac0/syncrregs.r[hrdatas][31]_i_1_n_0                                                                                                                                                                           |                8 |             17 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/v[cmd][regno]                                                                                                                                                                                                                         | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |                5 |             18 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/syncrregs.r_reg[defslv]_4[0]                                                                                                                                                                                                             | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |             18 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom_uart0/r[brate][17]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             18 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                    |                9 |             18 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom_uart0/r[scaler][17]_i_1_n_0                                                                                                                                                                                                      | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               15 |             18 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_1_n_0                                                                                                                                                                                                          | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             18 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                       |               13 |             19 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |               10 |             20 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__0_2[0]                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             20 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                  |                5 |             20 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dregval][27]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               16 |             20 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[irdbufpaddr][31]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               11 |             20 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs[stacctag][20]_i_1_n_0                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               11 |             20 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/E[0]                                                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             20 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[dm][size]                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                7 |             21 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][2]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |               10 |             22 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |               12 |             22 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][3]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |                9 |             22 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.rs_reg[s3hit][1]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                             |                9 |             22 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[applength]                                                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               11 |             22 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[rxbytecount]                                                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             22 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_1[0]                                                                                                                                                                                 | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             22 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_3[0]                                                                                                                                                                                 | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             22 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                             |                7 |             22 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                   |                7 |             23 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                    |               12 |             23 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/eth0.e1/m100.u0/ethc0/r[duplexstate][2]_i_1_n_0                                                                                                                                                                       |               16 |             23 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/p_1_out[0]                                                                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |             23 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_7                               |                                                                                                                                                                                                                             |                3 |             24 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                    |               20 |             24 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                       | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                    |                6 |             24 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][satp]                                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               12 |             24 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/E[0]                                                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             24 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                                            |               10 |             25 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                  | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |               14 |             25 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                        |               12 |             25 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       |                                                                                                                                                                                                                                                           | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][26]_i_1_n_0                                                                                                                                                       |               10 |             26 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                8 |             26 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/tpr1_reg[prun][1]                                                                                                                                                                                                 | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                4 |             27 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[op2][mant][27]_i_1_n_0                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             27 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                             |                9 |             28 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                             |               10 |             28 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                             |               10 |             28 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                             |               10 |             28 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/r_reg[hsel_n_0_][0]                                                                                                                                                                                                                  | core0/noelv0/grplic0/i___73_n_0                                                                                                                                                                                             |                9 |             28 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___614_n_0                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             28 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[acclo]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                8 |             28 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s1][28]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               19 |             29 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s1][60]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               10 |             29 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_1[0]                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |             30 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom0/v[addr][31]                                                                                                                                                                                                                     | core0/dcomgen.dcom0/dcom_uart0/async.rstoutl_reg                                                                                                                                                                            |               13 |             30 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/v[tbreg2][mask]                                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                8 |             30 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/v[tbreg2][addr]                                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                7 |             30 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/v[tbreg1][mask]                                                                                                                                                                                                                    |                                                                                                                                                                                                                             |                8 |             30 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/r[tbreg1][addr][31]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                             |                7 |             30 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[txaddr][31]_i_1_n_0                                                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               11 |             30 |
|  clocker100MHz/inst/clk_out1                                                 |                                                                                                                                                                                                                                                           | temp                                                                                                                                                                                                                        |                8 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/p_5_out[31]                                                                                                                                                                                                                          | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               13 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/p_6_out[31]                                                                                                                                                                                                                          | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               14 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/r[enable][2][31]_i_1_n_0                                                                                                                                                                                                             | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               13 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             31 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep_4                                                                                                                                                                                                 | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |                8 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/r[enable][1][31]_i_1_n_0                                                                                                                                                                                                             | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               14 |             31 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                    |               10 |             31 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |               12 |             31 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/edclmst.ahb1/r_reg[txdstate][3]                                                                                                                                                                                               | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |                8 |             31 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][0]_0                                                                                                                                                                                      | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[regflpipe][0][valid]                                                                                                                                                                                               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                8 |             31 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[2][63]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][63]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][95]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               20 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[res2int][63]                                                                                                                                                                                               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               24 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2data][31]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               27 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[0][31]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[0][63]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[1][31]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               13 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[1][63]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               17 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/r[2][31]_i_1_n_0                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][31]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               19 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/p_1_in_0[31]                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/pbgen.x[0].pb0/p_1_in_0[63]                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/r[data][0][31]_i_1_n_0                                                                                                                                                                                                                | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |               15 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/r[data][1][31]_i_1_n_0                                                                                                                                                                                                                | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |               15 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/r_reg[hwdata]0                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                5 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/v[cmd][valid]147_out                                                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               17 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/v[data][2]_839                                                                                                                                                                                                                        | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |                8 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dregval64][31]_i_1_n_0                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             32 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/FSM_sequential_syncregs.r_reg[state][0]_2[0]                                                                                                                                                                            | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               17 |             32 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/wsample_onlyaddr                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             32 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r[p][0][prdata][31]_i_1_n_0                                                                                                                                                 |               23 |             32 |
|  clockers0/clkm_gen                                                          | core0/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar[dreg][31]_i_1_n_0                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               12 |             32 |
|  clockers0/clkm_gen                                                          | core0/dcomgen.dcom0/dcom0/v[data]_0                                                                                                                                                                                                                       | core0/dcomgen.dcom0/dcom_uart0/async.rstoutl_reg                                                                                                                                                                            |               11 |             32 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][0]                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[amo][addr]                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                7 |             32 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep_3[0]                                                                                                                                                                                              | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |               14 |             32 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/r[tmsto2][data][31]_i_1_n_0                                                                                                                                                                                                   | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |               12 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__0_5[0]                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[acc]                                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                9 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/mem64.ram0/xc2v.x0/v[aindex]1105_out                                                                                                                                                                                               |                                                                                                                                                                                                                             |               27 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/v[res2int][31]                                                                                                                                                                                               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               22 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][127]_i_1_n_0                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               19 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][159]_i_1_n_0                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               22 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][191]_i_1_n_0                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               18 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][223]_i_1_n_0                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               20 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb3][rdbuf][255]_i_1_n_0                                                                                                                                                                                 | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               18 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][penable]_4[0]                                                                                                                                                                                 | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/clint0/r[mtimecmp][0][31]_i_1_n_0                                                                                                                                                                                                            | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             32 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][31]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                             |                8 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/clint0/r[mtimecmp][0][63]_i_1_n_0                                                                                                                                                                                                            | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/clint0/r[mtime][63]_i_1_n_0                                                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             32 |
|  eth0.eth_block.rgmii0/useclkmux0.clkbuf0/xil.xil0/buf                       | core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]                                                                                                                                                                                                          |                                                                                                                                                                                                                             |                6 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/dm0/x0/v[data][3]_840                                                                                                                                                                                                                        | core0/noelv0/dm0/x0/r[havereset]                                                                                                                                                                                            |               12 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/gpt0/r[timers][1][value][31]_i_1_n_0                                                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               18 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/clint0/r[mtime][31]_i_1_n_0                                                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             32 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                   |                8 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/gpt0/r[timers][2][value][31]_i_1_n_0                                                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               15 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmcounter][5][31]_i_1_n_0                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                5 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmcounter][4][31]_i_1_n_0                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                6 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][hpmcounter][3][31]_i_1_n_0                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |                6 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][hwrite]_5[0]                                                                                                                                                                                  | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_1[0]                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                7 |             32 |
|  rgmiii[rx_clk]                                                              | core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]                                                                                                                                                                                                       |                                                                                                                                                                                                                             |                7 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/grplic0/r_reg[hwdata]0                                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                9 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_2[0]                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               11 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/no_dual_apb_gen.ap0/apbx/v[p][0][pwdata]                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ahbtrace0/vf[smask]                                                                                                                                                                                                                          | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             32 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                                                                                                                                                                                | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               22 |             33 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                                                                                                                                                                                    | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                6 |             33 |
|  core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                                                                                                                                                                                              | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               12 |             33 |
| ~core0/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                      | core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/y1.q_reg[0]                                                                                                                                                                                                       | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             33 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                  |               22 |             33 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |                8 |             34 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[irdbufvaddr][38]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               24 |             34 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                    |               10 |             34 |
|  clockers0/clkm_gen                                                          | core0/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_reg[qual_dreg_n_0_]                                                                                                                                                                                         | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               13 |             35 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[f][pc][29]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                             |               18 |             36 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[op1][mant][37]_i_1_n_0                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               38 |             38 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/wsample_axi                                                                                                                                                                                                             | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               13 |             38 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[d][pc][40]_i_1_n_0                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               11 |             38 |
|  clockers0/clkm_gen                                                          | core0/ahbs.ahbstat0/v[addr][0]_20                                                                                                                                                                                                                         |                                                                                                                                                                                                                             |               11 |             39 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                             |                7 |             39 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                             |                6 |             39 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                             |                7 |             40 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_8                               |                                                                                                                                                                                                                             |                5 |             40 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                             |                6 |             40 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/b2bsample                                                                                                                                                                                                               | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               10 |             40 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                    |               20 |             41 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                    |               23 |             41 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                   |               12 |             41 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[x][ctrl][1][cause][2]_i_1_n_0                                                                                                                                               |               14 |             42 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2data][63]_i_1_n_0                                                                                                                                                                                       | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               21 |             42 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/E[0]                                                                                                                                                                                                                    | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |                8 |             42 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                   |               14 |             44 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                   |               14 |             45 |
|  clockers0/clkm_gen                                                          | core0/eth0.e1/m100.u0/ethc0/rxwrite                                                                                                                                                                                                                       |                                                                                                                                                                                                                             |                6 |             48 |
|  clockers0/clkm_gen                                                          | core0/noelv0/ac0/syncrregs.r_reg[defslv]_0                                                                                                                                                                                                                |                                                                                                                                                                                                                             |               21 |             50 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s2][51]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               34 |             52 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[accbot]0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               30 |             52 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[s3][55]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               22 |             56 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][scause][63]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               21 |             59 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mcause][63]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             59 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[newent][cached]_i_1_n_0                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               34 |             60 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hwdata][63]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             62 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[i2][nostream]                                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               35 |             63 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][stvec]                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               21 |             63 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                                                 |               44 |             63 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mtvec]                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               22 |             63 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][sepc]                                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             63 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mepc]                                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               25 |             63 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr2][1][0]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               41 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/clint0/r_reg[hsel_n_0_][0]                                                                                                                                                                                                                   | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               33 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mgen.div0/r[dividend]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               29 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/clint0/r_reg[hwdata]0                                                                                                                                                                                                                        | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               22 |             64 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                        |                                                                                                                                                                                                                             |               10 |             64 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                               |                                                                                                                                                                                                                             |                9 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr1][1][0]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               39 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mscratch][63]_i_1_n_0                                                                                                                                                                                | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               25 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_39[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               16 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][minstret]                                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr3][1][0]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               32 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][csr][v][63]_i_1_n_0                                                                                                                                                      |               44 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[x][ctrl][0][tval][63]_i_1_n_0                                                                                                                                               |               19 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r_reg[raddr4][1][0]                                                                                                                                                                                                   | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               32 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/E[0]                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               24 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][sscratch]                                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][tcsr][tdata2][1]_12                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               22 |             64 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        |                                                                                                                                                                                                                             |               10 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_32[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               24 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][tcsr][tdata2][0]_13                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][stval]                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               30 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][dscratch0]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               22 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][mtval]                                                                                                                                                                                                         | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               29 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mcycle][63]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               27 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[csr][dscratch1]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               27 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mgen.div0/syncrregs.r[quotient][63]_i_1_n_0                                                                                                                                                                               | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               43 |             64 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_31[0]                                                                                                                                                                                          |                                                                                                                                                                                                                             |               46 |             65 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][4][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][7][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               30 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][7][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               40 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][3][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               23 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][6][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               28 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][5][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               24 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][4][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               29 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][6][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               32 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][1][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               29 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][2][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               29 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][5][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               31 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[dtlb][0][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               26 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][0][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               27 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][3][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               27 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][1][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               31 |             66 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[itlb][2][mode]                                                                                                                                                                                                     | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               32 |             66 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r[itraceo][idata][319]_i_1_n_0                                                                                                                                             |               19 |             74 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/itrace/rin[fptbuf][hold]                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               24 |             74 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               39 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_15[0]                                                                                                                                                                      |                                                                                                                                                                                                                             |               42 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_14[0]                                                                                                                                                                      |                                                                                                                                                                                                                             |               37 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_13[0]                                                                                                                                                                      |                                                                                                                                                                                                                             |               38 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                             |               40 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                             |               41 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               42 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                             |               47 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               35 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               48 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               33 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               41 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               57 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               58 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               33 |             76 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[csr][dfeaturesen][btb_dis]_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                             |               45 |             76 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                             |               10 |             80 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[dtagpipe][3][20]_i_1_n_0                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               51 |             84 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2vaddr][39]_i_1_n_0                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               40 |             86 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_3                   |                                                                                                                                                                                                                             |               11 |             88 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                             |               11 |             88 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                             |               11 |             88 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_33[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               85 |             95 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_9                               |                                                                                                                                                                                                                             |               12 |             96 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2stbuf][2][addr]                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               35 |             96 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2stbuf][1][addr]                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               38 |             96 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[d2stbuf][3][addr]                                                                                                                                                                                                  | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               39 |             96 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mgen.div0/r[divisor]                                                                                                                                                                                                      | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               41 |             96 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[d2stbuf][0][addr][31]_i_1_n_0                                                                                                                                                                             | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               59 |             98 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_33[0]                                                                                                                                                                                          |                                                                                                                                                                                                                             |               85 |            101 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                                                                                                                                                                                            |                                                                                                                                                                                                                             |               48 |            102 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                             |               13 |            104 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][bht_bhistory][4]_i_1_n_0                                                                                                                                                |               52 |            110 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                               |                                                                                                                                                                                                                             |               14 |            112 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                               |                                                                                                                                                                                                                             |               14 |            112 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                              |                                                                                                                                                                                                                             |               34 |            128 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_35[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               78 |            128 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/v[ahbsout][hrdata]                                                                                                                                                                                                      | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               41 |            128 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                             |               30 |            130 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                             |               28 |            130 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[ctrl]                                                                                                                                                                                                              | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |               58 |            134 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/v[aximout][w][data]                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               49 |            144 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_reg_0                                                                                                                                                      |                                                                                                                                                                                                                             |               44 |            144 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                             |               45 |            144 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                             |               38 |            144 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we |                                                                                                                                                                                                                             |               22 |            176 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                             |               22 |            176 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                     |                                                                                                                                                                                                                             |               24 |            192 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                             |               25 |            200 |
|  clockers0/clkm_gen                                                          | mig_ahb_gen.ddrc/bridge/ahb2axibx/wbuffer/inf.x0/E[0]                                                                                                                                                                                                     | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |               64 |            256 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[holdn]_30[0]                                                                                                                                                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |              150 |            273 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/v[irep][hitv]                                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |              114 |            297 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |              138 |            335 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/iu0/r[d][buff][pc]                                                                                                                                                                                                        | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |              163 |            519 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/r[e][ctrl][0][pc]                                                                                                                                                                                                    | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |              203 |            540 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/grplic0/async.rstoutl_reg                                                                                                                                                                                      |              242 |            553 |
|  clockers0/clkm_gen                                                          |                                                                                                                                                                                                                                                           | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |              873 |           1885 |
|  mig_ahb_gen.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                             |              680 |           2293 |
|  clockers0/clkm_gen                                                          | core0/noelv0/cpuloop[0].core/u0/mmu0/dco[hold]                                                                                                                                                                                                            | core0/noelv0/cpuloop[0].core/u0/iu0/clear                                                                                                                                                                                   |              972 |           2488 |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


