/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [31:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(in_data[38] & celloutsig_0_2z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z & in_data[137]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[0] | celloutsig_1_1z) & celloutsig_1_0z[1]);
  assign celloutsig_1_16z = { celloutsig_1_11z[13:5], celloutsig_1_8z } & { in_data[141:137], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[86:55] / { 1'h1, in_data[94:64] };
  assign celloutsig_1_0z = in_data[187:183] / { 1'h1, in_data[111:108] };
  assign celloutsig_1_2z = in_data[131:117] === in_data[118:104];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } === { in_data[134:124], celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_0z[18:16] % { 1'h1, celloutsig_0_1z[5:4] };
  assign celloutsig_1_11z = { in_data[160:153], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[109:106], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, in_data[96] };
  assign celloutsig_1_4z = - celloutsig_1_0z;
  assign celloutsig_1_5z = { celloutsig_1_4z[4], celloutsig_1_0z } !== { celloutsig_1_0z[4:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_1z = ~ in_data[41:34];
  assign celloutsig_1_18z = | { celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_14z = celloutsig_0_1z[7:1];
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_18z) | (celloutsig_1_7z & celloutsig_1_16z[6]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[0]) | (in_data[160] & in_data[144]));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
