
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008469                       # Number of seconds simulated
sim_ticks                                  8468661305                       # Number of ticks simulated
final_tick                               2543563488305                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 440794                       # Simulator instruction rate (inst/s)
host_op_rate                                   535226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1244587821                       # Simulator tick rate (ticks/s)
host_mem_usage                                4025944                       # Number of bytes of host memory used
host_seconds                                     6.80                       # Real time elapsed on the host
sim_insts                                     2999321                       # Number of instructions simulated
sim_ops                                       3641880                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      2868800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      2811840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      2844288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8531264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6909760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6909760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        44825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        43935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        44442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              133301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        107965                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107965                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             15115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              7557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             15115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data              7557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             15115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data              7557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst       226718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    338754839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       226718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    332028865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       226718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    335860403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1007392278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        15115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        15115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        15115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       226718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       226718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       226718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           725498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       815921165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            815921165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       815921165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            15115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             7557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            15115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data             7557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            15115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data             7557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       226718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    338754839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       226718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    332028865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       226718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    335860403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1823313443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      133293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107965                       # Number of write requests accepted
system.mem_ctrls.readBursts                    133293                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107965                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8516480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6907968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8530752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6909760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6919                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8468542253                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                133293                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107965                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       158043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.588428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.811303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.058708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        98785     62.51%     62.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        40491     25.62%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        15193      9.61%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         2636      1.67%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          671      0.42%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          171      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           71      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           18      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       158043                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.068778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.461098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.704324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6629     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5881     88.70%     88.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              165      2.49%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227      3.42%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              233      3.51%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               89      1.34%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.42%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6630                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4443841599                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6938904099                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  665350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33394.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52144.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1005.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       815.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1007.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    815.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35101.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    34.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                562860480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                299140875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               476259420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              278821080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1649389620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14165280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2182732350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        10746720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6142229505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            725.290170                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4814951523                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4942546                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     282620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     27951816                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3366080073                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4787056749                       # Time in different power states
system.mem_ctrls_1.actEnergy                565666500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                300632310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               473860380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              284610060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1645713120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14125440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2187125910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        10182720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6150030120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            726.211287                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4823119032                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5247646                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     282620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     26487881                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3357664506                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4796631151                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     8468661305                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              12                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          7                       # Number of instructions committed
system.cpu0.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           1                       # number of integer instructions
system.cpu0.num_fp_insts                            8                       # number of float instructions
system.cpu0.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        12                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         8                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            47606                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          382.314148                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             115786                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            47606                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.432172                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2535191669206                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.999999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   381.314149                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.002604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.993006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1839608                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1839608                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       190494                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         190494                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        60119                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         60119                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       250613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          250613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       250613                       # number of overall hits
system.cpu0.dcache.overall_hits::total         250613                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7275                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        40714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40715                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        47989                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         47990                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        47989                       # number of overall misses
system.cpu0.dcache.overall_misses::total        47990                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    857256127                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    857256127                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   4634584591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4634584591                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5491840718                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5491840718                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5491840718                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5491840718                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       197769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       197769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100833                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       298602                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       298603                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       298602                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       298603                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036785                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036785                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.403777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.403782                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.160712                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.160715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.160712                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.160715                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 117835.893746                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 117835.893746                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113832.701061                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113829.905219                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114439.574027                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114437.189373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114439.574027                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114437.189373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        40395                       # number of writebacks
system.cpu0.dcache.writebacks::total            40395                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7275                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7275                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        40714                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        40714                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        47989                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        47989                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        47989                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        47989                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    845135977                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    845135977                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   4566755067                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4566755067                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5411891044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5411891044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5411891044                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5411891044                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036785                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036785                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.403777                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.403773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.160712                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.160712                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.160712                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.160712                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 116169.893746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 116169.893746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 112166.701061                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112166.701061                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112773.574027                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112773.574027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112773.574027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112773.574027                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           31.857042                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     1.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    29.857043                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.058315                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.062221                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12274568                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12274568                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            9                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1534276                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1534285                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            9                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1534276                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1534285                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            9                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1534276                       # number of overall hits
system.cpu0.icache.overall_hits::total        1534285                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3132913                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3132913                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3132913                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3132913                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3132913                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3132913                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534306                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534317                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534306                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534317                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.181818                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.181818                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 104430.433333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97903.531250                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 104430.433333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97903.531250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 104430.433333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97903.531250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3082933                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3082933                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3082933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3082933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3082933                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3082933                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102764.433333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 102764.433333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 102764.433333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 102764.433333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 102764.433333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 102764.433333                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     8468661305                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              12                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          7                       # Number of instructions committed
system.cpu1.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_fp_insts                            8                       # number of float instructions
system.cpu1.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        12                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         8                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            47741                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          382.302172                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             116086                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            47741                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.431579                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2535192999507                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   381.302173                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.002604                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.992974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1844783                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1844783                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       191030                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         191030                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        60288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         60288                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       251318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          251318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       251318                       # number of overall hits
system.cpu1.dcache.overall_hits::total         251318                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7295                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        40829                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        40830                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        48124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         48125                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        48124                       # number of overall misses
system.cpu1.dcache.overall_misses::total        48125                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    869143037                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    869143037                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   4614335194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4614335194                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5483478231                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5483478231                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5483478231                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5483478231                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       198325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       198325                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       101117                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       101118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       299442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       299443                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       299442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       299443                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036783                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036783                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.403780                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403786                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.160712                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.160712                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160715                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119142.294311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119142.294311                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 113016.120748                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113013.352780                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113944.772484                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113942.404800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113944.772484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113942.404800                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        40511                       # number of writebacks
system.cpu1.dcache.writebacks::total            40511                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7295                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7295                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        40829                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        40829                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48124                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48124                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    856989567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    856989567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   4546314080                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4546314080                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5403303647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5403303647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5403303647                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5403303647                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.036783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.403780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.403776                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.160712                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.160712                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.160712                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.160712                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117476.294311                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117476.294311                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 111350.120748                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111350.120748                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112278.772484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112278.772484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112278.772484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112278.772484                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           31.855139                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    29.855139                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.058311                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.062217                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12309176                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12309176                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            9                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1538602                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1538611                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            9                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1538602                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1538611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            9                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1538602                       # number of overall hits
system.cpu1.icache.overall_hits::total        1538611                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           30                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           30                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           30                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3112921                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3112921                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3112921                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3112921                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3112921                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3112921                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1538632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1538643                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst           11                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1538632                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1538643                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst           11                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1538632                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1538643                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.181818                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000019                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.181818                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000019                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103764.033333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97278.781250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103764.033333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97278.781250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103764.033333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97278.781250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3062941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3062941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3062941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3062941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3062941                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3062941                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102098.033333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 102098.033333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 102098.033333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 102098.033333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 102098.033333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 102098.033333                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     8468661305                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              12                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          7                       # Number of instructions committed
system.cpu2.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        12                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         8                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            47438                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          382.310114                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             115364                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            47438                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.431890                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2535192682134                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.999999                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   381.310114                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.002604                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.992995                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995599                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1833140                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1833140                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189822                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189822                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        59908                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         59908                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       249730                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          249730                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       249730                       # number of overall hits
system.cpu2.dcache.overall_hits::total         249730                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7250                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        40572                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        40573                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        47822                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         47823                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        47822                       # number of overall misses
system.cpu2.dcache.overall_misses::total        47823                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    873405498                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    873405498                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4628961008                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4628961008                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5502366506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5502366506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5502366506                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5502366506                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       197072                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       197072                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       100480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       100481                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       297552                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       297553                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       297552                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       297553                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036789                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036789                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.403782                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.403788                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.160718                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.160718                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160721                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120469.723862                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120469.723862                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 114092.502415                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 114089.690385                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115059.313830                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115056.907890                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115059.313830                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115056.907890                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        40253                       # number of writebacks
system.cpu2.dcache.writebacks::total            40253                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7250                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7250                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        40572                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        40572                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47822                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47822                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47822                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47822                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    861326998                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    861326998                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   4561369722                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4561369722                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5422696720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5422696720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5422696720                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5422696720                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.036789                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.036789                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.403782                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.403778                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.160718                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.160718                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.160718                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.160718                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118803.723862                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 118803.723862                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 112426.543478                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112426.543478                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 113393.348668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113393.348668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 113393.348668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113393.348668                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           31.856120                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    29.856121                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.058313                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.062219                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         12231400                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        12231400                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            9                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1528880                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1528889                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            9                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1528880                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1528889                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            9                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1528880                       # number of overall hits
system.cpu2.icache.overall_hits::total        1528889                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3039617                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3039617                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3039617                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3039617                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3039617                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3039617                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1528910                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1528921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst           11                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1528910                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1528921                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           11                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1528910                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1528921                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.181818                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.181818                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 101320.566667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94988.031250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 101320.566667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94988.031250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 101320.566667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94988.031250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2989637                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2989637                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2989637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2989637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2989637                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2989637                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 99654.566667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 99654.566667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 99654.566667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 99654.566667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 99654.566667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 99654.566667                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    138465                       # number of replacements
system.l2.tags.tagsinuse                  4028.780536                       # Cycle average of tags in use
system.l2.tags.total_refs                      140830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    138465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.017080                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2535607414000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      149.149521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.041604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.023375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.082240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.027275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.065247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.017562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.781284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1369.538138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.870059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1170.686556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     1.009520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1336.488157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.036413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.334360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.285812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.326291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2443                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2437113                       # Number of tag accesses
system.l2.tags.data_accesses                  2437113                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       121159                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121159                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data         3164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         4189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10732                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data         3164                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4189                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3379                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10732                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3164                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4189                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3379                       # number of overall hits
system.l2.overall_hits::total                   10732                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        37550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        36640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        37193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              111386                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               96                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         7295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         7250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           21820                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        44825                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        43935                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        44443                       # number of demand (read+write) misses
system.l2.demand_misses::total                 133302                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu0.data                 1                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu1.data                 1                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu2.data                 1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        44825                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        43935                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        44443                       # number of overall misses
system.l2.overall_misses::total                133302                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data   4408607518                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   4369912169                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   4399792712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13178312399                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst      3007130                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst      2986305                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst      2914667                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8908102                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    826781655                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    838579434                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    843022656                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2508383745                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3007130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5235389173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2986305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5208491603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2914667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   5242815368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15695604246                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3007130                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5235389173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2986305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5208491603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2914667                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   5242815368                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15695604246                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       121159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121159                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        40714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        40829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        40572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            122118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         7275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         7250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        47989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        48124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        47822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144034                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        47989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        48124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        47822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144034                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.922287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.897401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.916716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912118                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.934068                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.912954                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.929342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925490                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.934068                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.912954                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.929342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925490                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 117406.325379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 119266.161818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 118296.257683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118312.107437                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 100237.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 99543.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 97155.566667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92792.729167                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113646.962887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 114952.629746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 116278.987034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114958.008478                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 100237.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 116796.189024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 99543.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 118549.939752                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 97155.566667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 117967.179713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117744.701850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 100237.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 116796.189024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 99543.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 118549.939752                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 97155.566667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 117967.179713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117744.701850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               107965                       # number of writebacks
system.l2.writebacks::total                    107965                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        37550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        36640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        37193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         111383                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         7275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         7295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         7250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        21820                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        44825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        43935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        44443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            133293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        44825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        43935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        44443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           133293                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   3768098473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   3745033848                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   3765561735                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11278694056                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst      2491492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst      2472783                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst      2401153                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7365428                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    702575053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    714009484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    719272178                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2135856715                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2491492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4470673526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2472783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4459043332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2401153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   4484833913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13421916199                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2491492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4470673526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2472783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4459043332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2401153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   4484833913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13421916199                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.922287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.897401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.916716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.934068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.912954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.929342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.934068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.912954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.929342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925427                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 100348.827510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 102211.622489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 101243.829081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101260.462153                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 83049.733333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 82426.100000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 80038.433333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81838.088889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 96573.890447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 97876.557094                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 99209.955586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97885.275665                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 83049.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 99736.163436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 82426.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 101491.825014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 80038.433333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 100912.042684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100694.831679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 83049.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 99736.163436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 82426.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 101491.825014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 80038.433333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 100912.042684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100694.831679                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        262383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       129081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107965                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21116                       # Transaction distribution
system.membus.trans_dist::ReadExReq            111386                       # Transaction distribution
system.membus.trans_dist::ReadExResp           111385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       395684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       395684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 395684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15441024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15441024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15441024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            133302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  133302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              133302                       # Request fanout histogram
system.membus.reqLayer6.occupancy           817356302                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          737902313                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   8468661305                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                10166448                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000000                       # Number of instructions committed
system.switch_cpus0.committedOps              1214235                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       393551                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       1116378                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         8663                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              393551                       # number of integer instructions
system.switch_cpus0.num_fp_insts              1116378                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1008082                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        86345                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      2352007                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      1015545                       # number of times the floating registers were written
system.switch_cpus0.num_cc_register_reads        49071                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        34768                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs               298601                       # number of memory refs
system.switch_cpus0.num_load_insts             197768                       # Number of load instructions
system.switch_cpus0.num_store_insts            100833                       # Number of store instructions
system.switch_cpus0.num_idle_cycles         12.150046                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10166435.849954                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999999                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000001                       # Percentage of idle cycles
system.switch_cpus0.Branches                    11512                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           294428     24.25%     24.25% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     24.25% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     24.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         621206     51.16%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            2907      0.24%     75.65% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0      0.00%     75.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       194861     16.05%     91.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       100833      8.30%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1214235                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   8468661305                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                10166447                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts            1002819                       # Number of instructions committed
system.switch_cpus1.committedOps              1217655                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       394656                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       1119526                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         8687                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              394656                       # number of integer instructions
system.switch_cpus1.num_fp_insts              1119526                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1010914                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        86585                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads      2358642                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      1018409                       # number of times the floating registers were written
system.switch_cpus1.num_cc_register_reads        49207                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes        34864                       # number of times the CC registers were written
system.switch_cpus1.num_mem_refs               299442                       # number of memory refs
system.switch_cpus1.num_load_insts             198325                       # Number of load instructions
system.switch_cpus1.num_store_insts            101117                       # Number of store instructions
system.switch_cpus1.num_idle_cycles         12.150044                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      10166434.849956                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999999                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000001                       # Percentage of idle cycles
system.switch_cpus1.Branches                    11544                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           295254     24.25%     24.25% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     24.25% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     24.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         622959     51.16%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            2915      0.24%     75.65% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0      0.00%     75.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead       195410     16.05%     91.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       101117      8.30%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1217655                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   8468661305                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                10166416                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts             996481                       # Number of instructions committed
system.switch_cpus2.committedOps              1209966                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       392171                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1112449                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts         8633                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              392171                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1112449                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1004542                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes        86045                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      2343727                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1011970                       # number of times the floating registers were written
system.switch_cpus2.num_cc_register_reads        48901                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes        34648                       # number of times the CC registers were written
system.switch_cpus2.num_mem_refs               297551                       # number of memory refs
system.switch_cpus2.num_load_insts             197072                       # Number of load instructions
system.switch_cpus2.num_store_insts            100479                       # Number of store instructions
system.switch_cpus2.num_idle_cycles         12.150007                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      10166403.849993                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999999                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000001                       # Percentage of idle cycles
system.switch_cpus2.Branches                    11472                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           293398     24.25%     24.25% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     24.25% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     24.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         619017     51.16%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::MemRead            2897      0.24%     75.65% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0      0.00%     75.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead       194175     16.05%     91.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       100479      8.30%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1209966                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       286819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       142785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9384                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2543563488305                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       229124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           122118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          122117                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            96                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           64                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       143586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           64                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       143991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           64                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       143083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                430852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5656640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      5672704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5636800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16972288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          138465                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6909760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           282499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033218                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.179205                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 273115     96.68%     96.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9384      3.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             282499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          440763624                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             74970                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119956127                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             74970                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         120276852                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             74970                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         119542951                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.088736                       # Number of seconds simulated
sim_ticks                                1088736044648                       # Number of ticks simulated
final_tick                               3632299532953                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 402675                       # Simulator instruction rate (inst/s)
host_op_rate                                   491540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1446854546                       # Simulator tick rate (ticks/s)
host_mem_usage                                4029652                       # Number of bytes of host memory used
host_seconds                                   752.48                       # Real time elapsed on the host
sim_insts                                   303007038                       # Number of instructions simulated
sim_ops                                     369876132                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    403313408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    401609472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    399800256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1204732160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    992453632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       992453632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      6301772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      6275148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      6246879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18823940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15507088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15507088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst         2763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    370441862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst         2763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    368876803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst         2763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    367215045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1106542000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst         2763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst         2763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst         2763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       911564963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            911564963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       911564963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst         2763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    370441862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst         2763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    368876803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst         2763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    367215045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2018106962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    18823939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15507088                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18823939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15507088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1201164608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3567488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               992454016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1204732096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            992453632                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  55742                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1170677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1170667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1176773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1173498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1173429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1176996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1172038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1171544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1170692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1170855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1172143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1177852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1173304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1173023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1172845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1171861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            968076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            968264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            969919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            970707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            970418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            969695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            968841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            968135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            967933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            968186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           969335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           970114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           969870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           969787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           969437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           968377                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1088736032794                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18823939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15507088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9503195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7142361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2122641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  41553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 463991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 892395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1008026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1006224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1004813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1006619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1007824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1008154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1016463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1016033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1036729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1024198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 997666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 977924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 965127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 962915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22764503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.361389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.209245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.079318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14787423     64.96%     64.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7416844     32.58%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       482124      2.12%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37922      0.17%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11901      0.05%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11788      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6025      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5759      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4717      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22764503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       957145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.608530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.320641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.956388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          58877      6.15%      6.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        830618     86.78%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         58682      6.13%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            99      0.01%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          2823      0.29%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          4795      0.50%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          1121      0.12%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            91      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            25      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        957145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       957145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.185118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           881635     92.11%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            17739      1.85%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20912      2.18%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21443      2.24%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            10126      1.06%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3697      0.39%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1291      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              272      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        957145                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 664902849229                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1016806542979                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                93840985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35427.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54177.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1103.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       911.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1106.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    911.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4061209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7449585                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31712.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    33.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              81858650580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              43508897025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             67489600500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            40754988180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         86611995600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         227987593380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1819500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    268796526780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1162602720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           819990354765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            747.344881                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         587724627376                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    633960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36355286000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2996637157                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  464022082745                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 584728078746                       # Time in different power states
system.mem_ctrls_1.actEnergy              81808384980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              43482165045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             67465445880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            40755473640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         86611995600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         227986583910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1820347680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    268798113660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1161250080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           819889760475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            747.253231                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         587718084756                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    635922843                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36355280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2994497227                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  464026690180                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 584723654398                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          6775464                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26975772                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6775848                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.981165                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.008319                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   383.991681                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        208473918                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       208473918                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20470961                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20470961                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6369984                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6369984                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     26840945                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        26840945                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     26840945                       # number of overall hits
system.cpu0.dcache.overall_hits::total       26840945                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1110139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1110139                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      5665325                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5665325                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6775464                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6775464                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6775464                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6775464                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 131191611523                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 131191611523                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 657275118080                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 657275118080                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 788466729603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 788466729603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 788466729603                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 788466729603                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     21581100                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21581100                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     12035309                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12035309                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     33616409                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33616409                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     33616409                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33616409                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.051440                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.051440                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.470725                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.470725                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.201552                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.201552                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.201552                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.201552                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118175.842415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118175.842415                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 116017.195497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 116017.195497                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116370.883175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116370.883175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116370.883175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116370.883175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      5665330                       # number of writebacks
system.cpu0.dcache.writebacks::total          5665330                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1110139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1110139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      5665325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5665325                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      6775464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6775464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      6775464                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6775464                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 129342119949                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 129342119949                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 647836686630                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 647836686630                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 777178806579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 777178806579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 777178806579                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 777178806579                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.051440                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051440                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.470725                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.470725                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.201552                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.201552                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.201552                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.201552                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 116509.842415                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 116509.842415                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 114351.195497                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 114351.195497                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 114704.883175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 114704.883175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 114704.883175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 114704.883175                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           77.024845                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          154924074                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         1961064.227848                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst            2                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    75.024845                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.146533                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.150439                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1227118735                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1227118735                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    153389789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      153389789                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    153389789                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       153389789                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    153389789                       # number of overall hits
system.cpu0.icache.overall_hits::total      153389789                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4912201                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4912201                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4912201                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4912201                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4912201                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4912201                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    153389836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    153389836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    153389836                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    153389836                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    153389836                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    153389836                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 104514.914894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 104514.914894                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 104514.914894                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 104514.914894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 104514.914894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 104514.914894                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4833899                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4833899                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4833899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4833899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4833899                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4833899                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102848.914894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 102848.914894                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 102848.914894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 102848.914894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 102848.914894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 102848.914894                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          6775462                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           26976051                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          6775846                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.981208                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.008294                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   383.991706                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000022                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        208473154                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       208473154                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20470867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20470867                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6369952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6369952                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26840819                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26840819                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26840819                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26840819                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1110139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1110139                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      5665324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5665324                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      6775463                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6775463                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      6775463                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6775463                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 132849264863                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 132849264863                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 655618418525                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 655618418525                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 788467683388                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 788467683388                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 788467683388                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 788467683388                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     21581006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21581006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     12035276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12035276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     33616282                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33616282                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     33616282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33616282                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.051441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.051441                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.470727                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.470727                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.201553                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201553                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.201553                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201553                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119669.036817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119669.036817                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 115724.787942                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115724.787942                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116371.041121                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116371.041121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116371.041121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116371.041121                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      5665327                       # number of writebacks
system.cpu1.dcache.writebacks::total          5665327                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1110139                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1110139                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      5665324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5665324                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      6775463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6775463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      6775463                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6775463                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 130999774955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 130999774955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 646179988741                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 646179988741                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 777179763696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 777179763696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 777179763696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 777179763696                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.051441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.470727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.470727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.201553                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.201553                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.201553                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.201553                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118003.038318                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118003.038318                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 114058.787942                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114058.787942                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 114705.041367                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114705.041367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 114705.041367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114705.041367                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           77.027934                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          154927513                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1961107.759494                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            2                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    75.027934                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.146539                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.150445                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1227111639                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1227111639                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    153388902                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      153388902                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    153388902                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       153388902                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    153388902                       # number of overall hits
system.cpu1.icache.overall_hits::total      153388902                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5639410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5639410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5639410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5639410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5639410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5639410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    153388949                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    153388949                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    153388949                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    153388949                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    153388949                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    153388949                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 119987.446809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 119987.446809                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 119987.446809                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 119987.446809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 119987.446809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 119987.446809                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5561108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5561108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5561108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5561108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5561108                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5561108                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118321.446809                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 118321.446809                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 118321.446809                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 118321.446809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 118321.446809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 118321.446809                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          6775894                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           26977429                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6776278                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.981157                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.008343                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   383.991657                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000022                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        208489630                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       208489630                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20472576                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20472576                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6370487                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6370487                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26843063                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26843063                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26843063                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26843063                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1110204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1110204                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      5665689                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5665689                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      6775893                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6775893                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      6775893                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6775893                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 134833590815                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 134833590815                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 653608463662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 653608463662                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 788442054477                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 788442054477                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 788442054477                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 788442054477                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     21582780                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21582780                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     12036176                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12036176                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     33618956                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     33618956                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     33618956                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     33618956                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.051439                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.051439                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.470722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.470722                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.201550                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201550                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.201550                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.201550                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121449.383010                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121449.383010                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 115362.573495                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115362.573495                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 116359.873817                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 116359.873817                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 116359.873817                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 116359.873817                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      5665693                       # number of writebacks
system.cpu2.dcache.writebacks::total          5665693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1110204                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1110204                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      5665689                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      5665689                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      6775893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6775893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      6775893                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6775893                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 132983990951                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 132983990951                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 644169424122                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 644169424122                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 777153415073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 777153415073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 777153415073                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 777153415073                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.051439                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.051439                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.470722                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.470722                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.201550                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.201550                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.201550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.201550                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119783.383010                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 119783.383010                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 113696.573201                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113696.573201                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 114693.873571                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114693.873571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 114693.873571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114693.873571                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           77.026891                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          154931408                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1961157.063291                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst            2                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    75.026891                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.146537                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.150443                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1227220575                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1227220575                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    153402519                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      153402519                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    153402519                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       153402519                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    153402519                       # number of overall hits
system.cpu2.icache.overall_hits::total      153402519                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4878048                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4878048                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4878048                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4878048                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4878048                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4878048                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    153402566                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    153402566                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    153402566                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    153402566                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    153402566                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    153402566                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 103788.255319                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 103788.255319                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 103788.255319                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 103788.255319                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 103788.255319                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 103788.255319                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4799746                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4799746                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4799746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4799746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4799746                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4799746                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102122.255319                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 102122.255319                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 102122.255319                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 102122.255319                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 102122.255319                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 102122.255319                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  20064304                       # number of replacements
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    20570480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20068400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.025018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      137.434109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.007469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1368.993132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.011310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1389.811474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     0.004582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1199.737924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.033553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.334227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.339309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.292905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2295                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 345294552                       # Number of tag accesses
system.l2.tags.data_accesses                345294552                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16996350                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16996350                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data       469066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       495752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       524439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1489257                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         4626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         4576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13764                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data       473692                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       500314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       529015                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1503021                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data       473692                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       500314                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       529015                       # number of overall hits
system.l2.overall_hits::total                 1503021                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data      5196259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      5169572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      5141250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            15507081                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              141                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1105513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1105577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1105628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3316718                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      6301772                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      6275149                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      6246878                       # number of demand (read+write) misses
system.l2.demand_misses::total               18823940                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      6301772                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      6275149                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      6246878                       # number of overall misses
system.l2.overall_misses::total              18823940                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data 625248789571                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 623122269686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 620605903302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1868976962559                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst      4713947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst      5440323                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst      4679794                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14834064                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 126452082260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data 128117786545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data 130099716789                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 384669585594                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4713947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 751700871831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5440323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 751240056231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4679794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 750705620091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2253661382217                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4713947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 751700871831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5440323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 751240056231                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4679794                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 750705620091                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2253661382217                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16996350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16996350                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      5665325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      5665324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      5665689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16996338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1110139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1110139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1110204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3330482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      6775464                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      6775463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      6775893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20326961                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      6775464                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      6775463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      6775893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20326961                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.917204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.912494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.907436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912378                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.995833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.995891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.995878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.995867                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.930087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.926158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.921927                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.926058                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.930087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.926158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.921927                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.926058                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 120326.717658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 120536.529849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 120711.092303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120524.098801                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 100296.744681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 115751.553191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 99570.085106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105206.127660                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 114383.170763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 115883.187281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 117670.425124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115978.984524                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 100296.744681                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 119284.047698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 115751.553191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 119716.688198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 99570.085106                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 120172.927996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119723.149469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 100296.744681                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 119284.047698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 115751.553191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 119716.688198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 99570.085106                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 120172.927996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119723.149469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             15507089                       # number of writebacks
system.l2.writebacks::total                  15507089                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        22424                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         22424                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data      5196259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data      5169572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      5141250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       15507081                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          141                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      1105513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data      1105577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data      1105628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3316718                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      6301772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      6275149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      6246878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18823940                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      6301772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      6275149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      6246878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18823940                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data 536633665594                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data 534966213806                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 532926502859                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1604526382259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst      3911079                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst      4636339                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst      3876195                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12423613                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 107577749450                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 109242947212                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data 111225832902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 328046529564                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3911079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 644211415044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4636339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 644209161018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3876195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 644152335761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1932585335436                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3911079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 644211415044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4636339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 644209161018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3876195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 644152335761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1932585335436                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.917204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.912494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.907436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.995833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.995891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.995878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.995867                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.930087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.926158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.921927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.930087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.926158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.921927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926058                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 103273.078881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 103483.656637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 103656.990588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103470.561756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 83214.446809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 98645.510638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 82472.234043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88110.730496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 97310.252751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 98810.799440                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 100599.688957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98906.970555                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 83214.446809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102227.026786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98645.510638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 102660.376832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 82472.234043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 103115.882167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102666.356535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 83214.446809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102227.026786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98645.510638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 102660.376832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 82472.234043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 103115.882167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102666.356535                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      37647739                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     18823800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3316858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15507088                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3316712                       # Transaction distribution
system.membus.trans_dist::ReadExReq          15507081                       # Transaction distribution
system.membus.trans_dist::ReadExResp         15507082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3316858                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56471679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     56471679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56471679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2197185792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2197185792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2197185792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18823939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18823939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18823939                       # Request fanout histogram
system.membus.reqLayer6.occupancy        117211940181                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       104321751755                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1307006056                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts          100000000                       # Number of instructions committed
system.switch_cpus0.committedOps            122074966                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     45013233                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     110297645                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                  6                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      1073849                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            45013233                       # number of integer instructions
system.switch_cpus0.num_fp_insts            110297645                       # number of float instructions
system.switch_cpus0.num_int_register_reads    114843762                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     10510568                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    223466782                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     98262342                       # number of times the floating registers were written
system.switch_cpus0.num_cc_register_reads      6092615                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      4950578                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs             33616410                       # number of memory refs
system.switch_cpus0.num_load_insts           21581101                       # Number of load instructions
system.switch_cpus0.num_store_insts          12035309                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles        1307006056                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1326745                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            1      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         29998984     24.57%     24.57% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           60000      0.05%     24.62% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     24.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       58399571     47.84%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          400490      0.33%     72.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              6      0.00%     72.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     21180611     17.35%     90.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     12035303      9.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         122074966                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1307006050                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts           99999420                       # Number of instructions committed
system.switch_cpus1.committedOps            122074257                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     45013073                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     110296967                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                  6                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      1073847                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            45013073                       # number of integer instructions
system.switch_cpus1.num_fp_insts            110296967                       # number of float instructions
system.switch_cpus1.num_int_register_reads    114843347                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     10510540                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    223465250                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     98261697                       # number of times the floating registers were written
system.switch_cpus1.num_cc_register_reads      6092603                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      4950574                       # number of times the CC registers were written
system.switch_cpus1.num_mem_refs             33616281                       # number of memory refs
system.switch_cpus1.num_load_insts           21581005                       # Number of load instructions
system.switch_cpus1.num_store_insts          12035276                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles        1307006050                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1326742                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            1      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         29998813     24.57%     24.57% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           60000      0.05%     24.62% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     24.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       58399162     47.84%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          400490      0.33%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              6      0.00%     72.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     21180515     17.35%     90.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     12035270      9.86%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         122074257                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 1088736044648                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1307006087                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          100008297                       # Number of instructions committed
system.switch_cpus2.committedOps            122085029                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     45016595                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     110306867                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                  6                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      1073925                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            45016595                       # number of integer instructions
system.switch_cpus2.num_fp_insts            110306867                       # number of float instructions
system.switch_cpus2.num_int_register_reads    114852370                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     10511309                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    223486046                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     98270696                       # number of times the floating registers were written
system.switch_cpus2.num_cc_register_reads      6093045                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      4950886                       # number of times the CC registers were written
system.switch_cpus2.num_mem_refs             33618957                       # number of memory refs
system.switch_cpus2.num_load_insts           21582780                       # Number of load instructions
system.switch_cpus2.num_store_insts          12036177                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles        1307006087                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                  1326845                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            1      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         30001413     24.57%     24.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           60000      0.05%     24.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     24.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       58404658     47.84%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          400516      0.33%     72.79% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              6      0.00%     72.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     21182264     17.35%     90.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     12036171      9.86%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         122085029                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     40653781                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20326820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1262927                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1262927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1088736044648                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3330622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32503439                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7887685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16996338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16996339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           141                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3330482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     20326392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     20326387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20327681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              60980742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    796210816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    796210496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    796261568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2388691904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20064304                       # Total snoops (count)
system.tol2bus.snoopTraffic                 992453696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40391265                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031267                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39128338     96.87%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1262927      3.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40391265                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62180518673                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            117453                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16936249208                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            117453                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       16935773298                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            117453                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       16936963522                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
