INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:53:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.595ns period=5.190ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.595ns period=5.190ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.190ns  (clk rise@5.190ns - clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.599ns (33.357%)  route 3.195ns (66.643%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.673 - 5.190 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3965, unset)         0.508     0.508    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X52Y127        FDCE                                         r  lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[2]/Q
                         net (fo=41, routed)          0.528     1.252    lsq4/handshake_lsq_lsq4_core/ldq_head_q[2]
    SLICE_X55Y127        LUT5 (Prop_lut5_I3_O)        0.043     1.295 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_24/O
                         net (fo=1, routed)           0.000     1.295    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_24_n_0
    SLICE_X55Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.546 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.546    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_6_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.595 r  lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.595    lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.699 f  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_5__0/O[0]
                         net (fo=1, routed)           0.316     2.015    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_ldd_dispatcher/TEMP_1_double_out_01[8]
    SLICE_X54Y127        LUT4 (Prop_lut4_I0_O)        0.120     2.135 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_0_q_i_3/O
                         net (fo=35, routed)          0.246     2.381    lsq4/handshake_lsq_lsq4_core/ldq_alloc_0_q_i_3_n_0
    SLICE_X54Y126        LUT6 (Prop_lut6_I0_O)        0.043     2.424 r  lsq4/handshake_lsq_lsq4_core/i___0_i_2/O
                         net (fo=1, routed)           0.317     2.741    lsq4/handshake_lsq_lsq4_core/i___0_i_2_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I4_O)        0.043     2.784 r  lsq4/handshake_lsq_lsq4_core/i___0_i_1/O
                         net (fo=3, routed)           0.230     3.014    lsq4/handshake_lsq_lsq4_core/lsq4_ldData_0_valid
    SLICE_X54Y130        LUT2 (Prop_lut2_I0_O)        0.043     3.057 r  lsq4/handshake_lsq_lsq4_core/i___0_i_2__0/O
                         net (fo=18, routed)          0.264     3.321    lsq4/handshake_lsq_lsq4_core/fullReg_reg
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.043     3.364 r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_3__0/O
                         net (fo=3, routed)           0.369     3.733    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_2_1
    SLICE_X55Y133        LUT4 (Prop_lut4_I0_O)        0.043     3.776 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_11__0/O
                         net (fo=1, routed)           0.000     3.776    lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_11__0_n_0
    SLICE_X55Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     3.964 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.964    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.013 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.062 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     4.062    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_7__0_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.215 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.342     4.557    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_110_out[13]
    SLICE_X53Y136        LUT6 (Prop_lut6_I3_O)        0.119     4.676 r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_2__0/O
                         net (fo=34, routed)          0.225     4.900    lsq4/handshake_lsq_lsq4_core/stq_data_wen_5
    SLICE_X51Y137        LUT2 (Prop_lut2_I0_O)        0.043     4.943 r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_1__0/O
                         net (fo=32, routed)          0.358     5.302    lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_1__0_n_0
    SLICE_X51Y137        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.190     5.190 r  
                                                      0.000     5.190 r  clk (IN)
                         net (fo=3965, unset)         0.483     5.673    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X51Y137        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[15]/C
                         clock pessimism              0.000     5.673    
                         clock uncertainty           -0.035     5.637    
    SLICE_X51Y137        FDRE (Setup_fdre_C_R)       -0.295     5.342    lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[15]
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  0.041    




