<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680560-A2" country="EP" doc-number="2680560" kind="A2" date="20140101" family-id="48740833" file-reference-id="315735" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549128" ucid="EP-2680560-A2"><document-id><country>EP</country><doc-number>2680560</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13172103-A" is-representative="YES"><document-id mxw-id="PAPP154823051" load-source="docdb" format="epo"><country>EP</country><doc-number>13172103</doc-number><kind>A</kind><date>20130614</date><lang>EN</lang></document-id><document-id mxw-id="PAPP207030623" load-source="docdb" format="original"><country>EP</country><doc-number>13172103.7</doc-number><date>20130614</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140446418" ucid="JP-2012145659-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012145659</doc-number><kind>A</kind><date>20120628</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL2039495064" load-source="docdb">H04N   1/00        20060101AFI20140224BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2039497179" load-source="docdb">G06F   9/44        20060101ALI20140224BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2039498537" load-source="docdb">H04N   1/32        20060101ALI20140224BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2039501194" load-source="docdb">G06F   9/445       20060101ALI20140224BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1913138793" load-source="docdb" scheme="CPC">G06F  17/5054      20130101 LI20160805BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1913144588" load-source="docdb" scheme="CPC">H04N   1/32571     20130101 LI20160805BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1913146365" load-source="docdb" scheme="CPC">H04N   1/00938     20130101 LI20160805BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1913147174" load-source="docdb" scheme="CPC">H04N   1/0097      20130101 LI20160805BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1913147669" load-source="docdb" scheme="CPC">G06F   9/4406      20130101 LI20160805BHEP        </classification-cpc><classification-cpc mxw-id="PCL1991317808" load-source="docdb" scheme="CPC">G06F   9/44505     20130101 FI20131226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132179868" lang="DE" load-source="patent-office">Vorrichtung zur Informationsverarbeitung, Steuerverfahren für die Vorrichtung zur Informationsverarbeitung und Speichermedium</invention-title><invention-title mxw-id="PT132179869" lang="EN" load-source="patent-office">Information processing apparatus, method for controlling information processing apparatus, and storage medium</invention-title><invention-title mxw-id="PT132179870" lang="FR" load-source="patent-office">Appareil de traitement des informations, procédé pour contrôler l'appareil de traitement des informations et support de stockage</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918158534" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CANON KK</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR918153301" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CANON KABUSHIKI KAISHA</last-name></addressbook></applicant><applicant mxw-id="PPAR918988664" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CANON KABUSHIKI KAISHA</last-name><iid>100094800</iid><address><street>30-2, Shimomaruko 3-chome</street><city>Ohta-ku Tokyo 146-8501</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918156339" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ITO HIROKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918155557" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ITO, HIROKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918993860" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ITO, HIROKI</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome</street><city>Ohta-ku, Tokyo</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918988538" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Reinders, Christian</last-name><iid>101315445</iid><address><street>Canon Europe Ltd European Patent Department 3 The Square Stockley Park</street><city>Uxbridge, Middlesex UB11 1ET</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548846448" load-source="docdb">AL</country><country mxw-id="DS548848450" load-source="docdb">AT</country><country mxw-id="DS548846450" load-source="docdb">BE</country><country mxw-id="DS548802314" load-source="docdb">BG</country><country mxw-id="DS548835910" load-source="docdb">CH</country><country mxw-id="DS548857509" load-source="docdb">CY</country><country mxw-id="DS548848451" load-source="docdb">CZ</country><country mxw-id="DS548846451" load-source="docdb">DE</country><country mxw-id="DS548858954" load-source="docdb">DK</country><country mxw-id="DS548858955" load-source="docdb">EE</country><country mxw-id="DS548845157" load-source="docdb">ES</country><country mxw-id="DS548802315" load-source="docdb">FI</country><country mxw-id="DS548802316" load-source="docdb">FR</country><country mxw-id="DS548846452" load-source="docdb">GB</country><country mxw-id="DS548858956" load-source="docdb">GR</country><country mxw-id="DS548846453" load-source="docdb">HR</country><country mxw-id="DS548848452" load-source="docdb">HU</country><country mxw-id="DS548835911" load-source="docdb">IE</country><country mxw-id="DS548846454" load-source="docdb">IS</country><country mxw-id="DS548802317" load-source="docdb">IT</country><country mxw-id="DS548858957" load-source="docdb">LI</country><country mxw-id="DS548843138" load-source="docdb">LT</country><country mxw-id="DS548848453" load-source="docdb">LU</country><country mxw-id="DS548843139" load-source="docdb">LV</country><country mxw-id="DS548843140" load-source="docdb">MC</country><country mxw-id="DS548801463" load-source="docdb">MK</country><country mxw-id="DS548801464" load-source="docdb">MT</country><country mxw-id="DS548846455" load-source="docdb">NL</country><country mxw-id="DS548802318" load-source="docdb">NO</country><country mxw-id="DS548846456" load-source="docdb">PL</country><country mxw-id="DS548835912" load-source="docdb">PT</country><country mxw-id="DS548846457" load-source="docdb">RO</country><country mxw-id="DS548835913" load-source="docdb">RS</country><country mxw-id="DS548846458" load-source="docdb">SE</country><country mxw-id="DS548835914" load-source="docdb">SI</country><country mxw-id="DS548843142" load-source="docdb">SK</country><country mxw-id="DS548843143" load-source="docdb">SM</country><country mxw-id="DS548860846" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669798" lang="EN" load-source="patent-office"><p id="pa01" num="0001">An information processing apparatus includes a control unit, a processing unit capable of dynamically changing a circuit configuration thereof, and a storage unit configured to store circuit information indicating a circuit configuration to be read into the processing unit, wherein the processing unit reads first circuit information from the storage unit to function as a storage medium for storing a program, and wherein the control unit reads the program from the processing unit to execute the program.
<img id="iaf01" file="imgaf001.tif" wi="78" he="118" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499171" lang="EN" source="EPO" load-source="docdb"><p>An information processing apparatus includes a control unit, a processing unit capable of dynamically changing a circuit configuration thereof, and a storage unit configured to store circuit information indicating a circuit configuration to be read into the processing unit, wherein the processing unit reads first circuit information from the storage unit to function as a storage medium for storing a program, and wherein the control unit reads the program from the processing unit to execute the program.</p></abstract><description mxw-id="PDES63955228" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">BACKGROUND OF THE INVENTION</heading><heading id="h0002">Field of the Invention</heading><p id="p0001" num="0001">The present invention relates to an information processing apparatus, a method for controlling an information processing apparatus, and a storage medium.</p><heading id="h0003">Description of the Related Art</heading><p id="p0002" num="0002">Recently, in place of an application specific integrated circuit (ASIC), a programmable logic device (PLD) has often been used in an information processing apparatus. The ASIC is an integrated circuit customized for a particular application, and the role of a given device is fixed. On the other hand, with the PLD, a logic circuit can be configured as desired by changing a program to be loaded thereinto, and thus the role of a given device can be dynamically changed. An example of often used PLDs is a field programmable gate array (FPGA).</p><p id="p0003" num="0003">In an apparatus that includes a central processing unit (CPU) and an FPGA, typically, a read-only memory (ROM) that stores a boot program for the CPU is provided separately from a flash ROM that stores circuit information to be used in the FPGA (see, for example, Japanese Patent Application Laid-Open No. <patcit id="pcit0001" dnum="JP2004210506A"><text>2004-210506</text></patcit>).<!-- EPO <DP n="2"> --></p><p id="p0004" num="0004">However, preparing distinct storage media for the CPU and the FPGA disadvantageously leads to an increase in the cost of the components or in the scale of the circuit. In particular, a ROM that stores a boot program for the CPU tends to be small in capacity, and is typically used only at startup, and thus it is desirable not to provide a separate ROM for the CPU.</p><heading id="h0004">SUMMARY OF THE INVENTION</heading><p id="p0005" num="0005">The present invention is directed to an information processing apparatus including a CPU and an FPGA capable of avoiding to provide a separate ROM for storing a boot program for the CPU.</p><p id="p0006" num="0006">According to a first aspect of the present invention, there is provided an information processing apparatus as specified in claims 1 to 6. According to a second aspect of the present invention, there is provided a method for controlling an information processing apparatus as specified in clam 7. According to a third aspect of the present invention, there is provided a computer readable program for controlling the information processing apparatus as specified in clam 8.</p><p id="p0007" num="0007">Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings.</p><heading id="h0005">BRIEF DESCRIPTION OF THE DRAWINGS</heading><!-- EPO <DP n="3"> --><p id="p0008" num="0008"><figref idrefs="f0001">Fig. 1</figref> is a block diagram illustrating a configuration of an image forming apparatus.</p><p id="p0009" num="0009"><figref idrefs="f0002">Fig. 2</figref> is a block diagram illustrating a configuration of a controller unit.</p><p id="p0010" num="0010"><figref idrefs="f0003">Fig. 3</figref> is a diagram illustrating a data structure of a flash ROM according to a first exemplary embodiment of the present invention.</p><p id="p0011" num="0011"><figref idrefs="f0004">Figs. 4A and 4B</figref> are diagrams each illustrating a logic circuit configured in an FPGA according to the first exemplary embodiment.</p><p id="p0012" num="0012"><figref idrefs="f0005">Figs. 5A and 5B</figref> are flowcharts illustrating operations of a controller unit when an image forming apparatus is started according to the first exemplary embodiment.</p><p id="p0013" num="0013"><figref idrefs="f0006">Fig. 6</figref> is a diagram illustrating a data structure of a flash ROM according to a second exemplary embodiment of the present invention.</p><p id="p0014" num="0014"><figref idrefs="f0007">Fig. 7</figref> is a diagram illustrating a logic circuit configured in an FPGA according to the second exemplary embodiment.</p><p id="p0015" num="0015"><figref idrefs="f0008">Figs. 8A and 8B</figref> are flowcharts illustrating operations of a controller unit when an image forming apparatus is started according to the second exemplary embodiment.</p><heading id="h0006">DESCRIPTION OF THE EMBODIMENTS</heading><p id="p0016" num="0016">Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the<!-- EPO <DP n="4"> --> drawings.</p><p id="p0017" num="0017">In the following description, an image forming apparatus such as a printer will be described as an example of an information processing apparatus, but the exemplary embodiments of the present invention may be applied to various information apparatuses such as a personal computer (PC). Further, a multifunction peripheral having a scanner function, a printer function, and a FAX function will be described as the image forming apparatus, but the exemplary embodiments of the present invention may be applied to an apparatus that has at least one of the aforementioned functions.</p><p id="p0018" num="0018">According to a first exemplary embodiment, in an image forming apparatus that includes an FPGA, the FPGA functions as a ROM for a boot program at startup and as a circuit for processing image data after startup.</p><p id="p0019" num="0019"><figref idrefs="f0001">Fig. 1</figref> is a block diagram illustrating a configuration of an image forming apparatus.</p><p id="p0020" num="0020">An image forming apparatus 1 is connected to a PC 3 and a PC 4 through a LAN 400.</p><p id="p0021" num="0021">The image forming apparatus 1 includes a reader unit 2, a printer unit 6, an operation unit 7, a hard disk 8, a FAX unit 90, and a controller unit 110.</p><p id="p0022" num="0022">The reader unit 2 reads a document to take in image data. The reader unit 2 includes a document feed unit 10 and a scanner unit 11. The document feed unit 10 feeds a document. The scanner unit 11 optically reads the fed document and converts the resultant into image data in the form of an<!-- EPO <DP n="5"> --> electrical signal.</p><p id="p0023" num="0023">The printer unit 6 carries out printing on a sheet based on the image data. Specifically, the printer unit 6 carries out printing based on data that has been subjected to image processing by an FPGA 102 (described below). The printer unit 6 includes a paper feed unit 12, a marking unit 13, and a paper discharge unit 14. The paper feed unit 12 includes a plurality of paper feed cassettes to hold recording sheets. The marking unit 13 transfers and fixes image data onto a recording sheet. The paper discharge unit 14 performs sort processing and staple processing on printed recording sheets, and then discharges the recording sheets out of the printer unit 6.</p><p id="p0024" num="0024">The operation unit 7 receives various instructions from a user through a key. In addition, the operation unit 7 notifies a user of various pieces of information through a panel.</p><p id="p0025" num="0025">The hard disk 8 stores a control program, image data, and so on.</p><p id="p0026" num="0026">The FAX unit 90 carries out input/output processing of a facsimile.</p><p id="p0027" num="0027">The controller unit 110 is connected to various constituent elements such as the reader unit 2, the printer unit 6, the operation unit 7, the hard disk 8, and the FAX unit 90 and controls these constituent elements.</p><p id="p0028" num="0028"><figref idrefs="f0002">Fig. 2</figref> is a block diagram illustrating a configuration of the controller unit 110. <figref idrefs="f0002">Fig. 2</figref> selectively illustrates, among the configuration of the controller unit 110, components<!-- EPO <DP n="6"> --> that are particularly related to the exemplary embodiments of the present invention, and the controller unit 110 includes various other components than those illustrated in <figref idrefs="f0002">Fig. 2</figref>.</p><p id="p0029" num="0029">A CPU 101 integrally controls the image forming apparatus 1.</p><p id="p0030" num="0030">The FPGA 102 is a type of PLD in which a logic circuit can be configured and modified as desired within a device. Although an FPGA is cited as an example of a PLD in the present exemplary embodiment, another type of PLD may be used instead.</p><p id="p0031" num="0031">A dynamic random-access memory (DRAM) 103 is used as a region in which the CPU 101 executes a program.</p><p id="p0032" num="0032">A flash ROM 104 stores various circuit configurations used in the FPGA 102. Although a flash ROM is cited as an example of a ROM in the present exemplary embodiment, another type of ROM such as an electrically erasable programmable ROM (EPPROM) may be used instead.</p><p id="p0033" num="0033">A CPU bus 105 connects the CPU 101 with the FPGA 102.</p><p id="p0034" num="0034">A DRAM interface (I/F) 106 connects the CPU 101 with the DRAM 103.</p><p id="p0035" num="0035">A serial peripheral interface (SPI) bus 107 connects the FPGA 102 with the flash ROM 104 in a state where the FPGA 102 serves as a master device and the flash ROM 104 serves as a slave device.</p><p id="p0036" num="0036">The FPGA 102 transmits a wait signal 108 to the CPU 101. The wait signal 108 is in an asserted state so that the CPU 101 is in a wait state as a default.</p><p id="p0037" num="0037"><figref idrefs="f0003">Fig. 3</figref> is a diagram illustrating a data structure of<!-- EPO <DP n="7"> --> the flash ROM 104 according to the first exemplary embodiment.</p><p id="p0038" num="0038">First circuit information 201 is data for configuring, in the FPGA 102, a first logic circuit illustrated in <figref idrefs="f0004">Fig. 4A</figref>. The first circuit information 201 is written in the flash ROM 104 at an address "0000".</p><p id="p0039" num="0039">Second circuit information 202 is data for configuring, in the FPGA 102, a second logic circuit illustrated in <figref idrefs="f0004">Fig. 4B</figref>. The second circuit information 202 is written in the flash ROM 104 at an address "XXXX" (i.e., an address other than "0000").</p><p id="p0040" num="0040"><figref idrefs="f0004">Figs. 4A and 4B</figref> are diagrams each illustrating a logic circuit configured in the FPGA 102 according to the first exemplary embodiment.</p><p id="p0041" num="0041"><figref idrefs="f0004">Fig. 4A</figref> is a diagram illustrating the first logic circuit configured in the FPGA 102by loading the first circuit information 201 into the FPGA 102. The first logic circuit is configured in the FPGA 102 when the image forming apparatus 1 is started, and causes the FPGA 102 to function as a storage medium for storing a boot program for the CPU 101. In <figref idrefs="f0004">Figs. 4A and 4B</figref>, a circuit reconfiguration control unit 303 is a static configuration. That is, the circuit reconfiguration control unit 303 is fixed in advance and cannot be modified by loading a program to be described later. On the other hand, components other than the circuit reconfiguration control unit 303 are dynamic configurations. That is, those components are not fixed in advance and can be modified by loading a program to be described later.<!-- EPO <DP n="8"> --></p><p id="p0042" num="0042">A boot program storage unit 301 stores a boot program which the CPU 101 executes at startup.</p><p id="p0043" num="0043">A wait signal control unit 302 controls a wait signal 108 to be transmitted from the FPGA 102 to the CPU 101.</p><p id="p0044" num="0044">The circuit reconfiguration control unit 303 reconfigures a logic circuit within the FPGA 102 in accordance with circuit information notified by the CPU 101 (i.e., circuit information that is written in the flash ROM 104). The circuit reconfiguration control unit 303 automatically loads into the FPGA 102 circuit information that is written at the address "0000" in the flash ROM 104 even if the circuit reconfiguration control unit 303 does not receive an instruction from the CPU 101 when the image forming apparatus 1 is started. In addition, the circuit reconfiguration control unit 303 may control a port connected to the SPI bus 107 so that signals output from the FPGA 102 and the CPU 101 do not collide with each other.</p><p id="p0045" num="0045"><figref idrefs="f0004">Fig. 4B</figref> is a diagram illustrating the second logic circuit configured in the FPGA 102 by loading the second circuit information 202 into the FPGA 102. The logic circuit illustrated in <figref idrefs="f0004">Fig. 4B</figref> is configured in the FPGA 102 after the image forming apparatus 1 has been started, and causes the FPGA 102 to function as an image processing circuit to process various pieces of image data.</p><p id="p0046" num="0046">In <figref idrefs="f0004">Fig. 4B</figref>, parts similar to those in <figref idrefs="f0004">Fig. 4A</figref> are given the same reference numerals, and the descriptions thereof will be omitted. The configuration in <figref idrefs="f0004">Fig. 4B</figref> differs from that in <figref idrefs="f0004">Fig. 4A</figref> in that the boot program storage unit 301 is changed<!-- EPO <DP n="9"> --> to an image data processing unit 304.</p><p id="p0047" num="0047">The image data processing unit 304 performs various image processing on image data such as shading correction, halftone processing, and smoothing processing. The image data processing unit 304 may carry out processing on data other than image data. Further, in place of the image data processing unit 304, another processing unit that carries out processing other than image processing may be provided. Furthermore, the number of processing units may be more than one.</p><p id="p0048" num="0048"><figref idrefs="f0005">Figs. 5A and 5B</figref> are flowcharts illustrating operations of the controller unit 110 when the image forming apparatus 1 is started according to the present exemplary embodiment.</p><p id="p0049" num="0049">The operations illustrated in <figref idrefs="f0005">Figs. 5A and 5B</figref> start as a power supply switch (not illustrated) of the image forming apparatus 1 is turned on.</p><p id="p0050" num="0050"><figref idrefs="f0005">Fig. 5A</figref> is a flowchart illustrating an operation of the FPGA 102 when the image forming apparatus 1 is started.</p><p id="p0051" num="0051">The operation illustrated in <figref idrefs="f0005">Fig. 5A</figref> is realized by the FPGA 102 loading a program from the flash ROM 104 and executing the program.</p><p id="p0052" num="0052">In step S101, the FPGA 102 reads the first circuit information 201 from the flash ROM 104 at address "0000" through the circuit reconfiguration control unit 303 and configures the first logic circuit as illustrated in <figref idrefs="f0004">Fig. 4A</figref>.</p><p id="p0053" num="0053">In step S102, the FPGA 102 releases a wait signal 108 to the CPU 101 through the wait signal control unit 302 and<!-- EPO <DP n="10"> --> notifies the CPU 101 of the start of startup processing.</p><p id="p0054" num="0054">In step S103, the FPGA 102 waits for a reconfiguration instruction which the CPU 101 transmits after the CPU 101 finishes the startup processing (NO in step S103). Here, a reconfiguration instruction includes an instruction for reconfiguration as well as information on an address "XXXX" of the second circuit information 202 for reconfiguration. Upon receiving a reconfiguration instruction (YES in step S103), the processing proceeds to step S104.</p><p id="p0055" num="0055">In step S104, the FPGA 102 asserts a wait signal 108 to the CPU 101 through the wait signal control unit 302 and puts the CPU 101 into a wait state (i.e., a state where the operation is limited or is not allowed).</p><p id="p0056" num="0056">In step S105, the FPGA 102 reads the second circuit information 202 from the flash ROM 104 at the address "XXXX" through the circuit reconfiguration control unit 303 and reconfigures in the FPGA 102 the second logic circuit as illustrated in <figref idrefs="f0004">Fig. 4B</figref>. At this timing, a port setting in the FPGA 102 may also be performed. In this way, a circuit configuration is reconfigured from the first logic circuit to the second logic circuit because the boot program storage unit 301 becomes unnecessary once booting is completed, and instead the image data processing unit 304 becomes necessary thereafter for image processing.</p><p id="p0057" num="0057">In step S106, the FPGA 102 releases a wait signal 108 to the CPU 101 through the wait signal control unit 302, and notifies the CPU 101 of the end of the startup processing.<!-- EPO <DP n="11"> --></p><p id="p0058" num="0058"><figref idrefs="f0005">Fig. 5B</figref> is a flowchart illustrating an operation of the CPU 101 when the image forming apparatus 1 is started.</p><p id="p0059" num="0059">The operation in <figref idrefs="f0005">Fig. 5B</figref> is realized when the CPU 101 loads a program from the hard disk 8 or the FPGA 102, which is in the circuit configuration illustrated in <figref idrefs="f0004">Fig. 4A</figref>, and executes the program.</p><p id="p0060" num="0060">In step S201, the CPU 101 waits for a wait signal 108 output from the FPGA 102 to be released (NO in step S201). If the wait signal 108 is released (YES in step S201), the processing proceeds to step S202.</p><p id="p0061" num="0061">In step S202, the CPU 101 reads a boot program from the boot program storage unit 301 of the FPGA 102.</p><p id="p0062" num="0062">In step S203, the CPU 101 loads the program read in step S202 onto the DRAM 103 and execute the loaded program, thereby carrying out boot processing.</p><p id="p0063" num="0063">In step S204, the CPU 101 notifies the FPGA 102 of a reconfiguration instruction of the logic circuit.</p><p id="p0064" num="0064">In step S205, the CPU 101 waits for a wait signal 108 output from the FPGA 102 to be released (NO in step S205). If the wait signal 108 is released (YES in step S205), the CPU 101 terminates the boot processing. At this timing, a port setting in the CPU 101 may also be performed.</p><p id="p0065" num="0065">After the operations illustrated in <figref idrefs="f0005">Figs. 5A and 5B</figref> are completed, the CPU 101 and the image data processing unit 304 of the FPGA 102 cooperate with each other to carry out various processing such as copying, printing, scanning, and faxing.</p><p id="p0066" num="0066">According to the first exemplary embodiment, in the<!-- EPO <DP n="12"> --> image forming apparatus 1 that includes the CPU 101 and the FPGA 102, a ROM for the CPU 101 can be omitted. As a result, the cost of the components and the scale of the circuit can be reduced in the image forming apparatus 1.</p><p id="p0067" num="0067">According to a second exemplary embodiment, in an image forming apparatus that includes an FPGA, the FPGA functions as a ROM for a boot program and a processing circuit for image data both at and after startup.</p><p id="p0068" num="0068">The configuration of an image forming apparatus 1 is similar to that illustrated in <figref idrefs="f0001">Fig. 1</figref>, and thus the description thereof will be omitted.</p><p id="p0069" num="0069">In addition, the configuration of a controller unit 110 is similar to that illustrated in <figref idrefs="f0002">Fig. 2</figref>, and thus the description thereof will be omitted.</p><p id="p0070" num="0070"><figref idrefs="f0006">Fig. 6</figref> is a diagram illustrating a data structure of a flash ROM 104 according to the present exemplary embodiment.</p><p id="p0071" num="0071">Third circuit information 401 is data for configuring, in the FPGA 102, a logic circuit illustrated in <figref idrefs="f0007">Fig. 7</figref>. The third circuit information 401 is written in the flash ROM 104 at an address "0000".</p><p id="p0072" num="0072"><figref idrefs="f0007">Fig. 7</figref> is a diagram illustrating a logic circuit configured in the FPGA 102 according to the present exemplary embodiment.</p><p id="p0073" num="0073"><figref idrefs="f0007">Fig. 7</figref> is a diagram illustrating a third logic circuit configured in the FPGA 102 by loading the third circuit information 401 into the FPGA 102. The logic circuit<!-- EPO <DP n="13"> --> illustrated in <figref idrefs="f0007">Fig. 7</figref> is configured in the FPGA 102 when the image forming apparatus 1 is started.</p><p id="p0074" num="0074">In <figref idrefs="f0007">Fig. 7</figref>, the circuit reconfiguration control unit 303 is a static configuration. That is, the circuit reconfiguration control unit 303 is fixed and cannot be modified by loading a program to be described later. On the other hand, components other than the circuit reconfiguration control unit 303 are dynamic configurations. That is, those components are not fixed in advance and can be modified by loading a program to be described later.</p><p id="p0075" num="0075">In <figref idrefs="f0007">Fig. 7</figref>, parts that are similar to those in <figref idrefs="f0004">Figs. 4A and 4B</figref> are given the same reference numerals, and the descriptions thereof will be omitted. The configuration in <figref idrefs="f0007">Fig. 7</figref> differs from those in <figref idrefs="f0004">Figs. 4A and 4B</figref> in that the boot program storage unit 301 and the image data processing unit 304 are both provided in the same circuit.</p><p id="p0076" num="0076"><figref idrefs="f0008">Figs. 8A and 8B</figref> are flowcharts illustrating operations of the controller unit 110 when the image forming apparatus 1 is started according to the present exemplary embodiment.</p><p id="p0077" num="0077">In <figref idrefs="f0008">Figs. 8A and 8B</figref>, processes that are similar to those in <figref idrefs="f0005">Figs. 5A and 5B</figref> are given the same reference numerals, and the descriptions thereof will be omitted. The operations illustrated in <figref idrefs="f0008">Figs. 8A and 8B</figref> differ from those illustrated in <figref idrefs="f0005">Figs. 5A and 5B</figref> in that step S101 is changed to step S301 and in that steps S103, S104, S105, S106, S204, and S205 are omitted.<!-- EPO <DP n="14"> --></p><p id="p0078" num="0078">The operation illustrated in <figref idrefs="f0008">Fig. 8A</figref> is realized by the FPGA 102 loading a program from the flash ROM 104 and executing the program. The operation in <figref idrefs="f0008">Fig. 8B</figref> is realized by the CPU 101 loading a program from the hard disk 8 or the FPGA 102, which is in the circuit configuration illustrated in <figref idrefs="f0007">Fig. 7</figref>, and executing the program.</p><p id="p0079" num="0079">In step S301, the FPGA 102 reads the third circuit information 401 from the flash ROM 104 at the address "0000" through the circuit reconfiguration control unit 303, and configures the third logic circuit as illustrated in <figref idrefs="f0007">Fig. 7</figref>.</p><p id="p0080" num="0080">After the operations illustrated in <figref idrefs="f0008">Figs. 8A and 8B</figref> are completed, the CPU 101 and the image data processing unit 304 of the FPGA 102 cooperate with each other to carry out various processing such as copying, printing, scanning, and faxing.</p><p id="p0081" num="0081">According to the second exemplary embodiment, in the image forming apparatus 1 that includes the CPU 101 and the FPGA 102, a ROM for the CPU 101 may not need to be provided separately. As a result, the cost of the components and the scale of the circuit can be reduced in the image forming apparatus 1. Furthermore, in comparison with the first exemplary embodiment, although the scale of the logic circuit configured in the FPGA 102 at startup increases, processing of the FPGA 102 and the CPU 101 after startup can be simplified.</p><p id="p0082" num="0082">Embodiments of the present invention can also be realized by a computer of a system or apparatus that reads out and executes computer executable instructions recorded on a storage medium (e.g., non-transitory computer-readable<!-- EPO <DP n="15"> --> storage medium) to perform the functions of one or more of the above-described embodiment (s) of the present invention, and by a method performed by the computer of the system or apparatus by, for example, reading out and executing the computer executable instructions from the storage medium to perform the functions of one or more of the above-described embodiment (s). The computer may comprise one or more of a central processing unit (CPU), micro processing unit (MPU), or other circuitry, and may include a network of separate computers or separate computer processors. The computer executable instructions may be provided to the computer, for example, from a network or the storage medium. The storage medium may include, for example, one or more of a hard disk, a random-access memory (RAM), a read only memory (ROM), a storage of distributed computing systems, an optical disk (such as a compact disc (CD), digital versatile disc (DVD), or Blu-ray Disc (BD)™), a flash memory device, a memory card, and the like.</p><p id="p0083" num="0083">While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all modifications, equivalent structures, and functions.</p></description><claims mxw-id="PCLM56976141" lang="EN" load-source="patent-office"><!-- EPO <DP n="16"> --><claim id="c-en-0001" num="0001"><claim-text>An information processing apparatus, comprising:
<claim-text>a control means;</claim-text>
<claim-text>a processing means capable of dynamically changing a circuit configuration thereof; and</claim-text>
<claim-text>a storage means configured to store circuit information indicating a circuit configuration to be read into the processing means,</claim-text>
<claim-text>wherein the processing means reads first circuit information from the storage means to function as a storage medium for storing a program, and</claim-text>
<claim-text>wherein the control means reads the program from the processing means to execute the program.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The information processing apparatus according to claim 1, wherein the processing means reads first circuit information from the storage means functioning as a storage medium for storing a boot program for the processing apparatus,<br/>
wherein the control means reads the boot program from the processing means to execute the boot program when the information processing apparatus is started.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The information processing apparatus according to claim 1 2, wherein the processing means reads second circuit information from the storage means to function as an image processing circuit for performing image processing on image<!-- EPO <DP n="17"> --> data when the control means finishes executing the boot program.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The information processing apparatus according to claim 2, wherein the processing means does not read new circuit information from the storage means when the control means finishes executing the boot program.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The information processing apparatus according to any one of claims 1 to 4, wherein the processing means keeps the control means from performing processing while the processing means changes a circuit configuration thereof.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The information processing apparatus according to any one of claims 1 to 5, further comprising:
<claim-text>an image forming means configured to form an image based on image data that has been subjected to image processing by the processing means.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>A method for controlling an information processing apparatus that includes a control means, a processing means capable of dynamically changing a circuit configuration thereof, and a storage means configured to store circuit information indicating a circuit configuration to be read into the processing means, the method comprising:
<claim-text>reading first circuit information from the storage means into the processing means to cause the processing means to function as a storage medium for storing a program, and<!-- EPO <DP n="18"> --></claim-text>
<claim-text>reading the program from the processing means into the control means to cause the control means to execute the program.</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>A program for performing a method for controlling an information processing apparatus that includes a control means, a processing means capable of dynamically changing a circuit configuration thereof, and a storage means configured to store circuit information indicating a circuit configuration to be read into the processing means, the method comprising:
<claim-text>reading first circuit information from the storage means into the processing means to cause the processing means to function as a storage medium for storing a program to be executed by the control means and as an image processing circuit for performing image processing on image data, and</claim-text>
<claim-text>reading the program from the processing means into the control means to cause the control means execute the program.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16666926" load-source="patent-office"><!-- EPO <DP n="19"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="171" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="135" he="134" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0004" num="4A,4B"><img id="if0004" file="imgf0004.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0005" num="5A,5B"><img id="if0005" file="imgf0005.tif" wi="157" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="127" he="96" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="160" he="176" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0008" num="8A,8B"><img id="if0008" file="imgf0008.tif" wi="156" he="233" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
