
WEACT_743.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014d2c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009ec  08014fd0  08014fd0  00015fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080159bc  080159bc  000169bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080159c4  080159c4  000169c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080159c8  080159c8  000169c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000494  24000000  080159cc  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ed4  24000494  08015e60  00017494  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001368  08015e60  00018368  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00017494  2**0
                  CONTENTS, READONLY
 10 .debug_info   000362ec  00000000  00000000  000174c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000066d7  00000000  00000000  0004d7ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002948  00000000  00000000  00053e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0004288b  00000000  00000000  000567d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0003857f  00000000  00000000  0009905b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00194de6  00000000  00000000  000d15da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  002663c0  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 00001feb  00000000  00000000  00266403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000bedc  00000000  00000000  002683f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  002742cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000494 	.word	0x24000494
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014fb4 	.word	0x08014fb4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000498 	.word	0x24000498
 80002dc:	08014fb4 	.word	0x08014fb4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <ST7789_Delay>:
#include "spi.h" // spi.h가 포함되어야 hspi1을 인식합니다.

extern SPI_HandleTypeDef ST7789_SPI_PORT;

// 간단한 딜레이 매크로
static void ST7789_Delay(uint32_t ms) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	f004 ff95 	bl	80055f4 <HAL_Delay>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <ST7789_Select>:

// CS 핀 제어
static void ST7789_Select(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_PORT, ST7789_CS_PIN, GPIO_PIN_RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006de:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <ST7789_Select+0x14>)
 80006e0:	f006 ffb4 	bl	800764c <HAL_GPIO_WritePin>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	58021000 	.word	0x58021000

080006ec <ST7789_UnSelect>:
static void ST7789_UnSelect(void) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_PORT, ST7789_CS_PIN, GPIO_PIN_SET);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006f6:	4802      	ldr	r0, [pc, #8]	@ (8000700 <ST7789_UnSelect+0x14>)
 80006f8:	f006 ffa8 	bl	800764c <HAL_GPIO_WritePin>
}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	58021000 	.word	0x58021000

08000704 <ST7789_WriteCommand>:

// 커맨드 전송 (DC = 0)
void ST7789_WriteCommand(uint8_t cmd) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
    ST7789_Select();
 800070e:	f7ff ffe1 	bl	80006d4 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_RESET); // Command Mode
 8000712:	2200      	movs	r2, #0
 8000714:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000718:	4807      	ldr	r0, [pc, #28]	@ (8000738 <ST7789_WriteCommand+0x34>)
 800071a:	f006 ff97 	bl	800764c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, 1, HAL_MAX_DELAY);
 800071e:	1df9      	adds	r1, r7, #7
 8000720:	f04f 33ff 	mov.w	r3, #4294967295
 8000724:	2201      	movs	r2, #1
 8000726:	4805      	ldr	r0, [pc, #20]	@ (800073c <ST7789_WriteCommand+0x38>)
 8000728:	f00c f8aa 	bl	800c880 <HAL_SPI_Transmit>
    ST7789_UnSelect();
 800072c:	f7ff ffde 	bl	80006ec <ST7789_UnSelect>
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	58021000 	.word	0x58021000
 800073c:	24000aac 	.word	0x24000aac

08000740 <ST7789_WriteData>:

// 데이터 전송 (DC = 1)
void ST7789_WriteData(uint8_t *buff, size_t buff_size) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
    ST7789_Select();
 800074a:	f7ff ffc3 	bl	80006d4 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_SET); // Data Mode
 800074e:	2201      	movs	r2, #1
 8000750:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000754:	4808      	ldr	r0, [pc, #32]	@ (8000778 <ST7789_WriteData+0x38>)
 8000756:	f006 ff79 	bl	800764c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	b29a      	uxth	r2, r3
 800075e:	f04f 33ff 	mov.w	r3, #4294967295
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	4805      	ldr	r0, [pc, #20]	@ (800077c <ST7789_WriteData+0x3c>)
 8000766:	f00c f88b 	bl	800c880 <HAL_SPI_Transmit>
    ST7789_UnSelect();
 800076a:	f7ff ffbf 	bl	80006ec <ST7789_UnSelect>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	58021000 	.word	0x58021000
 800077c:	24000aac 	.word	0x24000aac

08000780 <ST7789_WriteSmallData>:

// 1바이트 데이터 전송 래퍼
static void ST7789_WriteSmallData(uint8_t data) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
    ST7789_WriteData(&data, 1);
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	2101      	movs	r1, #1
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ffd6 	bl	8000740 <ST7789_WriteData>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <ST7789_SetAddressWindow>:

// 윈도우 설정 (핵심: Offset 적용)
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b087      	sub	sp, #28
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4604      	mov	r4, r0
 80007a4:	4608      	mov	r0, r1
 80007a6:	4611      	mov	r1, r2
 80007a8:	461a      	mov	r2, r3
 80007aa:	4623      	mov	r3, r4
 80007ac:	80fb      	strh	r3, [r7, #6]
 80007ae:	4603      	mov	r3, r0
 80007b0:	80bb      	strh	r3, [r7, #4]
 80007b2:	460b      	mov	r3, r1
 80007b4:	807b      	strh	r3, [r7, #2]
 80007b6:	4613      	mov	r3, r2
 80007b8:	803b      	strh	r3, [r7, #0]
    uint16_t x_start = x0 + ST7789_X_SHIFT;
 80007ba:	88fb      	ldrh	r3, [r7, #6]
 80007bc:	3334      	adds	r3, #52	@ 0x34
 80007be:	82fb      	strh	r3, [r7, #22]
    uint16_t x_end = x1 + ST7789_X_SHIFT;
 80007c0:	887b      	ldrh	r3, [r7, #2]
 80007c2:	3334      	adds	r3, #52	@ 0x34
 80007c4:	82bb      	strh	r3, [r7, #20]
    uint16_t y_start = y0 + ST7789_Y_SHIFT;
 80007c6:	88bb      	ldrh	r3, [r7, #4]
 80007c8:	3328      	adds	r3, #40	@ 0x28
 80007ca:	827b      	strh	r3, [r7, #18]
    uint16_t y_end = y1 + ST7789_Y_SHIFT;
 80007cc:	883b      	ldrh	r3, [r7, #0]
 80007ce:	3328      	adds	r3, #40	@ 0x28
 80007d0:	823b      	strh	r3, [r7, #16]

    ST7789_WriteCommand(0x2A); // CASET
 80007d2:	202a      	movs	r0, #42	@ 0x2a
 80007d4:	f7ff ff96 	bl	8000704 <ST7789_WriteCommand>
    {
        uint8_t data[] = { (x_start >> 8) & 0xFF, x_start & 0xFF, (x_end >> 8) & 0xFF, x_end & 0xFF };
 80007d8:	8afb      	ldrh	r3, [r7, #22]
 80007da:	0a1b      	lsrs	r3, r3, #8
 80007dc:	b29b      	uxth	r3, r3
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	733b      	strb	r3, [r7, #12]
 80007e2:	8afb      	ldrh	r3, [r7, #22]
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	737b      	strb	r3, [r7, #13]
 80007e8:	8abb      	ldrh	r3, [r7, #20]
 80007ea:	0a1b      	lsrs	r3, r3, #8
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	73bb      	strb	r3, [r7, #14]
 80007f2:	8abb      	ldrh	r3, [r7, #20]
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	73fb      	strb	r3, [r7, #15]
        ST7789_WriteData(data, sizeof(data));
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	2104      	movs	r1, #4
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff9e 	bl	8000740 <ST7789_WriteData>
    }

    ST7789_WriteCommand(0x2B); // RASET
 8000804:	202b      	movs	r0, #43	@ 0x2b
 8000806:	f7ff ff7d 	bl	8000704 <ST7789_WriteCommand>
    {
        uint8_t data[] = { (y_start >> 8) & 0xFF, y_start & 0xFF, (y_end >> 8) & 0xFF, y_end & 0xFF };
 800080a:	8a7b      	ldrh	r3, [r7, #18]
 800080c:	0a1b      	lsrs	r3, r3, #8
 800080e:	b29b      	uxth	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	723b      	strb	r3, [r7, #8]
 8000814:	8a7b      	ldrh	r3, [r7, #18]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	727b      	strb	r3, [r7, #9]
 800081a:	8a3b      	ldrh	r3, [r7, #16]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	b29b      	uxth	r3, r3
 8000820:	b2db      	uxtb	r3, r3
 8000822:	72bb      	strb	r3, [r7, #10]
 8000824:	8a3b      	ldrh	r3, [r7, #16]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	72fb      	strb	r3, [r7, #11]
        ST7789_WriteData(data, sizeof(data));
 800082a:	f107 0308 	add.w	r3, r7, #8
 800082e:	2104      	movs	r1, #4
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff85 	bl	8000740 <ST7789_WriteData>
    }

    ST7789_WriteCommand(0x2C); // RAMWR
 8000836:	202c      	movs	r0, #44	@ 0x2c
 8000838:	f7ff ff64 	bl	8000704 <ST7789_WriteCommand>
}
 800083c:	bf00      	nop
 800083e:	371c      	adds	r7, #28
 8000840:	46bd      	mov	sp, r7
 8000842:	bd90      	pop	{r4, r7, pc}

08000844 <ST7789_Init>:

// 초기화 함수
void ST7789_Init(void) {
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
    ST7789_WriteCommand(0x01); // SWRESET
 8000848:	2001      	movs	r0, #1
 800084a:	f7ff ff5b 	bl	8000704 <ST7789_WriteCommand>
    ST7789_Delay(150);
 800084e:	2096      	movs	r0, #150	@ 0x96
 8000850:	f7ff ff34 	bl	80006bc <ST7789_Delay>

    ST7789_WriteCommand(0x11); // SLPOUT (Sleep Out)
 8000854:	2011      	movs	r0, #17
 8000856:	f7ff ff55 	bl	8000704 <ST7789_WriteCommand>
    ST7789_Delay(255);
 800085a:	20ff      	movs	r0, #255	@ 0xff
 800085c:	f7ff ff2e 	bl	80006bc <ST7789_Delay>

    ST7789_WriteCommand(0x3A); // COLMOD (Color Mode)
 8000860:	203a      	movs	r0, #58	@ 0x3a
 8000862:	f7ff ff4f 	bl	8000704 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x55); // 16-bit color (65k)
 8000866:	2055      	movs	r0, #85	@ 0x55
 8000868:	f7ff ff8a 	bl	8000780 <ST7789_WriteSmallData>

    // [중요] 방향 설정 (MADCTL) - 가로 모드 예시
    // 0x36 레지스터 비트: MY MX MV ML RGB MH ...
    // 가로 모드(LandScape) 설정 값: 보통 0x70 또는 0xA0 등을 사용
    ST7789_WriteCommand(0x36);
 800086c:	2036      	movs	r0, #54	@ 0x36
 800086e:	f7ff ff49 	bl	8000704 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x00); // 방향에 따라 0x00, 0x60, 0x70, 0xC0 등으로 변경 필요
 8000872:	2000      	movs	r0, #0
 8000874:	f7ff ff84 	bl	8000780 <ST7789_WriteSmallData>

    // [중요] 색상 반전 (IPS 패널은 보통 반전 켜야 함)
    ST7789_WriteCommand(0x21); // INVON (Inversion On) -> 색이 이상하면 0x20(OFF)으로 변경
 8000878:	2021      	movs	r0, #33	@ 0x21
 800087a:	f7ff ff43 	bl	8000704 <ST7789_WriteCommand>

    ST7789_WriteCommand(0x29); // DISPON (Display On)
 800087e:	2029      	movs	r0, #41	@ 0x29
 8000880:	f7ff ff40 	bl	8000704 <ST7789_WriteCommand>
    ST7789_Delay(10);
 8000884:	200a      	movs	r0, #10
 8000886:	f7ff ff19 	bl	80006bc <ST7789_Delay>

    // 화면 검은색으로 클리어
    ST7789_FillScreen(ST7789_BLACK);
 800088a:	2000      	movs	r0, #0
 800088c:	f000 f802 	bl	8000894 <ST7789_FillScreen>
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}

08000894 <ST7789_FillScreen>:

// 화면 전체 채우기
void ST7789_FillScreen(uint16_t color) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	80fb      	strh	r3, [r7, #6]
    ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800089e:	23ef      	movs	r3, #239	@ 0xef
 80008a0:	2286      	movs	r2, #134	@ 0x86
 80008a2:	2100      	movs	r1, #0
 80008a4:	2000      	movs	r0, #0
 80008a6:	f7ff ff79 	bl	800079c <ST7789_SetAddressWindow>

    // 버퍼를 사용해 한 번에 쏘는 것이 빠름 (메모리 부족 시 루프로 변경)
    // 여기서는 간단히 픽셀 단위 전송을 예시로 들거나, 라인 버퍼를 쓸 수 있음
    // 아래는 단순 무식한 방법 (최적화 필요 시 DMA 권장)
    uint16_t i, j;
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 80008aa:	88fb      	ldrh	r3, [r7, #6]
 80008ac:	0a1b      	lsrs	r3, r3, #8
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	723b      	strb	r3, [r7, #8]
 80008b4:	88fb      	ldrh	r3, [r7, #6]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	727b      	strb	r3, [r7, #9]

    ST7789_Select();
 80008ba:	f7ff ff0b 	bl	80006d4 <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_PORT, ST7789_DC_PIN, GPIO_PIN_SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008c4:	4810      	ldr	r0, [pc, #64]	@ (8000908 <ST7789_FillScreen+0x74>)
 80008c6:	f006 fec1 	bl	800764c <HAL_GPIO_WritePin>

    for(i = 0; i < ST7789_WIDTH; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	81fb      	strh	r3, [r7, #14]
 80008ce:	e012      	b.n	80008f6 <ST7789_FillScreen+0x62>
        for(j = 0; j < ST7789_HEIGHT; j++) {
 80008d0:	2300      	movs	r3, #0
 80008d2:	81bb      	strh	r3, [r7, #12]
 80008d4:	e009      	b.n	80008ea <ST7789_FillScreen+0x56>
             HAL_SPI_Transmit(&ST7789_SPI_PORT, data, 2, 10);
 80008d6:	f107 0108 	add.w	r1, r7, #8
 80008da:	230a      	movs	r3, #10
 80008dc:	2202      	movs	r2, #2
 80008de:	480b      	ldr	r0, [pc, #44]	@ (800090c <ST7789_FillScreen+0x78>)
 80008e0:	f00b ffce 	bl	800c880 <HAL_SPI_Transmit>
        for(j = 0; j < ST7789_HEIGHT; j++) {
 80008e4:	89bb      	ldrh	r3, [r7, #12]
 80008e6:	3301      	adds	r3, #1
 80008e8:	81bb      	strh	r3, [r7, #12]
 80008ea:	89bb      	ldrh	r3, [r7, #12]
 80008ec:	2bef      	cmp	r3, #239	@ 0xef
 80008ee:	d9f2      	bls.n	80008d6 <ST7789_FillScreen+0x42>
    for(i = 0; i < ST7789_WIDTH; i++) {
 80008f0:	89fb      	ldrh	r3, [r7, #14]
 80008f2:	3301      	adds	r3, #1
 80008f4:	81fb      	strh	r3, [r7, #14]
 80008f6:	89fb      	ldrh	r3, [r7, #14]
 80008f8:	2b86      	cmp	r3, #134	@ 0x86
 80008fa:	d9e9      	bls.n	80008d0 <ST7789_FillScreen+0x3c>
        }
    }
    ST7789_UnSelect();
 80008fc:	f7ff fef6 	bl	80006ec <ST7789_UnSelect>
}
 8000900:	bf00      	nop
 8000902:	3710      	adds	r7, #16
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	58021000 	.word	0x58021000
 800090c:	24000aac 	.word	0x24000aac

08000910 <ST7789_DrawPixel>:

// 점 찍기
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	80fb      	strh	r3, [r7, #6]
 800091a:	460b      	mov	r3, r1
 800091c:	80bb      	strh	r3, [r7, #4]
 800091e:	4613      	mov	r3, r2
 8000920:	807b      	strh	r3, [r7, #2]
    if(x >= ST7789_WIDTH || y >= ST7789_HEIGHT) return;
 8000922:	88fb      	ldrh	r3, [r7, #6]
 8000924:	2b86      	cmp	r3, #134	@ 0x86
 8000926:	d817      	bhi.n	8000958 <ST7789_DrawPixel+0x48>
 8000928:	88bb      	ldrh	r3, [r7, #4]
 800092a:	2bef      	cmp	r3, #239	@ 0xef
 800092c:	d814      	bhi.n	8000958 <ST7789_DrawPixel+0x48>

    ST7789_SetAddressWindow(x, y, x, y);
 800092e:	88bb      	ldrh	r3, [r7, #4]
 8000930:	88fa      	ldrh	r2, [r7, #6]
 8000932:	88b9      	ldrh	r1, [r7, #4]
 8000934:	88f8      	ldrh	r0, [r7, #6]
 8000936:	f7ff ff31 	bl	800079c <ST7789_SetAddressWindow>
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 800093a:	887b      	ldrh	r3, [r7, #2]
 800093c:	0a1b      	lsrs	r3, r3, #8
 800093e:	b29b      	uxth	r3, r3
 8000940:	b2db      	uxtb	r3, r3
 8000942:	733b      	strb	r3, [r7, #12]
 8000944:	887b      	ldrh	r3, [r7, #2]
 8000946:	b2db      	uxtb	r3, r3
 8000948:	737b      	strb	r3, [r7, #13]
    ST7789_WriteData(data, 2);
 800094a:	f107 030c 	add.w	r3, r7, #12
 800094e:	2102      	movs	r1, #2
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fef5 	bl	8000740 <ST7789_WriteData>
 8000956:	e000      	b.n	800095a <ST7789_DrawPixel+0x4a>
    if(x >= ST7789_WIDTH || y >= ST7789_HEIGHT) return;
 8000958:	bf00      	nop
}
 800095a:	3710      	adds	r7, #16
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <ST7789_DrawUser8x16>:

// 사용자 정의 8x16 폰트 전용 출력 함수
// [최종] 8x16 폰트 (초기 코드 로직 + 90도 회전 적용)
// [진짜 최종] 8x16 폰트 (세로 방향 + MSB First)
// 데이터 구조: [Col 0 Top] [Col 0 Bot] [Col 1 Top] [Col 1 Bot] ...
void ST7789_DrawUser8x16(uint16_t x, uint16_t y, char *str, uint16_t color, uint16_t bgcolor) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	60ba      	str	r2, [r7, #8]
 8000968:	461a      	mov	r2, r3
 800096a:	4603      	mov	r3, r0
 800096c:	81fb      	strh	r3, [r7, #14]
 800096e:	460b      	mov	r3, r1
 8000970:	81bb      	strh	r3, [r7, #12]
 8000972:	4613      	mov	r3, r2
 8000974:	80fb      	strh	r3, [r7, #6]
    uint8_t i, j;
    uint8_t top_byte, bot_byte;
    char ch;

    while (*str) {
 8000976:	e09b      	b.n	8000ab0 <ST7789_DrawUser8x16+0x150>
        ch = *str;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	777b      	strb	r3, [r7, #29]
        if (ch < 32 || ch > 126) {
 800097e:	7f7b      	ldrb	r3, [r7, #29]
 8000980:	2b1f      	cmp	r3, #31
 8000982:	d902      	bls.n	800098a <ST7789_DrawUser8x16+0x2a>
 8000984:	7f7b      	ldrb	r3, [r7, #29]
 8000986:	2b7e      	cmp	r3, #126	@ 0x7e
 8000988:	d903      	bls.n	8000992 <ST7789_DrawUser8x16+0x32>
            str++;
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	3301      	adds	r3, #1
 800098e:	60bb      	str	r3, [r7, #8]
            continue;
 8000990:	e08e      	b.n	8000ab0 <ST7789_DrawUser8x16+0x150>
        }

        const uint8_t *pData = asc2_1608[ch - 32];
 8000992:	7f7b      	ldrb	r3, [r7, #29]
 8000994:	3b20      	subs	r3, #32
 8000996:	011b      	lsls	r3, r3, #4
 8000998:	4a4b      	ldr	r2, [pc, #300]	@ (8000ac8 <ST7789_DrawUser8x16+0x168>)
 800099a:	4413      	add	r3, r2
 800099c:	61bb      	str	r3, [r7, #24]

        if (x + 8 >= ST7789_WIDTH) {
 800099e:	89fb      	ldrh	r3, [r7, #14]
 80009a0:	2b7e      	cmp	r3, #126	@ 0x7e
 80009a2:	d908      	bls.n	80009b6 <ST7789_DrawUser8x16+0x56>
            x = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	81fb      	strh	r3, [r7, #14]
            y += 16;
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3310      	adds	r3, #16
 80009ac:	81bb      	strh	r3, [r7, #12]
            if (y + 16 >= ST7789_HEIGHT) break;
 80009ae:	89bb      	ldrh	r3, [r7, #12]
 80009b0:	2bdf      	cmp	r3, #223	@ 0xdf
 80009b2:	f200 8083 	bhi.w	8000abc <ST7789_DrawUser8x16+0x15c>
        }

        // 왼쪽에서 오른쪽으로 8개 기둥(Column)을 그립니다.
        for (i = 0; i < 8; i++) {
 80009b6:	2300      	movs	r3, #0
 80009b8:	77fb      	strb	r3, [r7, #31]
 80009ba:	e070      	b.n	8000a9e <ST7789_DrawUser8x16+0x13e>
            top_byte = pData[i * 2];     // 윗부분 데이터
 80009bc:	7ffb      	ldrb	r3, [r7, #31]
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	461a      	mov	r2, r3
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	4413      	add	r3, r2
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	75fb      	strb	r3, [r7, #23]
            bot_byte = pData[i * 2 + 1]; // 아랫부분 데이터
 80009ca:	7ffb      	ldrb	r3, [r7, #31]
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	3301      	adds	r3, #1
 80009d0:	69ba      	ldr	r2, [r7, #24]
 80009d2:	4413      	add	r3, r2
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	75bb      	strb	r3, [r7, #22]

            // [핵심 수정] 비트 7(MSB)이 가장 위쪽 픽셀입니다. (0x80부터 검사)

            // 1. 윗부분 8픽셀 그리기 (y ~ y+7)
            for (j = 0; j < 8; j++) {
 80009d8:	2300      	movs	r3, #0
 80009da:	77bb      	strb	r3, [r7, #30]
 80009dc:	e027      	b.n	8000a2e <ST7789_DrawUser8x16+0xce>
                if ((top_byte << j) & 0x80) { // 비트를 왼쪽으로 밀면서 최상위 비트 확인
 80009de:	7dfa      	ldrb	r2, [r7, #23]
 80009e0:	7fbb      	ldrb	r3, [r7, #30]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d00e      	beq.n	8000a0c <ST7789_DrawUser8x16+0xac>
                    ST7789_DrawPixel(x + i, y + j, color);
 80009ee:	7ffb      	ldrb	r3, [r7, #31]
 80009f0:	b29a      	uxth	r2, r3
 80009f2:	89fb      	ldrh	r3, [r7, #14]
 80009f4:	4413      	add	r3, r2
 80009f6:	b298      	uxth	r0, r3
 80009f8:	7fbb      	ldrb	r3, [r7, #30]
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	89bb      	ldrh	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	88fa      	ldrh	r2, [r7, #6]
 8000a04:	4619      	mov	r1, r3
 8000a06:	f7ff ff83 	bl	8000910 <ST7789_DrawPixel>
 8000a0a:	e00d      	b.n	8000a28 <ST7789_DrawUser8x16+0xc8>
                } else {
                    ST7789_DrawPixel(x + i, y + j, bgcolor);
 8000a0c:	7ffb      	ldrb	r3, [r7, #31]
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	89fb      	ldrh	r3, [r7, #14]
 8000a12:	4413      	add	r3, r2
 8000a14:	b298      	uxth	r0, r3
 8000a16:	7fbb      	ldrb	r3, [r7, #30]
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	89bb      	ldrh	r3, [r7, #12]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000a22:	4619      	mov	r1, r3
 8000a24:	f7ff ff74 	bl	8000910 <ST7789_DrawPixel>
            for (j = 0; j < 8; j++) {
 8000a28:	7fbb      	ldrb	r3, [r7, #30]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	77bb      	strb	r3, [r7, #30]
 8000a2e:	7fbb      	ldrb	r3, [r7, #30]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d9d4      	bls.n	80009de <ST7789_DrawUser8x16+0x7e>
                }
            }

            // 2. 아랫부분 8픽셀 그리기 (y+8 ~ y+15)
            for (j = 0; j < 8; j++) {
 8000a34:	2300      	movs	r3, #0
 8000a36:	77bb      	strb	r3, [r7, #30]
 8000a38:	e02b      	b.n	8000a92 <ST7789_DrawUser8x16+0x132>
                if ((bot_byte << j) & 0x80) {
 8000a3a:	7dba      	ldrb	r2, [r7, #22]
 8000a3c:	7fbb      	ldrb	r3, [r7, #30]
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d010      	beq.n	8000a6c <ST7789_DrawUser8x16+0x10c>
                    ST7789_DrawPixel(x + i, y + j + 8, color);
 8000a4a:	7ffb      	ldrb	r3, [r7, #31]
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	89fb      	ldrh	r3, [r7, #14]
 8000a50:	4413      	add	r3, r2
 8000a52:	b298      	uxth	r0, r3
 8000a54:	7fbb      	ldrb	r3, [r7, #30]
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	89bb      	ldrh	r3, [r7, #12]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	3308      	adds	r3, #8
 8000a60:	b29b      	uxth	r3, r3
 8000a62:	88fa      	ldrh	r2, [r7, #6]
 8000a64:	4619      	mov	r1, r3
 8000a66:	f7ff ff53 	bl	8000910 <ST7789_DrawPixel>
 8000a6a:	e00f      	b.n	8000a8c <ST7789_DrawUser8x16+0x12c>
                } else {
                    ST7789_DrawPixel(x + i, y + j + 8, bgcolor);
 8000a6c:	7ffb      	ldrb	r3, [r7, #31]
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	89fb      	ldrh	r3, [r7, #14]
 8000a72:	4413      	add	r3, r2
 8000a74:	b298      	uxth	r0, r3
 8000a76:	7fbb      	ldrb	r3, [r7, #30]
 8000a78:	b29a      	uxth	r2, r3
 8000a7a:	89bb      	ldrh	r3, [r7, #12]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	3308      	adds	r3, #8
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000a86:	4619      	mov	r1, r3
 8000a88:	f7ff ff42 	bl	8000910 <ST7789_DrawPixel>
            for (j = 0; j < 8; j++) {
 8000a8c:	7fbb      	ldrb	r3, [r7, #30]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	77bb      	strb	r3, [r7, #30]
 8000a92:	7fbb      	ldrb	r3, [r7, #30]
 8000a94:	2b07      	cmp	r3, #7
 8000a96:	d9d0      	bls.n	8000a3a <ST7789_DrawUser8x16+0xda>
        for (i = 0; i < 8; i++) {
 8000a98:	7ffb      	ldrb	r3, [r7, #31]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	77fb      	strb	r3, [r7, #31]
 8000a9e:	7ffb      	ldrb	r3, [r7, #31]
 8000aa0:	2b07      	cmp	r3, #7
 8000aa2:	d98b      	bls.n	80009bc <ST7789_DrawUser8x16+0x5c>
                }
            }
        }

        x += 8;
 8000aa4:	89fb      	ldrh	r3, [r7, #14]
 8000aa6:	3308      	adds	r3, #8
 8000aa8:	81fb      	strh	r3, [r7, #14]
        str++;
 8000aaa:	68bb      	ldr	r3, [r7, #8]
 8000aac:	3301      	adds	r3, #1
 8000aae:	60bb      	str	r3, [r7, #8]
    while (*str) {
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f47f af5f 	bne.w	8000978 <ST7789_DrawUser8x16+0x18>
    }
}
 8000aba:	e000      	b.n	8000abe <ST7789_DrawUser8x16+0x15e>
            if (y + 16 >= ST7789_HEIGHT) break;
 8000abc:	bf00      	nop
}
 8000abe:	bf00      	nop
 8000ac0:	3720      	adds	r7, #32
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	0801501c 	.word	0x0801501c

08000acc <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8000ada:	6839      	ldr	r1, [r7, #0]
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f001 fd52 	bl	8002586 <VL53L0X_get_offset_calibration_data_micro_meter>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8000ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3710      	adds	r7, #16
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
	...

08000af4 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b0a4      	sub	sp, #144	@ 0x90
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8000afc:	2300      	movs	r3, #0
 8000afe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8000b02:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d107      	bne.n	8000b1a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2188      	movs	r1, #136	@ 0x88
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f004 fc12 	bl	8005338 <VL53L0X_WrByte>
 8000b14:	4603      	mov	r3, r0
 8000b16:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b28:	f8a3 217e 	strh.w	r2, [r3, #382]	@ 0x17e

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660
	 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4aae      	ldr	r2, [pc, #696]	@ (8000de8 <VL53L0X_DataInit+0x2f4>)
 8000b30:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8000b3a:	f107 0310 	add.w	r3, r7, #16
 8000b3e:	4619      	mov	r1, r3
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f000 fadf 	bl	8001104 <VL53L0X_GetDeviceParameters>
 8000b46:	4603      	mov	r3, r0
 8000b48:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	if (Status == VL53L0X_ERROR_NONE) {
 8000b4c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d130      	bne.n	8000bb6 <VL53L0X_DataInit+0xc2>
		/* initialize PAL values */
		CurrentParameters.DeviceMode =
 8000b54:	2300      	movs	r3, #0
 8000b56:	743b      	strb	r3, [r7, #16]
					VL53L0X_DEVICEMODE_SINGLE_RANGING;
		CurrentParameters.HistogramMode =
 8000b58:	2300      	movs	r3, #0
 8000b5a:	747b      	strb	r3, [r7, #17]
					VL53L0X_HISTOGRAMMODE_DISABLED;

		/* Dmax lookup table */
	/* 0.0 */
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	/* 1200 */
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 8000b60:	f04f 6396 	mov.w	r3, #78643200	@ 0x4b00000
 8000b64:	66bb      	str	r3, [r7, #104]	@ 0x68
	/* 0.7 */
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 8000b66:	f24b 3333 	movw	r3, #45875	@ 0xb333
 8000b6a:	653b      	str	r3, [r7, #80]	@ 0x50
	/* 1100 */
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 8000b6c:	4b9f      	ldr	r3, [pc, #636]	@ (8000dec <VL53L0X_DataInit+0x2f8>)
 8000b6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	/* 2 */
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 8000b70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b74:	657b      	str	r3, [r7, #84]	@ 0x54
	/* 900 */
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 8000b76:	f04f 7361 	mov.w	r3, #58982400	@ 0x3840000
 8000b7a:	673b      	str	r3, [r7, #112]	@ 0x70
	/* 3.8 */
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 8000b7c:	4b9c      	ldr	r3, [pc, #624]	@ (8000df0 <VL53L0X_DataInit+0x2fc>)
 8000b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
	/* 750 */
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 8000b80:	4b9c      	ldr	r3, [pc, #624]	@ (8000df4 <VL53L0X_DataInit+0x300>)
 8000b82:	677b      	str	r3, [r7, #116]	@ 0x74
	/* 7.3 */
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 8000b84:	4b9c      	ldr	r3, [pc, #624]	@ (8000df8 <VL53L0X_DataInit+0x304>)
 8000b86:	65fb      	str	r3, [r7, #92]	@ 0x5c
	/* 550 */
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 8000b88:	4b9c      	ldr	r3, [pc, #624]	@ (8000dfc <VL53L0X_DataInit+0x308>)
 8000b8a:	67bb      	str	r3, [r7, #120]	@ 0x78
	/* 10 */
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 8000b8c:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 8000b90:	663b      	str	r3, [r7, #96]	@ 0x60
	/* 500 */
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 8000b92:	f04f 73fa 	mov.w	r3, #32768000	@ 0x1f40000
 8000b96:	67fb      	str	r3, [r7, #124]	@ 0x7c
	/* 15 */
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 8000b98:	f44f 2370 	mov.w	r3, #983040	@ 0xf0000
 8000b9c:	667b      	str	r3, [r7, #100]	@ 0x64
	/* 400 */
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 8000b9e:	f04f 73c8 	mov.w	r3, #26214400	@ 0x1900000
 8000ba2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	3308      	adds	r3, #8
 8000baa:	f107 0110 	add.w	r1, r7, #16
 8000bae:	2278      	movs	r2, #120	@ 0x78
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f012 faea 	bl	801318a <memcpy>
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2264      	movs	r2, #100	@ 0x64
 8000bba:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000bc4:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000bce:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8000bd8:	f8a3 2168 	strh.w	r2, [r3, #360]	@ 0x168

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2201      	movs	r2, #1
 8000be0:	f883 217c 	strb.w	r2, [r3, #380]	@ 0x17c

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8000be4:	2201      	movs	r2, #1
 8000be6:	2180      	movs	r1, #128	@ 0x80
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f004 fba5 	bl	8005338 <VL53L0X_WrByte>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	21ff      	movs	r1, #255	@ 0xff
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f004 fb99 	bl	8005338 <VL53L0X_WrByte>
 8000c06:	4603      	mov	r3, r0
 8000c08:	461a      	mov	r2, r3
 8000c0a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8000c14:	2200      	movs	r2, #0
 8000c16:	2100      	movs	r1, #0
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f004 fb8d 	bl	8005338 <VL53L0X_WrByte>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	461a      	mov	r2, r3
 8000c22:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000c26:	4313      	orrs	r3, r2
 8000c28:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8000c2c:	f107 030f 	add.w	r3, r7, #15
 8000c30:	461a      	mov	r2, r3
 8000c32:	2191      	movs	r1, #145	@ 0x91
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f004 fbae 	bl	8005396 <VL53L0X_RdByte>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000c42:	4313      	orrs	r3, r2
 8000c44:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8000c48:	7bfa      	ldrb	r2, [r7, #15]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8000c50:	2201      	movs	r2, #1
 8000c52:	2100      	movs	r1, #0
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f004 fb6f 	bl	8005338 <VL53L0X_WrByte>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000c62:	4313      	orrs	r3, r2
 8000c64:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	21ff      	movs	r1, #255	@ 0xff
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f004 fb63 	bl	8005338 <VL53L0X_WrByte>
 8000c72:	4603      	mov	r3, r0
 8000c74:	461a      	mov	r2, r3
 8000c76:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2180      	movs	r1, #128	@ 0x80
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f004 fb57 	bl	8005338 <VL53L0X_WrByte>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000c92:	4313      	orrs	r3, r2
 8000c94:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000c9e:	e017      	b.n	8000cd0 <VL53L0X_DataInit+0x1dc>
		if (Status == VL53L0X_ERROR_NONE)
 8000ca0:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d118      	bne.n	8000cda <VL53L0X_DataInit+0x1e6>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8000ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	2201      	movs	r2, #1
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f000 fd3e 	bl	8001734 <VL53L0X_SetLimitCheckEnable>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	461a      	mov	r2, r3
 8000cbc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8000cc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cca:	3301      	adds	r3, #1
 8000ccc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000cd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cd4:	2b05      	cmp	r3, #5
 8000cd6:	dde3      	ble.n	8000ca0 <VL53L0X_DataInit+0x1ac>
 8000cd8:	e000      	b.n	8000cdc <VL53L0X_DataInit+0x1e8>
		else
			break;
 8000cda:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8000cdc:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d107      	bne.n	8000cf4 <VL53L0X_DataInit+0x200>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f000 fd23 	bl	8001734 <VL53L0X_SetLimitCheckEnable>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8000cf4:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d107      	bne.n	8000d0c <VL53L0X_DataInit+0x218>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2103      	movs	r1, #3
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f000 fd17 	bl	8001734 <VL53L0X_SetLimitCheckEnable>
 8000d06:	4603      	mov	r3, r0
 8000d08:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8000d0c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d107      	bne.n	8000d24 <VL53L0X_DataInit+0x230>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8000d14:	2200      	movs	r2, #0
 8000d16:	2104      	movs	r1, #4
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f000 fd0b 	bl	8001734 <VL53L0X_SetLimitCheckEnable>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8000d24:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d107      	bne.n	8000d3c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2105      	movs	r1, #5
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f000 fcff 	bl	8001734 <VL53L0X_SetLimitCheckEnable>
 8000d36:	4603      	mov	r3, r0
 8000d38:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8000d3c:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d108      	bne.n	8000d56 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8000d44:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8000d48:	2100      	movs	r1, #0
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f000 fda2 	bl	8001894 <VL53L0X_SetLimitCheckValue>
 8000d50:	4603      	mov	r3, r0
 8000d52:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8000d56:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d108      	bne.n	8000d70 <VL53L0X_DataInit+0x27c>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8000d5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d62:	2101      	movs	r1, #1
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f000 fd95 	bl	8001894 <VL53L0X_SetLimitCheckValue>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8000d70:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d108      	bne.n	8000d8a <VL53L0X_DataInit+0x296>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8000d78:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f000 fd88 	bl	8001894 <VL53L0X_SetLimitCheckValue>
 8000d84:	4603      	mov	r3, r0
 8000d86:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8000d8a:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d107      	bne.n	8000da2 <VL53L0X_DataInit+0x2ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8000d92:	2200      	movs	r2, #0
 8000d94:	2103      	movs	r1, #3
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f000 fd7c 	bl	8001894 <VL53L0X_SetLimitCheckValue>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8000da2:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10f      	bne.n	8000dca <VL53L0X_DataInit+0x2d6>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	22ff      	movs	r2, #255	@ 0xff
 8000dae:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8000db2:	22ff      	movs	r2, #255	@ 0xff
 8000db4:	2101      	movs	r1, #1
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f004 fabe 	bl	8005338 <VL53L0X_WrByte>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit
		 */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
	}

	if (Status == VL53L0X_ERROR_NONE)
 8000dca:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d103      	bne.n	8000dda <VL53L0X_DataInit+0x2e6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141


	LOG_FUNCTION_END(Status);
	return Status;
 8000dda:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3790      	adds	r7, #144	@ 0x90
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	000970a4 	.word	0x000970a4
 8000dec:	044c0000 	.word	0x044c0000
 8000df0:	0003cccc 	.word	0x0003cccc
 8000df4:	02ee0000 	.word	0x02ee0000
 8000df8:	00074ccc 	.word	0x00074ccc
 8000dfc:	02260000 	.word	0x02260000

08000e00 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b0ac      	sub	sp, #176	@ 0xb0
 8000e04:	af02      	add	r7, sp, #8
 8000e06:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8000e0e:	f107 031c 	add.w	r3, r7, #28
 8000e12:	2278      	movs	r2, #120	@ 0x78
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f012 f91f 	bl	801305a <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	uint32_t count = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	uint8_t isApertureSpads = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8000e3e:	2101      	movs	r1, #1
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f002 fae3 	bl	800340c <VL53L0X_get_info_from_device>
 8000e46:	4603      	mov	r3, r0
 8000e48:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 8000e52:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 8000e5c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8000e60:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d80f      	bhi.n	8000e88 <VL53L0X_StaticInit+0x88>
 8000e68:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d103      	bne.n	8000e78 <VL53L0X_StaticInit+0x78>
		((ApertureSpads == 1) && (count > 32)) ||
 8000e70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e74:	2b20      	cmp	r3, #32
 8000e76:	d807      	bhi.n	8000e88 <VL53L0X_StaticInit+0x88>
 8000e78:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d10f      	bne.n	8000ea0 <VL53L0X_StaticInit+0xa0>
		((ApertureSpads == 0) && (count > 12)))
 8000e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000e84:	2b0c      	cmp	r3, #12
 8000e86:	d90b      	bls.n	8000ea0 <VL53L0X_StaticInit+0xa0>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8000e88:	f107 0218 	add.w	r2, r7, #24
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	4619      	mov	r1, r3
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f001 fd72 	bl	800297c <VL53L0X_perform_ref_spad_management>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8000e9e:	e00a      	b.n	8000eb6 <VL53L0X_StaticInit+0xb6>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8000ea0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f001 ff72 	bl	8002d94 <VL53L0X_set_reference_spads>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8000eb6:	4b92      	ldr	r3, [pc, #584]	@ (8001100 <VL53L0X_StaticInit+0x300>)
 8000eb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8000ebc:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d111      	bne.n	8000ee8 <VL53L0X_StaticInit+0xe8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8000eca:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8000ece:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d105      	bne.n	8000ee2 <VL53L0X_StaticInit+0xe2>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8000edc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000ee0:	e002      	b.n	8000ee8 <VL53L0X_StaticInit+0xe8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8000ee2:	4b87      	ldr	r3, [pc, #540]	@ (8001100 <VL53L0X_StaticInit+0x300>)
 8000ee4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	}

	if (Status == VL53L0X_ERROR_NONE)
 8000ee8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d107      	bne.n	8000f00 <VL53L0X_StaticInit+0x100>
		Status = VL53L0X_load_tuning_settings(Dev,
 8000ef0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f003 fb97 	bl	8004628 <VL53L0X_load_tuning_settings>
 8000efa:	4603      	mov	r3, r0
 8000efc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
						      pTuningSettingBuffer);


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8000f00:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d10a      	bne.n	8000f1e <VL53L0X_StaticInit+0x11e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f001 f96a 	bl	80021ec <VL53L0X_SetGpioConfig>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8000f1e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d121      	bne.n	8000f6a <VL53L0X_StaticInit+0x16a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8000f26:	2201      	movs	r2, #1
 8000f28:	21ff      	movs	r1, #255	@ 0xff
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f004 fa04 	bl	8005338 <VL53L0X_WrByte>
 8000f30:	4603      	mov	r3, r0
 8000f32:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8000f36:	f107 031a 	add.w	r3, r7, #26
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	2184      	movs	r1, #132	@ 0x84
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f004 fa3b 	bl	80053ba <VL53L0X_RdWord>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8000f52:	2200      	movs	r2, #0
 8000f54:	21ff      	movs	r1, #255	@ 0xff
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f004 f9ee 	bl	8005338 <VL53L0X_WrByte>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8000f64:	4313      	orrs	r3, r2
 8000f66:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8000f6a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d104      	bne.n	8000f7c <VL53L0X_StaticInit+0x17c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8000f72:	8b7b      	ldrh	r3, [r7, #26]
 8000f74:	011a      	lsls	r2, r3, #4
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	}

	/* After static init, some device parameters may be changed,
	 * so update them
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8000f7c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d108      	bne.n	8000f96 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	4619      	mov	r1, r3
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f8ba 	bl	8001104 <VL53L0X_GetDeviceParameters>
 8000f90:	4603      	mov	r3, r0
 8000f92:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7


	if (Status == VL53L0X_ERROR_NONE) {
 8000f96:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d110      	bne.n	8000fc0 <VL53L0X_StaticInit+0x1c0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8000f9e:	f107 0319 	add.w	r3, r7, #25
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f000 f9a2 	bl	80012ee <VL53L0X_GetFractionEnable>
 8000faa:	4603      	mov	r3, r0
 8000fac:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		if (Status == VL53L0X_ERROR_NONE)
 8000fb0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d103      	bne.n	8000fc0 <VL53L0X_StaticInit+0x1c0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8000fb8:	7e7a      	ldrb	r2, [r7, #25]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f883 215d 	strb.w	r2, [r3, #349]	@ 0x15d

	}

	if (Status == VL53L0X_ERROR_NONE)
 8000fc0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d107      	bne.n	8000fd8 <VL53L0X_StaticInit+0x1d8>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3308      	adds	r3, #8
 8000fcc:	f107 011c 	add.w	r1, r7, #28
 8000fd0:	2278      	movs	r2, #120	@ 0x78
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f012 f8d9 	bl	801318a <memcpy>


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8000fd8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d111      	bne.n	8001004 <VL53L0X_StaticInit+0x204>
		Status = VL53L0X_RdByte(Dev,
 8000fe0:	f107 0319 	add.w	r3, r7, #25
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f004 f9d4 	bl	8005396 <VL53L0X_RdByte>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8000ff4:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d103      	bne.n	8001004 <VL53L0X_StaticInit+0x204>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8000ffc:	7e7a      	ldrb	r2, [r7, #25]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8001004:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001008:	2b00      	cmp	r3, #0
 800100a:	d107      	bne.n	800101c <VL53L0X_StaticInit+0x21c>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800100c:	2200      	movs	r2, #0
 800100e:	2100      	movs	r1, #0
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 f9c9 	bl	80013a8 <VL53L0X_SetSequenceStepEnable>
 8001016:	4603      	mov	r3, r0
 8001018:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800101c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001020:	2b00      	cmp	r3, #0
 8001022:	d107      	bne.n	8001034 <VL53L0X_StaticInit+0x234>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8001024:	2200      	movs	r2, #0
 8001026:	2102      	movs	r1, #2
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f000 f9bd 	bl	80013a8 <VL53L0X_SetSequenceStepEnable>
 800102e:	4603      	mov	r3, r0
 8001030:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8001034:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001038:	2b00      	cmp	r3, #0
 800103a:	d103      	bne.n	8001044 <VL53L0X_StaticInit+0x244>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2203      	movs	r2, #3
 8001040:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8001044:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001048:	2b00      	cmp	r3, #0
 800104a:	d109      	bne.n	8001060 <VL53L0X_StaticInit+0x260>
		Status = VL53L0X_GetVcselPulsePeriod(
 800104c:	f107 0313 	add.w	r3, r7, #19
 8001050:	461a      	mov	r2, r3
 8001052:	2100      	movs	r1, #0
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f000 f98f 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 800105a:	4603      	mov	r3, r0
 800105c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001060:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001064:	2b00      	cmp	r3, #0
 8001066:	d103      	bne.n	8001070 <VL53L0X_StaticInit+0x270>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8001068:	7cfa      	ldrb	r2, [r7, #19]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			PreRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8001070:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001074:	2b00      	cmp	r3, #0
 8001076:	d109      	bne.n	800108c <VL53L0X_StaticInit+0x28c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8001078:	f107 0313 	add.w	r3, r7, #19
 800107c:	461a      	mov	r2, r3
 800107e:	2101      	movs	r1, #1
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f000 f979 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8001086:	4603      	mov	r3, r0
 8001088:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800108c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8001090:	2b00      	cmp	r3, #0
 8001092:	d103      	bne.n	800109c <VL53L0X_StaticInit+0x29c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8001094:	7cfa      	ldrb	r2, [r7, #19]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
			FinalRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800109c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d109      	bne.n	80010b8 <VL53L0X_StaticInit+0x2b8>
		Status = get_sequence_step_timeout(
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	461a      	mov	r2, r3
 80010aa:	2103      	movs	r1, #3
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f002 ff2d 	bl	8003f0c <get_sequence_step_timeout>
 80010b2:	4603      	mov	r3, r0
 80010b4:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80010b8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d103      	bne.n	80010c8 <VL53L0X_StaticInit+0x2c8>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80010c8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d109      	bne.n	80010e4 <VL53L0X_StaticInit+0x2e4>
		Status = get_sequence_step_timeout(
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	461a      	mov	r2, r3
 80010d6:	2104      	movs	r1, #4
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f002 ff17 	bl	8003f0c <get_sequence_step_timeout>
 80010de:	4603      	mov	r3, r0
 80010e0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80010e4:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d103      	bne.n	80010f4 <VL53L0X_StaticInit+0x2f4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80010ec:	68fa      	ldr	r2, [r7, #12]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80010f4:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	37a8      	adds	r7, #168	@ 0xa8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	24000000 	.word	0x24000000

08001104 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800110e:	2300      	movs	r3, #0
 8001110:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	4619      	mov	r1, r3
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f8d6 	bl	80012c8 <VL53L0X_GetDeviceMode>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d107      	bne.n	8001138 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	3308      	adds	r3, #8
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 fa84 	bl	800163c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8001134:	4603      	mov	r3, r0
 8001136:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8001138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d102      	bne.n	8001146 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	2200      	movs	r2, #0
 8001144:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8001146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d107      	bne.n	800115e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	3310      	adds	r3, #16
 8001152:	4619      	mov	r1, r3
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f000 faba 	bl	80016ce <VL53L0X_GetXTalkCompensationRateMegaCps>
 800115a:	4603      	mov	r3, r0
 800115c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800115e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d107      	bne.n	8001176 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	3314      	adds	r3, #20
 800116a:	4619      	mov	r1, r3
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fcad 	bl	8000acc <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8001172:	4603      	mov	r3, r0
 8001174:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8001176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d134      	bne.n	80011e8 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800117e:	2300      	movs	r3, #0
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	e02a      	b.n	80011da <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8001184:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d12a      	bne.n	80011e2 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	b299      	uxth	r1, r3
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	3308      	adds	r3, #8
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	4413      	add	r3, r2
 800119a:	3304      	adds	r3, #4
 800119c:	461a      	mov	r2, r3
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f000 fbda 	bl	8001958 <VL53L0X_GetLimitCheckValue>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80011ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d117      	bne.n	80011e6 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	b299      	uxth	r1, r3
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	3318      	adds	r3, #24
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	4413      	add	r3, r2
 80011c2:	461a      	mov	r2, r3
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f000 fb41 	bl	800184c <VL53L0X_GetLimitCheckEnable>
 80011ca:	4603      	mov	r3, r0
 80011cc:	461a      	mov	r2, r3
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	3301      	adds	r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	2b05      	cmp	r3, #5
 80011de:	ddd1      	ble.n	8001184 <VL53L0X_GetDeviceParameters+0x80>
 80011e0:	e002      	b.n	80011e8 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80011e2:	bf00      	nop
 80011e4:	e000      	b.n	80011e8 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80011e6:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80011e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d107      	bne.n	8001200 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	3374      	adds	r3, #116	@ 0x74
 80011f4:	4619      	mov	r1, r3
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 fc3c 	bl	8001a74 <VL53L0X_GetWrapAroundCheckEnable>
 80011fc:	4603      	mov	r3, r0
 80011fe:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8001200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d107      	bne.n	8001218 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	3304      	adds	r3, #4
 800120c:	4619      	mov	r1, r3
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f000 f89f 	bl	8001352 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8001214:	4603      	mov	r3, r0
 8001216:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d120      	bne.n	8001262 <VL53L0X_GetDeviceParameters+0x15e>
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8001220:	2300      	movs	r3, #0
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	e01a      	b.n	800125c <VL53L0X_GetDeviceParameters+0x158>
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	3310      	adds	r3, #16
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	685a      	ldr	r2, [r3, #4]
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 8001232:	6839      	ldr	r1, [r7, #0]
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	330e      	adds	r3, #14
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	605a      	str	r2, [r3, #4]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	3316      	adds	r3, #22
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	689a      	ldr	r2, [r3, #8]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 800124a:	6839      	ldr	r1, [r7, #0]
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	3314      	adds	r3, #20
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	440b      	add	r3, r1
 8001254:	609a      	str	r2, [r3, #8]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	3301      	adds	r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b06      	cmp	r3, #6
 8001260:	dde1      	ble.n	8001226 <VL53L0X_GetDeviceParameters+0x122>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001262:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
				    VL53L0X_DeviceModes DeviceMode)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800127c:	2300      	movs	r3, #0
 800127e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	2b15      	cmp	r3, #21
 8001284:	bf8c      	ite	hi
 8001286:	2201      	movhi	r2, #1
 8001288:	2200      	movls	r2, #0
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	2a00      	cmp	r2, #0
 800128e:	d10f      	bne.n	80012b0 <VL53L0X_SetDeviceMode+0x40>
 8001290:	4a0c      	ldr	r2, [pc, #48]	@ (80012c4 <VL53L0X_SetDeviceMode+0x54>)
 8001292:	fa22 f303 	lsr.w	r3, r2, r3
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	2b00      	cmp	r3, #0
 800129c:	bf14      	ite	ne
 800129e:	2301      	movne	r3, #1
 80012a0:	2300      	moveq	r3, #0
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	78fa      	ldrb	r2, [r7, #3]
 80012ac:	721a      	strb	r2, [r3, #8]
		break;
 80012ae:	e001      	b.n	80012b4 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80012b0:	23f8      	movs	r3, #248	@ 0xf8
 80012b2:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80012b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	0030000b 	.word	0x0030000b

080012c8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	7a1a      	ldrb	r2, [r3, #8]
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80012de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr

080012ee <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b084      	sub	sp, #16
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
 80012f6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	2109      	movs	r1, #9
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f004 f848 	bl	8005396 <VL53L0X_RdByte>
 8001306:	4603      	mov	r3, r0
 8001308:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800130a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d106      	bne.n	8001320 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	b2da      	uxtb	r2, r3
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8001320:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001336:	2300      	movs	r3, #0
 8001338:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800133a:	6839      	ldr	r1, [r7, #0]
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f002 ffee 	bl	800431e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8001342:	4603      	mov	r3, r0
 8001344:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8001346:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b084      	sub	sp, #16
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800135c:	2300      	movs	r3, #0
 800135e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8001360:	6839      	ldr	r1, [r7, #0]
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f003 f8ae 	bl	80044c4 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8001368:	4603      	mov	r3, r0
 800136a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800136c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	460b      	mov	r3, r1
 8001382:	607a      	str	r2, [r7, #4]
 8001384:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001386:	2300      	movs	r3, #0
 8001388:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800138a:	7afb      	ldrb	r3, [r7, #11]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	4619      	mov	r1, r3
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f002 ff8d 	bl	80042b0 <VL53L0X_get_vcsel_pulse_period>
 8001396:	4603      	mov	r3, r0
 8001398:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800139a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	70fb      	strb	r3, [r7, #3]
 80013b4:	4613      	mov	r3, r2
 80013b6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80013c4:	f107 030f 	add.w	r3, r7, #15
 80013c8:	461a      	mov	r2, r3
 80013ca:	2101      	movs	r1, #1
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f003 ffe2 	bl	8005396 <VL53L0X_RdByte>
 80013d2:	4603      	mov	r3, r0
 80013d4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80013da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d159      	bne.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 80013e2:	78bb      	ldrb	r3, [r7, #2]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d12b      	bne.n	8001440 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80013e8:	78fb      	ldrb	r3, [r7, #3]
 80013ea:	2b04      	cmp	r3, #4
 80013ec:	d825      	bhi.n	800143a <VL53L0X_SetSequenceStepEnable+0x92>
 80013ee:	a201      	add	r2, pc, #4	@ (adr r2, 80013f4 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80013f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f4:	08001409 	.word	0x08001409
 80013f8:	08001413 	.word	0x08001413
 80013fc:	0800141d 	.word	0x0800141d
 8001400:	08001427 	.word	0x08001427
 8001404:	08001431 	.word	0x08001431
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8001408:	7dbb      	ldrb	r3, [r7, #22]
 800140a:	f043 0310 	orr.w	r3, r3, #16
 800140e:	75bb      	strb	r3, [r7, #22]
				break;
 8001410:	e041      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8001412:	7dbb      	ldrb	r3, [r7, #22]
 8001414:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8001418:	75bb      	strb	r3, [r7, #22]
				break;
 800141a:	e03c      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800141c:	7dbb      	ldrb	r3, [r7, #22]
 800141e:	f043 0304 	orr.w	r3, r3, #4
 8001422:	75bb      	strb	r3, [r7, #22]
				break;
 8001424:	e037      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8001426:	7dbb      	ldrb	r3, [r7, #22]
 8001428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800142c:	75bb      	strb	r3, [r7, #22]
				break;
 800142e:	e032      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8001430:	7dbb      	ldrb	r3, [r7, #22]
 8001432:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001436:	75bb      	strb	r3, [r7, #22]
				break;
 8001438:	e02d      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800143a:	23fc      	movs	r3, #252	@ 0xfc
 800143c:	75fb      	strb	r3, [r7, #23]
 800143e:	e02a      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b04      	cmp	r3, #4
 8001444:	d825      	bhi.n	8001492 <VL53L0X_SetSequenceStepEnable+0xea>
 8001446:	a201      	add	r2, pc, #4	@ (adr r2, 800144c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8001448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800144c:	08001461 	.word	0x08001461
 8001450:	0800146b 	.word	0x0800146b
 8001454:	08001475 	.word	0x08001475
 8001458:	0800147f 	.word	0x0800147f
 800145c:	08001489 	.word	0x08001489
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8001460:	7dbb      	ldrb	r3, [r7, #22]
 8001462:	f023 0310 	bic.w	r3, r3, #16
 8001466:	75bb      	strb	r3, [r7, #22]
				break;
 8001468:	e015      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800146a:	7dbb      	ldrb	r3, [r7, #22]
 800146c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001470:	75bb      	strb	r3, [r7, #22]
				break;
 8001472:	e010      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8001474:	7dbb      	ldrb	r3, [r7, #22]
 8001476:	f023 0304 	bic.w	r3, r3, #4
 800147a:	75bb      	strb	r3, [r7, #22]
				break;
 800147c:	e00b      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800147e:	7dbb      	ldrb	r3, [r7, #22]
 8001480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001484:	75bb      	strb	r3, [r7, #22]
				break;
 8001486:	e006      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8001488:	7dbb      	ldrb	r3, [r7, #22]
 800148a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800148e:	75bb      	strb	r3, [r7, #22]
				break;
 8001490:	e001      	b.n	8001496 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001492:	23fc      	movs	r3, #252	@ 0xfc
 8001494:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	7dba      	ldrb	r2, [r7, #22]
 800149a:	429a      	cmp	r2, r3
 800149c:	d01e      	beq.n	80014dc <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800149e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d107      	bne.n	80014b6 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 80014a6:	7dbb      	ldrb	r3, [r7, #22]
 80014a8:	461a      	mov	r2, r3
 80014aa:	2101      	movs	r1, #1
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f003 ff43 	bl	8005338 <VL53L0X_WrByte>
 80014b2:	4603      	mov	r3, r0
 80014b4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80014b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d103      	bne.n	80014c6 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	7dba      	ldrb	r2, [r7, #22]
 80014c2:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80014c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d106      	bne.n	80014dc <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80014d4:	6939      	ldr	r1, [r7, #16]
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ff28 	bl	800132c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80014dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	460b      	mov	r3, r1
 80014f4:	72fb      	strb	r3, [r7, #11]
 80014f6:	4613      	mov	r3, r2
 80014f8:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8001504:	7afb      	ldrb	r3, [r7, #11]
 8001506:	2b04      	cmp	r3, #4
 8001508:	d836      	bhi.n	8001578 <sequence_step_enabled+0x90>
 800150a:	a201      	add	r2, pc, #4	@ (adr r2, 8001510 <sequence_step_enabled+0x28>)
 800150c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001510:	08001525 	.word	0x08001525
 8001514:	08001537 	.word	0x08001537
 8001518:	08001549 	.word	0x08001549
 800151c:	0800155b 	.word	0x0800155b
 8001520:	0800156d 	.word	0x0800156d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8001524:	7abb      	ldrb	r3, [r7, #10]
 8001526:	111b      	asrs	r3, r3, #4
 8001528:	b2db      	uxtb	r3, r3
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	b2da      	uxtb	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	701a      	strb	r2, [r3, #0]
		break;
 8001534:	e022      	b.n	800157c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8001536:	7abb      	ldrb	r3, [r7, #10]
 8001538:	10db      	asrs	r3, r3, #3
 800153a:	b2db      	uxtb	r3, r3
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	b2da      	uxtb	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	701a      	strb	r2, [r3, #0]
		break;
 8001546:	e019      	b.n	800157c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8001548:	7abb      	ldrb	r3, [r7, #10]
 800154a:	109b      	asrs	r3, r3, #2
 800154c:	b2db      	uxtb	r3, r3
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	b2da      	uxtb	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	701a      	strb	r2, [r3, #0]
		break;
 8001558:	e010      	b.n	800157c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800155a:	7abb      	ldrb	r3, [r7, #10]
 800155c:	119b      	asrs	r3, r3, #6
 800155e:	b2db      	uxtb	r3, r3
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	b2da      	uxtb	r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	701a      	strb	r2, [r3, #0]
		break;
 800156a:	e007      	b.n	800157c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800156c:	7abb      	ldrb	r3, [r7, #10]
 800156e:	09db      	lsrs	r3, r3, #7
 8001570:	b2da      	uxtb	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	701a      	strb	r2, [r3, #0]
		break;
 8001576:	e001      	b.n	800157c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001578:	23fc      	movs	r3, #252	@ 0xfc
 800157a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800157c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001580:	4618      	mov	r0, r3
 8001582:	371c      	adds	r7, #28
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800159e:	f107 030e 	add.w	r3, r7, #14
 80015a2:	461a      	mov	r2, r3
 80015a4:	2101      	movs	r1, #1
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f003 fef5 	bl	8005396 <VL53L0X_RdByte>
 80015ac:	4603      	mov	r3, r0
 80015ae:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80015b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d107      	bne.n	80015c8 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80015b8:	7bba      	ldrb	r2, [r7, #14]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2100      	movs	r1, #0
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff92 	bl	80014e8 <sequence_step_enabled>
 80015c4:	4603      	mov	r3, r0
 80015c6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80015c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d108      	bne.n	80015e2 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80015d0:	7bba      	ldrb	r2, [r7, #14]
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	3302      	adds	r3, #2
 80015d6:	2101      	movs	r1, #1
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff ff85 	bl	80014e8 <sequence_step_enabled>
 80015de:	4603      	mov	r3, r0
 80015e0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d108      	bne.n	80015fc <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80015ea:	7bba      	ldrb	r2, [r7, #14]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	3301      	adds	r3, #1
 80015f0:	2102      	movs	r1, #2
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ff78 	bl	80014e8 <sequence_step_enabled>
 80015f8:	4603      	mov	r3, r0
 80015fa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80015fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d108      	bne.n	8001616 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8001604:	7bba      	ldrb	r2, [r7, #14]
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	3303      	adds	r3, #3
 800160a:	2103      	movs	r1, #3
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ff6b 	bl	80014e8 <sequence_step_enabled>
 8001612:	4603      	mov	r3, r0
 8001614:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d108      	bne.n	8001630 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800161e:	7bba      	ldrb	r2, [r7, #14]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	3304      	adds	r3, #4
 8001624:	2104      	movs	r1, #4
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ff5e 	bl	80014e8 <sequence_step_enabled>
 800162c:	4603      	mov	r3, r0
 800162e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001630:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001646:	2300      	movs	r3, #0
 8001648:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	461a      	mov	r2, r3
 8001650:	21f8      	movs	r1, #248	@ 0xf8
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f003 feb1 	bl	80053ba <VL53L0X_RdWord>
 8001658:	4603      	mov	r3, r0
 800165a:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800165c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d108      	bne.n	8001676 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8001664:	f107 0308 	add.w	r3, r7, #8
 8001668:	461a      	mov	r2, r3
 800166a:	2104      	movs	r1, #4
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f003 fec9 	bl	8005404 <VL53L0X_RdDWord>
 8001672:	4603      	mov	r3, r0
 8001674:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10c      	bne.n	8001698 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800167e:	89bb      	ldrh	r3, [r7, #12]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	89ba      	ldrh	r2, [r7, #12]
 8001688:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001698:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800169c:	4618      	mov	r0, r3
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	7d1b      	ldrb	r3, [r3, #20]
 80016b6:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	7bba      	ldrb	r2, [r7, #14]
 80016bc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80016be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80016d8:	2300      	movs	r3, #0
 80016da:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80016dc:	f107 030e 	add.w	r3, r7, #14
 80016e0:	461a      	mov	r2, r3
 80016e2:	2120      	movs	r1, #32
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f003 fe68 	bl	80053ba <VL53L0X_RdWord>
 80016ea:	4603      	mov	r3, r0
 80016ec:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80016ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d118      	bne.n	8001728 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80016f6:	89fb      	ldrh	r3, [r7, #14]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d109      	bne.n	8001710 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	751a      	strb	r2, [r3, #20]
 800170e:	e00b      	b.n	8001728 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8001710:	89fb      	ldrh	r3, [r7, #14]
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	619a      	str	r2, [r3, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2201      	movs	r2, #1
 8001726:	751a      	strb	r2, [r3, #20]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001728:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <VL53L0X_SetLimitCheckEnable>:
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	807b      	strh	r3, [r7, #2]
 8001740:	4613      	mov	r3, r2
 8001742:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001744:	2300      	movs	r3, #0
 8001746:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8001754:	887b      	ldrh	r3, [r7, #2]
 8001756:	2b05      	cmp	r3, #5
 8001758:	d902      	bls.n	8001760 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800175a:	23fc      	movs	r3, #252	@ 0xfc
 800175c:	75fb      	strb	r3, [r7, #23]
 800175e:	e05b      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8001760:	787b      	ldrb	r3, [r7, #1]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d106      	bne.n	8001774 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800176e:	2301      	movs	r3, #1
 8001770:	73bb      	strb	r3, [r7, #14]
 8001772:	e00a      	b.n	800178a <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001774:	887b      	ldrh	r3, [r7, #2]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	330a      	adds	r3, #10
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8001786:	2301      	movs	r3, #1
 8001788:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800178a:	887b      	ldrh	r3, [r7, #2]
 800178c:	2b05      	cmp	r3, #5
 800178e:	d841      	bhi.n	8001814 <VL53L0X_SetLimitCheckEnable+0xe0>
 8001790:	a201      	add	r2, pc, #4	@ (adr r2, 8001798 <VL53L0X_SetLimitCheckEnable+0x64>)
 8001792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001796:	bf00      	nop
 8001798:	080017b1 	.word	0x080017b1
 800179c:	080017bb 	.word	0x080017bb
 80017a0:	080017d1 	.word	0x080017d1
 80017a4:	080017db 	.word	0x080017db
 80017a8:	080017e5 	.word	0x080017e5
 80017ac:	080017fd 	.word	0x080017fd

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	7bfa      	ldrb	r2, [r7, #15]
 80017b4:	f883 2020 	strb.w	r2, [r3, #32]
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80017b8:	e02e      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80017be:	b29b      	uxth	r3, r3
 80017c0:	461a      	mov	r2, r3
 80017c2:	2144      	movs	r1, #68	@ 0x44
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f003 fdca 	bl	800535e <VL53L0X_WrWord>
 80017ca:	4603      	mov	r3, r0
 80017cc:	75fb      	strb	r3, [r7, #23]

			break;
 80017ce:	e023      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7bfa      	ldrb	r2, [r7, #15]
 80017d4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80017d8:	e01e      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7bfa      	ldrb	r2, [r7, #15]
 80017de:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80017e2:	e019      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80017e4:	7bbb      	ldrb	r3, [r7, #14]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80017ea:	7b7b      	ldrb	r3, [r7, #13]
 80017ec:	22fe      	movs	r2, #254	@ 0xfe
 80017ee:	2160      	movs	r1, #96	@ 0x60
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f003 fe2e 	bl	8005452 <VL53L0X_UpdateByte>
 80017f6:	4603      	mov	r3, r0
 80017f8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80017fa:	e00d      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80017fc:	7bbb      	ldrb	r3, [r7, #14]
 80017fe:	011b      	lsls	r3, r3, #4
 8001800:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8001802:	7b7b      	ldrb	r3, [r7, #13]
 8001804:	22ef      	movs	r2, #239	@ 0xef
 8001806:	2160      	movs	r1, #96	@ 0x60
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f003 fe22 	bl	8005452 <VL53L0X_UpdateByte>
 800180e:	4603      	mov	r3, r0
 8001810:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8001812:	e001      	b.n	8001818 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001814:	23fc      	movs	r3, #252	@ 0xfc
 8001816:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001818:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d10f      	bne.n	8001840 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8001820:	787b      	ldrb	r3, [r7, #1]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d106      	bne.n	8001834 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	4413      	add	r3, r2
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2020 	strb.w	r2, [r3, #32]
 8001832:	e005      	b.n	8001840 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001834:	887b      	ldrh	r3, [r7, #2]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	2201      	movs	r2, #1
 800183c:	f883 2020 	strb.w	r2, [r3, #32]
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001840:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800184c:	b480      	push	{r7}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	460b      	mov	r3, r1
 8001856:	607a      	str	r2, [r7, #4]
 8001858:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800185e:	897b      	ldrh	r3, [r7, #10]
 8001860:	2b05      	cmp	r3, #5
 8001862:	d905      	bls.n	8001870 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001864:	23fc      	movs	r3, #252	@ 0xfc
 8001866:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
 800186e:	e008      	b.n	8001882 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001870:	897b      	ldrh	r3, [r7, #10]
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	4413      	add	r3, r2
 8001876:	f893 3020 	ldrb.w	r3, [r3, #32]
 800187a:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7dba      	ldrb	r2, [r7, #22]
 8001880:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001882:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001886:	4618      	mov	r0, r3
 8001888:	371c      	adds	r7, #28
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	460b      	mov	r3, r1
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80018a6:	897b      	ldrh	r3, [r7, #10]
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b0:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80018b2:	7dbb      	ldrb	r3, [r7, #22]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d107      	bne.n	80018c8 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80018b8:	897b      	ldrh	r3, [r7, #10]
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	330a      	adds	r3, #10
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	e040      	b.n	800194a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80018c8:	897b      	ldrh	r3, [r7, #10]
 80018ca:	2b05      	cmp	r3, #5
 80018cc:	d830      	bhi.n	8001930 <VL53L0X_SetLimitCheckValue+0x9c>
 80018ce:	a201      	add	r2, pc, #4	@ (adr r2, 80018d4 <VL53L0X_SetLimitCheckValue+0x40>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	080018ed 	.word	0x080018ed
 80018d8:	080018f5 	.word	0x080018f5
 80018dc:	0800190b 	.word	0x0800190b
 80018e0:	08001913 	.word	0x08001913
 80018e4:	0800191b 	.word	0x0800191b
 80018e8:	0800191b 	.word	0x0800191b

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	62da      	str	r2, [r3, #44]	@ 0x2c
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80018f2:	e01f      	b.n	8001934 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	461a      	mov	r2, r3
 80018fc:	2144      	movs	r1, #68	@ 0x44
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f003 fd2d 	bl	800535e <VL53L0X_WrWord>
 8001904:	4603      	mov	r3, r0
 8001906:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8001908:	e014      	b.n	8001934 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8001910:	e010      	b.n	8001934 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	639a      	str	r2, [r3, #56]	@ 0x38
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8001918:	e00c      	b.n	8001934 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800191e:	b29b      	uxth	r3, r3
 8001920:	461a      	mov	r2, r3
 8001922:	2164      	movs	r1, #100	@ 0x64
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f003 fd1a 	bl	800535e <VL53L0X_WrWord>
 800192a:	4603      	mov	r3, r0
 800192c:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800192e:	e001      	b.n	8001934 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001930:	23fc      	movs	r3, #252	@ 0xfc
 8001932:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8001934:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d106      	bne.n	800194a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800193c:	897b      	ldrh	r3, [r7, #10]
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	330a      	adds	r3, #10
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	4413      	add	r3, r2
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800194a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop

08001958 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	460b      	mov	r3, r1
 8001962:	607a      	str	r2, [r7, #4]
 8001964:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001966:	2300      	movs	r3, #0
 8001968:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800196e:	897b      	ldrh	r3, [r7, #10]
 8001970:	2b05      	cmp	r3, #5
 8001972:	d847      	bhi.n	8001a04 <VL53L0X_GetLimitCheckValue+0xac>
 8001974:	a201      	add	r2, pc, #4	@ (adr r2, 800197c <VL53L0X_GetLimitCheckValue+0x24>)
 8001976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800197a:	bf00      	nop
 800197c:	08001995 	.word	0x08001995
 8001980:	080019a1 	.word	0x080019a1
 8001984:	080019c7 	.word	0x080019c7
 8001988:	080019d3 	.word	0x080019d3
 800198c:	080019df 	.word	0x080019df
 8001990:	080019df 	.word	0x080019df

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001998:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	77bb      	strb	r3, [r7, #30]
		break;
 800199e:	e033      	b.n	8001a08 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80019a0:	f107 0316 	add.w	r3, r7, #22
 80019a4:	461a      	mov	r2, r3
 80019a6:	2144      	movs	r1, #68	@ 0x44
 80019a8:	68f8      	ldr	r0, [r7, #12]
 80019aa:	f003 fd06 	bl	80053ba <VL53L0X_RdWord>
 80019ae:	4603      	mov	r3, r0
 80019b0:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80019b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d102      	bne.n	80019c0 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80019ba:	8afb      	ldrh	r3, [r7, #22]
 80019bc:	025b      	lsls	r3, r3, #9
 80019be:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80019c0:	2301      	movs	r3, #1
 80019c2:	77bb      	strb	r3, [r7, #30]
		break;
 80019c4:	e020      	b.n	8001a08 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ca:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80019cc:	2300      	movs	r3, #0
 80019ce:	77bb      	strb	r3, [r7, #30]
		break;
 80019d0:	e01a      	b.n	8001a08 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
			TempFix1616);
		EnableZeroValue = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	77bb      	strb	r3, [r7, #30]
		break;
 80019dc:	e014      	b.n	8001a08 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80019de:	f107 0316 	add.w	r3, r7, #22
 80019e2:	461a      	mov	r2, r3
 80019e4:	2164      	movs	r1, #100	@ 0x64
 80019e6:	68f8      	ldr	r0, [r7, #12]
 80019e8:	f003 fce7 	bl	80053ba <VL53L0X_RdWord>
 80019ec:	4603      	mov	r3, r0
 80019ee:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80019f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d102      	bne.n	80019fe <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80019f8:	8afb      	ldrh	r3, [r7, #22]
 80019fa:	025b      	lsls	r3, r3, #9
 80019fc:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	77bb      	strb	r3, [r7, #30]
		break;
 8001a02:	e001      	b.n	8001a08 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001a04:	23fc      	movs	r3, #252	@ 0xfc
 8001a06:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001a08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d12a      	bne.n	8001a66 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8001a10:	7fbb      	ldrb	r3, [r7, #30]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d124      	bne.n	8001a60 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d110      	bne.n	8001a3e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8001a1c:	897b      	ldrh	r3, [r7, #10]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	330a      	adds	r3, #10
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8001a30:	897b      	ldrh	r3, [r7, #10]
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	4413      	add	r3, r2
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 2020 	strb.w	r2, [r3, #32]
 8001a3c:	e013      	b.n	8001a66 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8001a44:	897b      	ldrh	r3, [r7, #10]
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	330a      	adds	r3, #10
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8001a52:	897b      	ldrh	r3, [r7, #10]
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	4413      	add	r3, r2
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 2020 	strb.w	r2, [r3, #32]
 8001a5e:	e002      	b.n	8001a66 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001a66:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3720      	adds	r7, #32
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop

08001a74 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8001a82:	f107 030e 	add.w	r3, r7, #14
 8001a86:	461a      	mov	r2, r3
 8001a88:	2101      	movs	r1, #1
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f003 fc83 	bl	8005396 <VL53L0X_RdByte>
 8001a90:	4603      	mov	r3, r0
 8001a92:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8001a94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d10e      	bne.n	8001aba <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8001a9c:	7bba      	ldrb	r2, [r7, #14]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		if (data & (0x01 << 7))
 8001aa4:	7bbb      	ldrb	r3, [r7, #14]
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	da03      	bge.n	8001ab4 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
 8001ab2:	e002      	b.n	8001aba <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d104      	bne.n	8001acc <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	781a      	ldrb	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8001ae4:	f107 030e 	add.w	r3, r7, #14
 8001ae8:	4619      	mov	r1, r3
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff fbec 	bl	80012c8 <VL53L0X_GetDeviceMode>
 8001af0:	4603      	mov	r3, r0
 8001af2:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram
	 */
	if (Status == VL53L0X_ERROR_NONE
 8001af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d107      	bne.n	8001b0c <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8001afc:	7bbb      	ldrb	r3, [r7, #14]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d104      	bne.n	8001b0c <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 f924 	bl	8001d50 <VL53L0X_StartMeasurement>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8001b0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d104      	bne.n	8001b1e <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f001 fbbf 	bl	8003298 <VL53L0X_measurement_poll_for_completion>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8001b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d106      	bne.n	8001b34 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8001b26:	7bbb      	ldrb	r3, [r7, #14]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d103      	bne.n	8001b34 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2203      	movs	r2, #3
 8001b30:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e


	LOG_FUNCTION_END(Status);
	return Status;
 8001b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8001b50:	2301      	movs	r3, #1
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	68b9      	ldr	r1, [r7, #8]
 8001b56:	68f8      	ldr	r0, [r7, #12]
 8001b58:	f001 fb61 	bl	800321e <VL53L0X_perform_ref_calibration>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8001b60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	460b      	mov	r3, r1
 8001b76:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8001b82:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	switch (InterruptConfig) {
 8001b84:	7dbb      	ldrb	r3, [r7, #22]
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	f000 8093 	beq.w	8001cb2 <VL53L0X_CheckAndLoadInterruptSettings+0x146>
 8001b8c:	2b03      	cmp	r3, #3
 8001b8e:	f300 80d6 	bgt.w	8001d3e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d002      	beq.n	8001b9c <VL53L0X_CheckAndLoadInterruptSettings+0x30>
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d047      	beq.n	8001c2a <VL53L0X_CheckAndLoadInterruptSettings+0xbe>
 8001b9a:	e0d0      	b.n	8001d3e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	f107 0210 	add.w	r2, r7, #16
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 fc42 	bl	8002430 <VL53L0X_GetInterruptThresholds>
 8001bac:	4603      	mov	r3, r0
 8001bae:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdLow > 255*65536) &&
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8001bb6:	f240 80bd 	bls.w	8001d34 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
 8001bba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	f040 80b8 	bne.w	8001d34 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8001bc4:	78fb      	ldrb	r3, [r7, #3]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d006      	beq.n	8001bd8 <VL53L0X_CheckAndLoadInterruptSettings+0x6c>
				Status = VL53L0X_load_tuning_settings(Dev,
 8001bca:	4960      	ldr	r1, [pc, #384]	@ (8001d4c <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f002 fd2b 	bl	8004628 <VL53L0X_load_tuning_settings>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8001bd6:	e0ad      	b.n	8001d34 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8001bd8:	2204      	movs	r2, #4
 8001bda:	21ff      	movs	r1, #255	@ 0xff
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f003 fbab 	bl	8005338 <VL53L0X_WrByte>
 8001be2:	4603      	mov	r3, r0
 8001be4:	461a      	mov	r2, r3
 8001be6:	7dfb      	ldrb	r3, [r7, #23]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2170      	movs	r1, #112	@ 0x70
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f003 fba1 	bl	8005338 <VL53L0X_WrByte>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	7dfb      	ldrb	r3, [r7, #23]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8001c00:	2200      	movs	r2, #0
 8001c02:	21ff      	movs	r1, #255	@ 0xff
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f003 fb97 	bl	8005338 <VL53L0X_WrByte>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	7dfb      	ldrb	r3, [r7, #23]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8001c14:	2200      	movs	r2, #0
 8001c16:	2180      	movs	r1, #128	@ 0x80
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f003 fb8d 	bl	8005338 <VL53L0X_WrByte>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	461a      	mov	r2, r3
 8001c22:	7dfb      	ldrb	r3, [r7, #23]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	75fb      	strb	r3, [r7, #23]
		break;
 8001c28:	e084      	b.n	8001d34 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8001c2a:	f107 030c 	add.w	r3, r7, #12
 8001c2e:	f107 0210 	add.w	r2, r7, #16
 8001c32:	2101      	movs	r1, #1
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 fbfb 	bl	8002430 <VL53L0X_GetInterruptThresholds>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdHigh > 0) &&
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d079      	beq.n	8001d38 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
 8001c44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d175      	bne.n	8001d38 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d006      	beq.n	8001c60 <VL53L0X_CheckAndLoadInterruptSettings+0xf4>
				Status = VL53L0X_load_tuning_settings(Dev,
 8001c52:	493e      	ldr	r1, [pc, #248]	@ (8001d4c <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f002 fce7 	bl	8004628 <VL53L0X_load_tuning_settings>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8001c5e:	e06b      	b.n	8001d38 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8001c60:	2204      	movs	r2, #4
 8001c62:	21ff      	movs	r1, #255	@ 0xff
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f003 fb67 	bl	8005338 <VL53L0X_WrByte>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	7dfb      	ldrb	r3, [r7, #23]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2170      	movs	r1, #112	@ 0x70
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f003 fb5d 	bl	8005338 <VL53L0X_WrByte>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	461a      	mov	r2, r3
 8001c82:	7dfb      	ldrb	r3, [r7, #23]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	21ff      	movs	r1, #255	@ 0xff
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f003 fb53 	bl	8005338 <VL53L0X_WrByte>
 8001c92:	4603      	mov	r3, r0
 8001c94:	461a      	mov	r2, r3
 8001c96:	7dfb      	ldrb	r3, [r7, #23]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	2180      	movs	r1, #128	@ 0x80
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f003 fb49 	bl	8005338 <VL53L0X_WrByte>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	461a      	mov	r2, r3
 8001caa:	7dfb      	ldrb	r3, [r7, #23]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	75fb      	strb	r3, [r7, #23]
		break;
 8001cb0:	e042      	b.n	8001d38 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	f107 0210 	add.w	r2, r7, #16
 8001cba:	2101      	movs	r1, #1
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 fbb7 	bl	8002430 <VL53L0X_GetInterruptThresholds>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if (Status == VL53L0X_ERROR_NONE) {
 8001cc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d136      	bne.n	8001d3c <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
			if (StartNotStopFlag != 0) {
 8001cce:	78fb      	ldrb	r3, [r7, #3]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d006      	beq.n	8001ce2 <VL53L0X_CheckAndLoadInterruptSettings+0x176>
				Status = VL53L0X_load_tuning_settings(Dev,
 8001cd4:	491d      	ldr	r1, [pc, #116]	@ (8001d4c <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f002 fca6 	bl	8004628 <VL53L0X_load_tuning_settings>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8001ce0:	e02c      	b.n	8001d3c <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8001ce2:	2204      	movs	r2, #4
 8001ce4:	21ff      	movs	r1, #255	@ 0xff
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f003 fb26 	bl	8005338 <VL53L0X_WrByte>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2170      	movs	r1, #112	@ 0x70
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f003 fb1c 	bl	8005338 <VL53L0X_WrByte>
 8001d00:	4603      	mov	r3, r0
 8001d02:	461a      	mov	r2, r3
 8001d04:	7dfb      	ldrb	r3, [r7, #23]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	21ff      	movs	r1, #255	@ 0xff
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f003 fb12 	bl	8005338 <VL53L0X_WrByte>
 8001d14:	4603      	mov	r3, r0
 8001d16:	461a      	mov	r2, r3
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2180      	movs	r1, #128	@ 0x80
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f003 fb08 	bl	8005338 <VL53L0X_WrByte>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	7dfb      	ldrb	r3, [r7, #23]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	75fb      	strb	r3, [r7, #23]
		break;
 8001d32:	e003      	b.n	8001d3c <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
		break;
 8001d34:	bf00      	nop
 8001d36:	e002      	b.n	8001d3e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8001d38:	bf00      	nop
 8001d3a:	e000      	b.n	8001d3e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8001d3c:	bf00      	nop
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001d3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	240000f4 	.word	0x240000f4

08001d50 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8001d60:	f107 030e 	add.w	r3, r7, #14
 8001d64:	4619      	mov	r1, r3
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7ff faae 	bl	80012c8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	2180      	movs	r1, #128	@ 0x80
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f003 fae1 	bl	8005338 <VL53L0X_WrByte>
 8001d76:	4603      	mov	r3, r0
 8001d78:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	21ff      	movs	r1, #255	@ 0xff
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f003 fada 	bl	8005338 <VL53L0X_WrByte>
 8001d84:	4603      	mov	r3, r0
 8001d86:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f003 fad3 	bl	8005338 <VL53L0X_WrByte>
 8001d92:	4603      	mov	r3, r0
 8001d94:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	2191      	movs	r1, #145	@ 0x91
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f003 fac9 	bl	8005338 <VL53L0X_WrByte>
 8001da6:	4603      	mov	r3, r0
 8001da8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8001daa:	2201      	movs	r2, #1
 8001dac:	2100      	movs	r1, #0
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f003 fac2 	bl	8005338 <VL53L0X_WrByte>
 8001db4:	4603      	mov	r3, r0
 8001db6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8001db8:	2200      	movs	r2, #0
 8001dba:	21ff      	movs	r1, #255	@ 0xff
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f003 fabb 	bl	8005338 <VL53L0X_WrByte>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2180      	movs	r1, #128	@ 0x80
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f003 fab4 	bl	8005338 <VL53L0X_WrByte>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8001dd4:	7bbb      	ldrb	r3, [r7, #14]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d054      	beq.n	8001e84 <VL53L0X_StartMeasurement+0x134>
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	dc6c      	bgt.n	8001eb8 <VL53L0X_StartMeasurement+0x168>
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d002      	beq.n	8001de8 <VL53L0X_StartMeasurement+0x98>
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d034      	beq.n	8001e50 <VL53L0X_StartMeasurement+0x100>
 8001de6:	e067      	b.n	8001eb8 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8001de8:	2201      	movs	r2, #1
 8001dea:	2100      	movs	r1, #0
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f003 faa3 	bl	8005338 <VL53L0X_WrByte>
 8001df2:	4603      	mov	r3, r0
 8001df4:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8001df6:	7bfb      	ldrb	r3, [r7, #15]
 8001df8:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8001dfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d15d      	bne.n	8001ebe <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d008      	beq.n	8001e1e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8001e0c:	f107 030d 	add.w	r3, r7, #13
 8001e10:	461a      	mov	r2, r3
 8001e12:	2100      	movs	r1, #0
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f003 fabe 	bl	8005396 <VL53L0X_RdByte>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	3301      	adds	r3, #1
 8001e22:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8001e24:	7b7a      	ldrb	r2, [r7, #13]
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8001e2c:	7bfa      	ldrb	r2, [r7, #15]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d107      	bne.n	8001e42 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8001e32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d103      	bne.n	8001e42 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e40:	d3e1      	bcc.n	8001e06 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e48:	d339      	bcc.n	8001ebe <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8001e4a:	23f9      	movs	r3, #249	@ 0xf9
 8001e4c:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8001e4e:	e036      	b.n	8001ebe <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8001e50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d105      	bne.n	8001e64 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8001e58:	2101      	movs	r1, #1
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fe86 	bl	8001b6c <VL53L0X_CheckAndLoadInterruptSettings>
 8001e60:	4603      	mov	r3, r0
 8001e62:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8001e64:	2202      	movs	r2, #2
 8001e66:	2100      	movs	r1, #0
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f003 fa65 	bl	8005338 <VL53L0X_WrByte>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8001e72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d123      	bne.n	8001ec2 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2204      	movs	r2, #4
 8001e7e:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
		}
		break;
 8001e82:	e01e      	b.n	8001ec2 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8001e84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d105      	bne.n	8001e98 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff fe6c 	bl	8001b6c <VL53L0X_CheckAndLoadInterruptSettings>
 8001e94:	4603      	mov	r3, r0
 8001e96:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8001e98:	2204      	movs	r2, #4
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f003 fa4b 	bl	8005338 <VL53L0X_WrByte>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8001ea6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10b      	bne.n	8001ec6 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
		}
		break;
 8001eb6:	e006      	b.n	8001ec6 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8001eb8:	23f8      	movs	r3, #248	@ 0xf8
 8001eba:	75fb      	strb	r3, [r7, #23]
 8001ebc:	e004      	b.n	8001ec8 <VL53L0X_StartMeasurement+0x178>
		break;
 8001ebe:	bf00      	nop
 8001ec0:	e002      	b.n	8001ec8 <VL53L0X_StartMeasurement+0x178>
		break;
 8001ec2:	bf00      	nop
 8001ec4:	e000      	b.n	8001ec8 <VL53L0X_StartMeasurement+0x178>
		break;
 8001ec6:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8001ec8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	73fb      	strb	r3, [r7, #15]
	uint8_t InterruptConfig;
	uint32_t InterruptMask;

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8001ee8:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8001eea:	7bbb      	ldrb	r3, [r7, #14]
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	d112      	bne.n	8001f16 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8001ef0:	f107 0308 	add.w	r3, r7, #8
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 fb0e 	bl	8002518 <VL53L0X_GetInterruptMaskStatus>
 8001efc:	4603      	mov	r3, r0
 8001efe:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d103      	bne.n	8001f0e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	e01c      	b.n	8001f48 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e018      	b.n	8001f48 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8001f16:	f107 030d 	add.w	r3, r7, #13
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	2114      	movs	r1, #20
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f003 fa39 	bl	8005396 <VL53L0X_RdByte>
 8001f24:	4603      	mov	r3, r0
 8001f26:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8001f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d10b      	bne.n	8001f48 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8001f30:	7b7b      	ldrb	r3, [r7, #13]
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
 8001f40:	e002      	b.n	8001f48 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8001f54:	b5b0      	push	{r4, r5, r7, lr}
 8001f56:	b096      	sub	sp, #88	@ 0x58
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8001f64:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001f68:	230c      	movs	r3, #12
 8001f6a:	2114      	movs	r1, #20
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f003 f9b9 	bl	80052e4 <VL53L0X_ReadMulti>
 8001f72:	4603      	mov	r3, r0
 8001f74:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8001f78:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f040 80c8 	bne.w	8002112 <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2200      	movs	r2, #0
 8001f86:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 8001f8e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	605a      	str	r2, [r3, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8001fa6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001faa:	021b      	lsls	r3, r3, #8
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001fb2:	4413      	add	r3, r2
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	025b      	lsls	r3, r3, #9
 8001fb8:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fbe:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 8001fc0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001fc4:	021b      	lsls	r3, r3, #8
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8001fcc:	4413      	add	r3, r2
 8001fce:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8001fd2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001fd6:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8001fdc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001fe0:	021b      	lsls	r3, r3, #8
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001fe8:	4413      	add	r3, r2
 8001fea:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001ff4:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8001ff6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ffa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f8b3 317e 	ldrh.w	r3, [r3, #382]	@ 0x17e
 8002004:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 315d 	ldrb.w	r3, [r3, #349]	@ 0x15d
 800200c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8002010:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002012:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002016:	d046      	beq.n	80020a6 <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8002018:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800201a:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800201e:	fb02 f303 	mul.w	r3, r2, r3
 8002022:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8002026:	4a58      	ldr	r2, [pc, #352]	@ (8002188 <VL53L0X_GetRangingMeasurementData+0x234>)
 8002028:	fb82 1203 	smull	r1, r2, r2, r3
 800202c:	1192      	asrs	r2, r2, #6
 800202e:	17db      	asrs	r3, r3, #31
 8002030:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8002032:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	7d1b      	ldrb	r3, [r3, #20]
 8002040:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8002044:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002048:	2b00      	cmp	r3, #0
 800204a:	d02c      	beq.n	80020a6 <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800204c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800204e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002052:	fb02 f303 	mul.w	r3, r2, r3
 8002056:	121a      	asrs	r2, r3, #8
					<= 0) {
 8002058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 800205a:	429a      	cmp	r2, r3
 800205c:	d10d      	bne.n	800207a <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800205e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002062:	2b00      	cmp	r3, #0
 8002064:	d004      	beq.n	8002070 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8002066:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 800206a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800206e:	e016      	b.n	800209e <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8002070:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8002074:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8002078:	e011      	b.n	800209e <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800207a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800207e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002080:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8002084:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002086:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800208a:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800208e:	121b      	asrs	r3, r3, #8
 8002090:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8002092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002094:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8002096:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800209a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800209e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80020a2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80020a6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00d      	beq.n	80020ca <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80020ae:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80020b2:	089b      	lsrs	r3, r3, #2
 80020b4:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80020ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	019b      	lsls	r3, r3, #6
 80020c2:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	75da      	strb	r2, [r3, #23]
 80020c8:	e006      	b.n	80020d8 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80020d0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2200      	movs	r2, #0
 80020d6:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80020d8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80020dc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80020e0:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80020e4:	9301      	str	r3, [sp, #4]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	4613      	mov	r3, r2
 80020ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f002 feec 	bl	8004ecc <VL53L0X_get_pal_range_status>
 80020f4:	4603      	mov	r3, r0
 80020f6:	461a      	mov	r2, r3
 80020f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80020fc:	4313      	orrs	r3, r2
 80020fe:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8002102:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002106:	2b00      	cmp	r3, #0
 8002108:	d103      	bne.n	8002112 <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800210a:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002112:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002116:	2b00      	cmp	r3, #0
 8002118:	d12f      	bne.n	800217a <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f107 040c 	add.w	r4, r7, #12
 8002120:	f103 0580 	add.w	r5, r3, #128	@ 0x80
 8002124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002128:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800212c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8002134:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800213a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8002142:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8002148:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800214e:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8002154:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800215a:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8002160:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 800216a:	f107 050c 	add.w	r5, r7, #12
 800216e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002172:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002176:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800217a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800217e:	4618      	mov	r0, r3
 8002180:	3750      	adds	r7, #80	@ 0x50
 8002182:	46bd      	mov	sp, r7
 8002184:	bdb0      	pop	{r4, r5, r7, pc}
 8002186:	bf00      	nop
 8002188:	10624dd3 	.word	0x10624dd3

0800218c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode!
	 */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800219a:	2100      	movs	r1, #0
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff f867 	bl	8001270 <VL53L0X_SetDeviceMode>
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80021a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d104      	bne.n	80021b8 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff fc92 	bl	8001ad8 <VL53L0X_PerformSingleMeasurement>
 80021b4:	4603      	mov	r3, r0
 80021b6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80021b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d105      	bne.n	80021cc <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80021c0:	6839      	ldr	r1, [r7, #0]
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff fec6 	bl	8001f54 <VL53L0X_GetRangingMeasurementData>
 80021c8:	4603      	mov	r3, r0
 80021ca:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80021cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d105      	bne.n	80021e0 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80021d4:	2100      	movs	r1, #0
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 f95e 	bl	8002498 <VL53L0X_ClearInterruptMask>
 80021dc:	4603      	mov	r3, r0
 80021de:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80021e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	4608      	mov	r0, r1
 80021f6:	4611      	mov	r1, r2
 80021f8:	461a      	mov	r2, r3
 80021fa:	4603      	mov	r3, r0
 80021fc:	70fb      	strb	r3, [r7, #3]
 80021fe:	460b      	mov	r3, r1
 8002200:	70bb      	strb	r3, [r7, #2]
 8002202:	4613      	mov	r3, r2
 8002204:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002206:	2300      	movs	r3, #0
 8002208:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800220a:	78fb      	ldrb	r3, [r7, #3]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8002210:	23f6      	movs	r3, #246	@ 0xf6
 8002212:	73fb      	strb	r3, [r7, #15]
 8002214:	e105      	b.n	8002422 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8002216:	78bb      	ldrb	r3, [r7, #2]
 8002218:	2b14      	cmp	r3, #20
 800221a:	d110      	bne.n	800223e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800221c:	7e3b      	ldrb	r3, [r7, #24]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d102      	bne.n	8002228 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8002222:	2310      	movs	r3, #16
 8002224:	73bb      	strb	r3, [r7, #14]
 8002226:	e001      	b.n	800222c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8002228:	2301      	movs	r3, #1
 800222a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800222c:	7bbb      	ldrb	r3, [r7, #14]
 800222e:	461a      	mov	r2, r3
 8002230:	2184      	movs	r1, #132	@ 0x84
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f003 f880 	bl	8005338 <VL53L0X_WrByte>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
 800223c:	e0f1      	b.n	8002422 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800223e:	78bb      	ldrb	r3, [r7, #2]
 8002240:	2b15      	cmp	r3, #21
 8002242:	f040 8097 	bne.w	8002374 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8002246:	2201      	movs	r2, #1
 8002248:	21ff      	movs	r1, #255	@ 0xff
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f003 f874 	bl	8005338 <VL53L0X_WrByte>
 8002250:	4603      	mov	r3, r0
 8002252:	461a      	mov	r2, r3
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	4313      	orrs	r3, r2
 8002258:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800225a:	2200      	movs	r2, #0
 800225c:	2100      	movs	r1, #0
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f003 f86a 	bl	8005338 <VL53L0X_WrByte>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	7bfb      	ldrb	r3, [r7, #15]
 800226a:	4313      	orrs	r3, r2
 800226c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800226e:	2200      	movs	r2, #0
 8002270:	21ff      	movs	r1, #255	@ 0xff
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f003 f860 	bl	8005338 <VL53L0X_WrByte>
 8002278:	4603      	mov	r3, r0
 800227a:	461a      	mov	r2, r3
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	4313      	orrs	r3, r2
 8002280:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8002282:	2201      	movs	r2, #1
 8002284:	2180      	movs	r1, #128	@ 0x80
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f003 f856 	bl	8005338 <VL53L0X_WrByte>
 800228c:	4603      	mov	r3, r0
 800228e:	461a      	mov	r2, r3
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	4313      	orrs	r3, r2
 8002294:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8002296:	2202      	movs	r2, #2
 8002298:	2185      	movs	r1, #133	@ 0x85
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f003 f84c 	bl	8005338 <VL53L0X_WrByte>
 80022a0:	4603      	mov	r3, r0
 80022a2:	461a      	mov	r2, r3
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80022aa:	2204      	movs	r2, #4
 80022ac:	21ff      	movs	r1, #255	@ 0xff
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f003 f842 	bl	8005338 <VL53L0X_WrByte>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461a      	mov	r2, r3
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80022be:	2200      	movs	r2, #0
 80022c0:	21cd      	movs	r1, #205	@ 0xcd
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f003 f838 	bl	8005338 <VL53L0X_WrByte>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80022d2:	2211      	movs	r2, #17
 80022d4:	21cc      	movs	r1, #204	@ 0xcc
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f003 f82e 	bl	8005338 <VL53L0X_WrByte>
 80022dc:	4603      	mov	r3, r0
 80022de:	461a      	mov	r2, r3
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80022e6:	2207      	movs	r2, #7
 80022e8:	21ff      	movs	r1, #255	@ 0xff
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f003 f824 	bl	8005338 <VL53L0X_WrByte>
 80022f0:	4603      	mov	r3, r0
 80022f2:	461a      	mov	r2, r3
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80022fa:	2200      	movs	r2, #0
 80022fc:	21be      	movs	r1, #190	@ 0xbe
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f003 f81a 	bl	8005338 <VL53L0X_WrByte>
 8002304:	4603      	mov	r3, r0
 8002306:	461a      	mov	r2, r3
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	4313      	orrs	r3, r2
 800230c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800230e:	2206      	movs	r2, #6
 8002310:	21ff      	movs	r1, #255	@ 0xff
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f003 f810 	bl	8005338 <VL53L0X_WrByte>
 8002318:	4603      	mov	r3, r0
 800231a:	461a      	mov	r2, r3
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	4313      	orrs	r3, r2
 8002320:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8002322:	2209      	movs	r2, #9
 8002324:	21cc      	movs	r1, #204	@ 0xcc
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f003 f806 	bl	8005338 <VL53L0X_WrByte>
 800232c:	4603      	mov	r3, r0
 800232e:	461a      	mov	r2, r3
 8002330:	7bfb      	ldrb	r3, [r7, #15]
 8002332:	4313      	orrs	r3, r2
 8002334:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8002336:	2200      	movs	r2, #0
 8002338:	21ff      	movs	r1, #255	@ 0xff
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f002 fffc 	bl	8005338 <VL53L0X_WrByte>
 8002340:	4603      	mov	r3, r0
 8002342:	461a      	mov	r2, r3
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	4313      	orrs	r3, r2
 8002348:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800234a:	2201      	movs	r2, #1
 800234c:	21ff      	movs	r1, #255	@ 0xff
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f002 fff2 	bl	8005338 <VL53L0X_WrByte>
 8002354:	4603      	mov	r3, r0
 8002356:	461a      	mov	r2, r3
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	4313      	orrs	r3, r2
 800235c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800235e:	2200      	movs	r2, #0
 8002360:	2100      	movs	r1, #0
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f002 ffe8 	bl	8005338 <VL53L0X_WrByte>
 8002368:	4603      	mov	r3, r0
 800236a:	461a      	mov	r2, r3
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	4313      	orrs	r3, r2
 8002370:	73fb      	strb	r3, [r7, #15]
 8002372:	e056      	b.n	8002422 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8002374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d120      	bne.n	80023be <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800237c:	787b      	ldrb	r3, [r7, #1]
 800237e:	2b04      	cmp	r3, #4
 8002380:	d81b      	bhi.n	80023ba <VL53L0X_SetGpioConfig+0x1ce>
 8002382:	a201      	add	r2, pc, #4	@ (adr r2, 8002388 <VL53L0X_SetGpioConfig+0x19c>)
 8002384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002388:	0800239d 	.word	0x0800239d
 800238c:	080023a3 	.word	0x080023a3
 8002390:	080023a9 	.word	0x080023a9
 8002394:	080023af 	.word	0x080023af
 8002398:	080023b5 	.word	0x080023b5
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800239c:	2300      	movs	r3, #0
 800239e:	73bb      	strb	r3, [r7, #14]
				break;
 80023a0:	e00d      	b.n	80023be <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80023a2:	2301      	movs	r3, #1
 80023a4:	73bb      	strb	r3, [r7, #14]
				break;
 80023a6:	e00a      	b.n	80023be <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80023a8:	2302      	movs	r3, #2
 80023aa:	73bb      	strb	r3, [r7, #14]
				break;
 80023ac:	e007      	b.n	80023be <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80023ae:	2303      	movs	r3, #3
 80023b0:	73bb      	strb	r3, [r7, #14]
				break;
 80023b2:	e004      	b.n	80023be <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80023b4:	2304      	movs	r3, #4
 80023b6:	73bb      	strb	r3, [r7, #14]
				break;
 80023b8:	e001      	b.n	80023be <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 80023ba:	23f5      	movs	r3, #245	@ 0xf5
 80023bc:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 80023be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d107      	bne.n	80023d6 <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 80023c6:	7bbb      	ldrb	r3, [r7, #14]
 80023c8:	461a      	mov	r2, r3
 80023ca:	210a      	movs	r1, #10
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f002 ffb3 	bl	8005338 <VL53L0X_WrByte>
 80023d2:	4603      	mov	r3, r0
 80023d4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80023d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10f      	bne.n	80023fe <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80023de:	7e3b      	ldrb	r3, [r7, #24]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d102      	bne.n	80023ea <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 80023e4:	2300      	movs	r3, #0
 80023e6:	73bb      	strb	r3, [r7, #14]
 80023e8:	e001      	b.n	80023ee <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 80023ea:	2310      	movs	r3, #16
 80023ec:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80023ee:	7bbb      	ldrb	r3, [r7, #14]
 80023f0:	22ef      	movs	r2, #239	@ 0xef
 80023f2:	2184      	movs	r1, #132	@ 0x84
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f003 f82c 	bl	8005452 <VL53L0X_UpdateByte>
 80023fa:	4603      	mov	r3, r0
 80023fc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80023fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d103      	bne.n	800240e <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	787a      	ldrb	r2, [r7, #1]
 800240a:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800240e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d105      	bne.n	8002422 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8002416:	2100      	movs	r1, #0
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f83d 	bl	8002498 <VL53L0X_ClearInterruptMask>
 800241e:	4603      	mov	r3, r0
 8002420:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002422:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop

08002430 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	460b      	mov	r3, r1
 800243e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002440:	2300      	movs	r3, #0
 8002442:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 8002444:	f107 0314 	add.w	r3, r7, #20
 8002448:	461a      	mov	r2, r3
 800244a:	210e      	movs	r1, #14
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f002 ffb4 	bl	80053ba <VL53L0X_RdWord>
 8002452:	4603      	mov	r3, r0
 8002454:	75fb      	strb	r3, [r7, #23]
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8002456:	8abb      	ldrh	r3, [r7, #20]
 8002458:	045a      	lsls	r2, r3, #17
 800245a:	4b0e      	ldr	r3, [pc, #56]	@ (8002494 <VL53L0X_GetInterruptThresholds+0x64>)
 800245c:	4013      	ands	r3, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8002462:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10e      	bne.n	8002488 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800246a:	f107 0314 	add.w	r3, r7, #20
 800246e:	461a      	mov	r2, r3
 8002470:	210c      	movs	r1, #12
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f002 ffa1 	bl	80053ba <VL53L0X_RdWord>
 8002478:	4603      	mov	r3, r0
 800247a:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800247c:	8abb      	ldrh	r3, [r7, #20]
 800247e:	045a      	lsls	r2, r3, #17
 8002480:	4b04      	ldr	r3, [pc, #16]	@ (8002494 <VL53L0X_GetInterruptThresholds+0x64>)
 8002482:	4013      	ands	r3, r2
		*pThresholdHigh =
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002488:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	1ffe0000 	.word	0x1ffe0000

08002498 <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80024a2:	2300      	movs	r3, #0
 80024a4:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80024aa:	2201      	movs	r2, #1
 80024ac:	210b      	movs	r1, #11
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f002 ff42 	bl	8005338 <VL53L0X_WrByte>
 80024b4:	4603      	mov	r3, r0
 80024b6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80024b8:	2200      	movs	r2, #0
 80024ba:	210b      	movs	r1, #11
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f002 ff3b 	bl	8005338 <VL53L0X_WrByte>
 80024c2:	4603      	mov	r3, r0
 80024c4:	461a      	mov	r2, r3
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80024cc:	f107 030d 	add.w	r3, r7, #13
 80024d0:	461a      	mov	r2, r3
 80024d2:	2113      	movs	r1, #19
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f002 ff5e 	bl	8005396 <VL53L0X_RdByte>
 80024da:	4603      	mov	r3, r0
 80024dc:	461a      	mov	r2, r3
 80024de:	7bfb      	ldrb	r3, [r7, #15]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80024e4:	7bbb      	ldrb	r3, [r7, #14]
 80024e6:	3301      	adds	r3, #1
 80024e8:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80024ea:	7b7b      	ldrb	r3, [r7, #13]
 80024ec:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d006      	beq.n	8002502 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80024f4:	7bbb      	ldrb	r3, [r7, #14]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d803      	bhi.n	8002502 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80024fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0d3      	beq.n	80024aa <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8002502:	7bbb      	ldrb	r3, [r7, #14]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8002508:	23f4      	movs	r3, #244	@ 0xf4
 800250a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800250c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002522:	2300      	movs	r3, #0
 8002524:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 8002526:	f107 030e 	add.w	r3, r7, #14
 800252a:	461a      	mov	r2, r3
 800252c:	2113      	movs	r1, #19
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f002 ff31 	bl	8005396 <VL53L0X_RdByte>
 8002534:	4603      	mov	r3, r0
 8002536:	73fb      	strb	r3, [r7, #15]
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8002538:	7bbb      	ldrb	r3, [r7, #14]
 800253a:	f003 0207 	and.w	r2, r3, #7
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8002542:	7bbb      	ldrb	r3, [r7, #14]
 8002544:	f003 0318 	and.w	r3, r3, #24
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800254c:	23fa      	movs	r3, #250	@ 0xfa
 800254e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8002550:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002568:	2300      	movs	r3, #0
 800256a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	68b9      	ldr	r1, [r7, #8]
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f000 fa03 	bl	800297c <VL53L0X_perform_ref_spad_management>
 8002576:	4603      	mov	r3, r0
 8002578:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800257a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3718      	adds	r7, #24
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b084      	sub	sp, #16
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
 800258e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002590:	2300      	movs	r3, #0
 8002592:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8002594:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002598:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800259a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800259e:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80025a0:	f107 0308 	add.w	r3, r7, #8
 80025a4:	461a      	mov	r2, r3
 80025a6:	2128      	movs	r1, #40	@ 0x28
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f002 ff06 	bl	80053ba <VL53L0X_RdWord>
 80025ae:	4603      	mov	r3, r0
 80025b0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80025b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d11e      	bne.n	80025f8 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80025ba:	893b      	ldrh	r3, [r7, #8]
 80025bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80025c4:	893b      	ldrh	r3, [r7, #8]
 80025c6:	461a      	mov	r2, r3
 80025c8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dd0b      	ble.n	80025e8 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80025d0:	893a      	ldrh	r2, [r7, #8]
 80025d2:	897b      	ldrh	r3, [r7, #10]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	b21b      	sxth	r3, r3
 80025da:	461a      	mov	r2, r3
					* 250;
 80025dc:	23fa      	movs	r3, #250	@ 0xfa
 80025de:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	e007      	b.n	80025f8 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80025e8:	893b      	ldrh	r3, [r7, #8]
 80025ea:	b21b      	sxth	r3, r3
 80025ec:	461a      	mov	r2, r3
 80025ee:	23fa      	movs	r3, #250	@ 0xfa
 80025f0:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80025f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8002604:	b480      	push	{r7}
 8002606:	b08b      	sub	sp, #44	@ 0x2c
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
 8002610:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8002612:	2308      	movs	r3, #8
 8002614:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f04f 32ff 	mov.w	r2, #4294967295
 8002620:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	fbb3 f2f2 	udiv	r2, r3, r2
 8002634:	69b9      	ldr	r1, [r7, #24]
 8002636:	fb01 f202 	mul.w	r2, r1, r2
 800263a:	1a9b      	subs	r3, r3, r2
 800263c:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
 8002642:	e030      	b.n	80026a6 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8002644:	2300      	movs	r3, #0
 8002646:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	4413      	add	r3, r2
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8002652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	429a      	cmp	r2, r3
 8002658:	d11e      	bne.n	8002698 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 800265a:	7ffa      	ldrb	r2, [r7, #31]
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	fa42 f303 	asr.w	r3, r2, r3
 8002662:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8002668:	e016      	b.n	8002698 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800266a:	7ffb      	ldrb	r3, [r7, #31]
 800266c:	f003 0301 	and.w	r3, r3, #1
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00b      	beq.n	800268c <get_next_good_spad+0x88>
				success = 1;
 8002674:	2301      	movs	r3, #1
 8002676:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	fb03 f202 	mul.w	r2, r3, r2
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	4413      	add	r3, r2
 8002684:	461a      	mov	r2, r3
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	601a      	str	r2, [r3, #0]
				break;
 800268a:	e009      	b.n	80026a0 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800268c:	7ffb      	ldrb	r3, [r7, #31]
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	3301      	adds	r3, #1
 8002696:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8002698:	6a3a      	ldr	r2, [r7, #32]
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	429a      	cmp	r2, r3
 800269e:	d3e4      	bcc.n	800266a <get_next_good_spad+0x66>
				coarseIndex++) {
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	3301      	adds	r3, #1
 80026a4:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80026a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d202      	bcs.n	80026b4 <get_next_good_spad+0xb0>
 80026ae:	7fbb      	ldrb	r3, [r7, #30]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0c7      	beq.n	8002644 <get_next_good_spad+0x40>
		}
	}
}
 80026b4:	bf00      	nop
 80026b6:	372c      	adds	r7, #44	@ 0x2c
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80026c8:	2301      	movs	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]

	quadrant = spadIndex >> 6;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	099b      	lsrs	r3, r3, #6
 80026d0:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80026d2:	4a07      	ldr	r2, [pc, #28]	@ (80026f0 <is_aperture+0x30>)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <is_aperture+0x22>
		isAperture = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	240002ac 	.word	0x240002ac

080026f4 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b089      	sub	sp, #36	@ 0x24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8002700:	2300      	movs	r3, #0
 8002702:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8002704:	2308      	movs	r3, #8
 8002706:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002710:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	fbb3 f2f2 	udiv	r2, r3, r2
 800271a:	69b9      	ldr	r1, [r7, #24]
 800271c:	fb01 f202 	mul.w	r2, r1, r2
 8002720:	1a9b      	subs	r3, r3, r2
 8002722:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	429a      	cmp	r2, r3
 800272a:	d302      	bcc.n	8002732 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800272c:	23ce      	movs	r3, #206	@ 0xce
 800272e:	77fb      	strb	r3, [r7, #31]
 8002730:	e010      	b.n	8002754 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	4413      	add	r3, r2
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	b25a      	sxtb	r2, r3
 800273c:	2101      	movs	r1, #1
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	fa01 f303 	lsl.w	r3, r1, r3
 8002744:	b25b      	sxtb	r3, r3
 8002746:	4313      	orrs	r3, r2
 8002748:	b259      	sxtb	r1, r3
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	4413      	add	r3, r2
 8002750:	b2ca      	uxtb	r2, r1
 8002752:	701a      	strb	r2, [r3, #0]

	return status;
 8002754:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002758:	4618      	mov	r0, r3
 800275a:	3724      	adds	r7, #36	@ 0x24
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800276e:	2306      	movs	r3, #6
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	21b0      	movs	r1, #176	@ 0xb0
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f002 fd8b 	bl	8005290 <VL53L0X_WriteMulti>
 800277a:	4603      	mov	r3, r0
 800277c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800277e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b084      	sub	sp, #16
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8002794:	2306      	movs	r3, #6
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	21b0      	movs	r1, #176	@ 0xb0
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f002 fda2 	bl	80052e4 <VL53L0X_ReadMulti>
 80027a0:	4603      	mov	r3, r0
 80027a2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80027a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08c      	sub	sp, #48	@ 0x30
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	607a      	str	r2, [r7, #4]
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	460b      	mov	r3, r1
 80027be:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80027c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027c8:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80027ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027cc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80027ce:	2300      	movs	r3, #0
 80027d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027d2:	e02b      	b.n	800282c <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80027d4:	f107 031c 	add.w	r3, r7, #28
 80027d8:	6a3a      	ldr	r2, [r7, #32]
 80027da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7ff ff11 	bl	8002604 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e8:	d103      	bne.n	80027f2 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80027ea:	23ce      	movs	r3, #206	@ 0xce
 80027ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80027f0:	e020      	b.n	8002834 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	461a      	mov	r2, r3
 80027f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027f8:	4413      	add	r3, r2
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ff60 	bl	80026c0 <is_aperture>
 8002800:	4603      	mov	r3, r0
 8002802:	461a      	mov	r2, r3
 8002804:	7afb      	ldrb	r3, [r7, #11]
 8002806:	4293      	cmp	r3, r2
 8002808:	d003      	beq.n	8002812 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800280a:	23ce      	movs	r3, #206	@ 0xce
 800280c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8002810:	e010      	b.n	8002834 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8002816:	6a3a      	ldr	r2, [r7, #32]
 8002818:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800281a:	6838      	ldr	r0, [r7, #0]
 800281c:	f7ff ff6a 	bl	80026f4 <enable_spad_bit>
		currentSpad++;
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	3301      	adds	r3, #1
 8002824:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8002826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002828:	3301      	adds	r3, #1
 800282a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800282c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800282e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002830:	429a      	cmp	r2, r3
 8002832:	d3cf      	bcc.n	80027d4 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8002834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002836:	6a3a      	ldr	r2, [r7, #32]
 8002838:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800283a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800283e:	2b00      	cmp	r3, #0
 8002840:	d106      	bne.n	8002850 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8002842:	6839      	ldr	r1, [r7, #0]
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f7ff ff8d 	bl	8002764 <set_ref_spad_map>
 800284a:	4603      	mov	r3, r0
 800284c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8002850:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002854:	2b00      	cmp	r3, #0
 8002856:	d121      	bne.n	800289c <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	4619      	mov	r1, r3
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f7ff ff93 	bl	800278a <get_ref_spad_map>
 8002864:	4603      	mov	r3, r0
 8002866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800286e:	e011      	b.n	8002894 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	4413      	add	r3, r2
 8002876:	781a      	ldrb	r2, [r3, #0]
 8002878:	f107 0114 	add.w	r1, r7, #20
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	440b      	add	r3, r1
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d003      	beq.n	800288e <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8002886:	23ce      	movs	r3, #206	@ 0xce
 8002888:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800288c:	e006      	b.n	800289c <enable_ref_spads+0xec>
			}
			i++;
 800288e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002890:	3301      	adds	r3, #1
 8002892:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 8002894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002898:	429a      	cmp	r2, r3
 800289a:	d3e9      	bcc.n	8002870 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800289c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3730      	adds	r7, #48	@ 0x30
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	@ 0x28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80028b2:	2300      	movs	r3, #0
 80028b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 80028c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80028c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d107      	bne.n	80028e0 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80028d0:	22c0      	movs	r2, #192	@ 0xc0
 80028d2:	2101      	movs	r1, #1
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f002 fd2f 	bl	8005338 <VL53L0X_WrByte>
 80028da:	4603      	mov	r3, r0
 80028dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80028e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d108      	bne.n	80028fa <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80028e8:	f107 0308 	add.w	r3, r7, #8
 80028ec:	4619      	mov	r1, r3
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff fc4c 	bl	800218c <VL53L0X_PerformSingleRangingMeasurement>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80028fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002902:	2201      	movs	r2, #1
 8002904:	21ff      	movs	r1, #255	@ 0xff
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f002 fd16 	bl	8005338 <VL53L0X_WrByte>
 800290c:	4603      	mov	r3, r0
 800290e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 8002912:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002916:	2b00      	cmp	r3, #0
 8002918:	d107      	bne.n	800292a <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	21b6      	movs	r1, #182	@ 0xb6
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f002 fd4b 	bl	80053ba <VL53L0X_RdWord>
 8002924:	4603      	mov	r3, r0
 8002926:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800292a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800292e:	2b00      	cmp	r3, #0
 8002930:	d107      	bne.n	8002942 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002932:	2200      	movs	r2, #0
 8002934:	21ff      	movs	r1, #255	@ 0xff
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f002 fcfe 	bl	8005338 <VL53L0X_WrByte>
 800293c:	4603      	mov	r3, r0
 800293e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8002942:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002946:	2b00      	cmp	r3, #0
 8002948:	d112      	bne.n	8002970 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800294a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800294e:	461a      	mov	r2, r3
 8002950:	2101      	movs	r1, #1
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f002 fcf0 	bl	8005338 <VL53L0X_WrByte>
 8002958:	4603      	mov	r3, r0
 800295a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800295e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002962:	2b00      	cmp	r3, #0
 8002964:	d104      	bne.n	8002970 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800296c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
	}

	return status;
 8002970:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8002974:	4618      	mov	r0, r3
 8002976:	3728      	adds	r7, #40	@ 0x28
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800297c:	b590      	push	{r4, r7, lr}
 800297e:	b09d      	sub	sp, #116	@ 0x74
 8002980:	af06      	add	r7, sp, #24
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002988:	2300      	movs	r3, #0
 800298a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800298e:	23b4      	movs	r3, #180	@ 0xb4
 8002990:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 8002994:	2303      	movs	r3, #3
 8002996:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8002998:	232c      	movs	r3, #44	@ 0x2c
 800299a:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 800299c:	2300      	movs	r3, #0
 800299e:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80029a8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80029ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 80029b2:	2300      	movs	r3, #0
 80029b4:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 80029b6:	2306      	movs	r3, #6
 80029b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80029cc:	2300      	movs	r3, #0
 80029ce:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80029d0:	2300      	movs	r3, #0
 80029d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f8b3 3168 	ldrh.w	r3, [r3, #360]	@ 0x168
 80029e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80029e2:	2300      	movs	r3, #0
 80029e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029e6:	e009      	b.n	80029fc <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80029f2:	2200      	movs	r2, #0
 80029f4:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80029f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029f8:	3301      	adds	r3, #1
 80029fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d3f1      	bcc.n	80029e8 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002a04:	2201      	movs	r2, #1
 8002a06:	21ff      	movs	r1, #255	@ 0xff
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f002 fc95 	bl	8005338 <VL53L0X_WrByte>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8002a14:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d107      	bne.n	8002a2c <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	214f      	movs	r1, #79	@ 0x4f
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f002 fc89 	bl	8005338 <VL53L0X_WrByte>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8002a2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d107      	bne.n	8002a44 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8002a34:	222c      	movs	r2, #44	@ 0x2c
 8002a36:	214e      	movs	r1, #78	@ 0x4e
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f002 fc7d 	bl	8005338 <VL53L0X_WrByte>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8002a44:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d107      	bne.n	8002a5c <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	21ff      	movs	r1, #255	@ 0xff
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f002 fc71 	bl	8005338 <VL53L0X_WrByte>
 8002a56:	4603      	mov	r3, r0
 8002a58:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8002a5c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d109      	bne.n	8002a78 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8002a64:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002a68:	461a      	mov	r2, r3
 8002a6a:	21b6      	movs	r1, #182	@ 0xb6
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f002 fc63 	bl	8005338 <VL53L0X_WrByte>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8002a78:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d107      	bne.n	8002a90 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8002a80:	2200      	movs	r2, #0
 8002a82:	2180      	movs	r1, #128	@ 0x80
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f002 fc57 	bl	8005338 <VL53L0X_WrByte>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8002a90:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10a      	bne.n	8002aae <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8002a98:	f107 0210 	add.w	r2, r7, #16
 8002a9c:	f107 0111 	add.w	r1, r7, #17
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f000 fbbb 	bl	800321e <VL53L0X_perform_ref_calibration>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8002aae:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d121      	bne.n	8002afa <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8002aba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002abc:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8002ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ac4:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
		Status = enable_ref_spads(Dev,
 8002ad2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002ad6:	f107 0218 	add.w	r2, r7, #24
 8002ada:	9204      	str	r2, [sp, #16]
 8002adc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ade:	9203      	str	r2, [sp, #12]
 8002ae0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002ae2:	9202      	str	r2, [sp, #8]
 8002ae4:	9301      	str	r3, [sp, #4]
 8002ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae8:	9300      	str	r3, [sp, #0]
 8002aea:	4623      	mov	r3, r4
 8002aec:	4602      	mov	r2, r0
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f7ff fe5e 	bl	80027b0 <enable_ref_spads>
 8002af4:	4603      	mov	r3, r0
 8002af6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002afa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d174      	bne.n	8002bec <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8002b06:	f107 0312 	add.w	r3, r7, #18
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f7ff fecb 	bl	80028a8 <perform_ref_signal_measurement>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8002b18:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d161      	bne.n	8002be4 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8002b20:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8002b22:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d25d      	bcs.n	8002be4 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs
			 */

			for (index = 0; index < spadArraySize; index++)
 8002b28:	2300      	movs	r3, #0
 8002b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b2c:	e009      	b.n	8002b42 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b32:	4413      	add	r3, r2
 8002b34:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b38:	2200      	movs	r2, #0
 8002b3a:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8002b3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b3e:	3301      	adds	r3, #1
 8002b40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d3f1      	bcc.n	8002b2e <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8002b4a:	e002      	b.n	8002b52 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8002b4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b4e:	3301      	adds	r3, #1
 8002b50:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8002b52:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8002b56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b58:	4413      	add	r3, r2
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fdb0 	bl	80026c0 <is_aperture>
 8002b60:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d103      	bne.n	8002b6e <VL53L0X_perform_ref_spad_management+0x1f2>
 8002b66:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d3ee      	bcc.n	8002b4c <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8002b72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b74:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
			Status = enable_ref_spads(Dev,
 8002b82:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002b86:	f107 0218 	add.w	r2, r7, #24
 8002b8a:	9204      	str	r2, [sp, #16]
 8002b8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b8e:	9203      	str	r2, [sp, #12]
 8002b90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002b92:	9202      	str	r2, [sp, #8]
 8002b94:	9301      	str	r3, [sp, #4]
 8002b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	4623      	mov	r3, r4
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f7ff fe06 	bl	80027b0 <enable_ref_spads>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8002baa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d11b      	bne.n	8002bea <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8002bb6:	f107 0312 	add.w	r3, r7, #18
 8002bba:	4619      	mov	r1, r3
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f7ff fe73 	bl	80028a8 <perform_ref_signal_measurement>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8002bc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10c      	bne.n	8002bea <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8002bd0:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8002bd2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d208      	bcs.n	8002bea <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 8002bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8002be2:	e002      	b.n	8002bea <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8002be4:	2300      	movs	r3, #0
 8002be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002be8:	e000      	b.n	8002bec <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8002bea:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8002bec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f040 80af 	bne.w	8002d54 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8002bf6:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8002bf8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	f240 80aa 	bls.w	8002d54 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8002c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c02:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8002c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c08:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c16:	4618      	mov	r0, r3
 8002c18:	f010 fab7 	bl	801318a <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8002c1c:	8a7b      	ldrh	r3, [r7, #18]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bfb8      	it	lt
 8002c28:	425b      	neglt	r3, r3
 8002c2a:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8002c32:	e086      	b.n	8002d42 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
			get_next_good_spad(
 8002c3a:	f107 0314 	add.w	r3, r7, #20
 8002c3e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002c40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c42:	f7ff fcdf 	bl	8002604 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4c:	d103      	bne.n	8002c56 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8002c4e:	23ce      	movs	r3, #206	@ 0xce
 8002c50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8002c54:	e07e      	b.n	8002d54 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8002c56:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fd2e 	bl	80026c0 <is_aperture>
 8002c64:	4603      	mov	r3, r0
 8002c66:	461a      	mov	r2, r3
 8002c68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d003      	beq.n	8002c76 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8002c74:	e06e      	b.n	8002d54 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8002c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c78:	3301      	adds	r3, #1
 8002c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
			Status = enable_spad_bit(
 8002c86:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff fd32 	bl	80026f4 <enable_spad_bit>
 8002c90:	4603      	mov	r3, r0
 8002c92:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8002c96:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10c      	bne.n	8002cb8 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8002c9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement.
				 */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
				Status = set_ref_spad_map(Dev,
 8002caa:	4619      	mov	r1, r3
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f7ff fd59 	bl	8002764 <set_ref_spad_map>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8002cb8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d146      	bne.n	8002d4e <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8002cc0:	f107 0312 	add.w	r3, r7, #18
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f7ff fdee 	bl	80028a8 <perform_ref_signal_measurement>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8002cd2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d13b      	bne.n	8002d52 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8002cda:	8a7b      	ldrh	r3, [r7, #18]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bfb8      	it	lt
 8002ce6:	425b      	neglt	r3, r3
 8002ce8:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8002cea:	8a7b      	ldrh	r3, [r7, #18]
 8002cec:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d21c      	bcs.n	8002d2c <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8002cf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d914      	bls.n	8002d24 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this.
					 */
					Status = set_ref_spad_map(Dev,
 8002cfa:	f107 031c 	add.w	r3, r7, #28
 8002cfe:	4619      	mov	r1, r3
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f7ff fd2f 	bl	8002764 <set_ref_spad_map>
 8002d06:	4603      	mov	r3, r0
 8002d08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
					memcpy(
 8002d12:	f107 011c 	add.w	r1, r7, #28
 8002d16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f010 fa36 	bl	801318a <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8002d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d20:	3b01      	subs	r3, #1
 8002d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8002d24:	2301      	movs	r3, #1
 8002d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d2a:	e00a      	b.n	8002d42 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f503 71a8 	add.w	r1, r3, #336	@ 0x150
				memcpy(lastSpadArray,
 8002d36:	f107 031c 	add.w	r3, r7, #28
 8002d3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f010 fa24 	bl	801318a <memcpy>
		while (!complete) {
 8002d42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f43f af74 	beq.w	8002c34 <VL53L0X_perform_ref_spad_management+0x2b8>
 8002d4c:	e002      	b.n	8002d54 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8002d4e:	bf00      	nop
 8002d50:	e000      	b.n	8002d54 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8002d52:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002d54:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d115      	bne.n	8002d88 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d60:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002d68:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	781a      	ldrb	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8002d88:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	375c      	adds	r7, #92	@ 0x5c
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd90      	pop	{r4, r7, pc}

08002d94 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8002d94:	b590      	push	{r4, r7, lr}
 8002d96:	b093      	sub	sp, #76	@ 0x4c
 8002d98:	af06      	add	r7, sp, #24
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002da2:	2300      	movs	r3, #0
 8002da4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8002dac:	23b4      	movs	r3, #180	@ 0xb4
 8002dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8002db2:	2306      	movs	r3, #6
 8002db4:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8002db6:	232c      	movs	r3, #44	@ 0x2c
 8002db8:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002dba:	2201      	movs	r2, #1
 8002dbc:	21ff      	movs	r1, #255	@ 0xff
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f002 faba 	bl	8005338 <VL53L0X_WrByte>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8002dca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d107      	bne.n	8002de2 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	214f      	movs	r1, #79	@ 0x4f
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f002 faae 	bl	8005338 <VL53L0X_WrByte>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8002de2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d107      	bne.n	8002dfa <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8002dea:	222c      	movs	r2, #44	@ 0x2c
 8002dec:	214e      	movs	r1, #78	@ 0x4e
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f002 faa2 	bl	8005338 <VL53L0X_WrByte>
 8002df4:	4603      	mov	r3, r0
 8002df6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8002dfa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d107      	bne.n	8002e12 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002e02:	2200      	movs	r2, #0
 8002e04:	21ff      	movs	r1, #255	@ 0xff
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f002 fa96 	bl	8005338 <VL53L0X_WrByte>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8002e12:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d109      	bne.n	8002e2e <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8002e1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e1e:	461a      	mov	r2, r3
 8002e20:	21b6      	movs	r1, #182	@ 0xb6
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f002 fa88 	bl	8005338 <VL53L0X_WrByte>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8002e2e:	2300      	movs	r3, #0
 8002e30:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e32:	e009      	b.n	8002e48 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	4413      	add	r3, r2
 8002e3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e3e:	2200      	movs	r2, #0
 8002e40:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	3301      	adds	r3, #1
 8002e46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d3f1      	bcc.n	8002e34 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d011      	beq.n	8002e7a <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8002e56:	e002      	b.n	8002e5e <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8002e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8002e5e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e64:	4413      	add	r3, r2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff fc2a 	bl	80026c0 <is_aperture>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d103      	bne.n	8002e7a <VL53L0X_set_reference_spads+0xe6>
 8002e72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d3ee      	bcc.n	8002e58 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f503 70ab 	add.w	r0, r3, #342	@ 0x156
				Dev->Data.SpadData.RefSpadEnables,
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
	Status = enable_ref_spads(Dev,
 8002e86:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e8a:	79f9      	ldrb	r1, [r7, #7]
 8002e8c:	f107 0214 	add.w	r2, r7, #20
 8002e90:	9204      	str	r2, [sp, #16]
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	9203      	str	r2, [sp, #12]
 8002e96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e98:	9202      	str	r2, [sp, #8]
 8002e9a:	9301      	str	r3, [sp, #4]
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	4623      	mov	r3, r4
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f7ff fc83 	bl	80027b0 <enable_ref_spads>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8002eb0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10c      	bne.n	8002ed2 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	79fa      	ldrb	r2, [r7, #7]
 8002ece:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8002ed2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3734      	adds	r7, #52	@ 0x34
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd90      	pop	{r4, r7, pc}

08002ede <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b084      	sub	sp, #16
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002eea:	2300      	movs	r3, #0
 8002eec:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8002eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10a      	bne.n	8002f0c <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	461a      	mov	r2, r3
 8002f00:	2100      	movs	r1, #0
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f002 fa18 	bl	8005338 <VL53L0X_WrByte>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8002f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d104      	bne.n	8002f1e <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f9bf 	bl	8003298 <VL53L0X_measurement_poll_for_completion>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8002f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d105      	bne.n	8002f32 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8002f26:	2100      	movs	r1, #0
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f7ff fab5 	bl	8002498 <VL53L0X_ClearInterruptMask>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8002f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d106      	bne.n	8002f48 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f002 f9fa 	bl	8005338 <VL53L0X_WrByte>
 8002f44:	4603      	mov	r3, r0
 8002f46:	73fb      	strb	r3, [r7, #15]

	return Status;
 8002f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	4611      	mov	r1, r2
 8002f60:	461a      	mov	r2, r3
 8002f62:	4603      	mov	r3, r0
 8002f64:	70fb      	strb	r3, [r7, #3]
 8002f66:	460b      	mov	r3, r1
 8002f68:	70bb      	strb	r3, [r7, #2]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8002f72:	2300      	movs	r3, #0
 8002f74:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002f76:	2201      	movs	r2, #1
 8002f78:	21ff      	movs	r1, #255	@ 0xff
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f002 f9dc 	bl	8005338 <VL53L0X_WrByte>
 8002f80:	4603      	mov	r3, r0
 8002f82:	461a      	mov	r2, r3
 8002f84:	7bfb      	ldrb	r3, [r7, #15]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f002 f9d2 	bl	8005338 <VL53L0X_WrByte>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461a      	mov	r2, r3
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	21ff      	movs	r1, #255	@ 0xff
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f002 f9c8 	bl	8005338 <VL53L0X_WrByte>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	461a      	mov	r2, r3
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d01e      	beq.n	8002ff6 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8002fb8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d009      	beq.n	8002fd4 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	21cb      	movs	r1, #203	@ 0xcb
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f002 f9e6 	bl	8005396 <VL53L0X_RdByte>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	461a      	mov	r2, r3
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8002fd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d02a      	beq.n	8003032 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8002fdc:	f107 030e 	add.w	r3, r7, #14
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	21ee      	movs	r1, #238	@ 0xee
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f002 f9d6 	bl	8005396 <VL53L0X_RdByte>
 8002fea:	4603      	mov	r3, r0
 8002fec:	461a      	mov	r2, r3
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	73fb      	strb	r3, [r7, #15]
 8002ff4:	e01d      	b.n	8003032 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8002ff6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00a      	beq.n	8003014 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8002ffe:	78bb      	ldrb	r3, [r7, #2]
 8003000:	461a      	mov	r2, r3
 8003002:	21cb      	movs	r1, #203	@ 0xcb
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f002 f997 	bl	8005338 <VL53L0X_WrByte>
 800300a:	4603      	mov	r3, r0
 800300c:	461a      	mov	r2, r3
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	4313      	orrs	r3, r2
 8003012:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8003014:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800301c:	787b      	ldrb	r3, [r7, #1]
 800301e:	2280      	movs	r2, #128	@ 0x80
 8003020:	21ee      	movs	r1, #238	@ 0xee
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f002 fa15 	bl	8005452 <VL53L0X_UpdateByte>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	7bfb      	ldrb	r3, [r7, #15]
 800302e:	4313      	orrs	r3, r2
 8003030:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003032:	2201      	movs	r2, #1
 8003034:	21ff      	movs	r1, #255	@ 0xff
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f002 f97e 	bl	8005338 <VL53L0X_WrByte>
 800303c:	4603      	mov	r3, r0
 800303e:	461a      	mov	r2, r3
 8003040:	7bfb      	ldrb	r3, [r7, #15]
 8003042:	4313      	orrs	r3, r2
 8003044:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8003046:	2201      	movs	r2, #1
 8003048:	2100      	movs	r1, #0
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f002 f974 	bl	8005338 <VL53L0X_WrByte>
 8003050:	4603      	mov	r3, r0
 8003052:	461a      	mov	r2, r3
 8003054:	7bfb      	ldrb	r3, [r7, #15]
 8003056:	4313      	orrs	r3, r2
 8003058:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800305a:	2200      	movs	r2, #0
 800305c:	21ff      	movs	r1, #255	@ 0xff
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f002 f96a 	bl	8005338 <VL53L0X_WrByte>
 8003064:	4603      	mov	r3, r0
 8003066:	461a      	mov	r2, r3
 8003068:	7bfb      	ldrb	r3, [r7, #15]
 800306a:	4313      	orrs	r3, r2
 800306c:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800306e:	7bbb      	ldrb	r3, [r7, #14]
 8003070:	f023 0310 	bic.w	r3, r3, #16
 8003074:	b2da      	uxtb	r2, r3
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	701a      	strb	r2, [r3, #0]

	return Status;
 800307a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b08a      	sub	sp, #40	@ 0x28
 800308a:	af04      	add	r7, sp, #16
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	4611      	mov	r1, r2
 8003092:	461a      	mov	r2, r3
 8003094:	460b      	mov	r3, r1
 8003096:	71fb      	strb	r3, [r7, #7]
 8003098:	4613      	mov	r3, r2
 800309a:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800309c:	2300      	movs	r3, #0
 800309e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80030a4:	2300      	movs	r3, #0
 80030a6:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80030a8:	2300      	movs	r3, #0
 80030aa:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80030ac:	2300      	movs	r3, #0
 80030ae:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80030b0:	79bb      	ldrb	r3, [r7, #6]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 80030bc:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80030be:	2201      	movs	r2, #1
 80030c0:	2101      	movs	r1, #1
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f002 f938 	bl	8005338 <VL53L0X_WrByte>
 80030c8:	4603      	mov	r3, r0
 80030ca:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80030cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d105      	bne.n	80030e0 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80030d4:	2140      	movs	r1, #64	@ 0x40
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f7ff ff01 	bl	8002ede <VL53L0X_perform_single_ref_calibration>
 80030dc:	4603      	mov	r3, r0
 80030de:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80030e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d115      	bne.n	8003114 <VL53L0X_perform_vhv_calibration+0x8e>
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d112      	bne.n	8003114 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80030ee:	7d39      	ldrb	r1, [r7, #20]
 80030f0:	7d7a      	ldrb	r2, [r7, #21]
 80030f2:	2300      	movs	r3, #0
 80030f4:	9303      	str	r3, [sp, #12]
 80030f6:	2301      	movs	r3, #1
 80030f8:	9302      	str	r3, [sp, #8]
 80030fa:	f107 0313 	add.w	r3, r7, #19
 80030fe:	9301      	str	r3, [sp, #4]
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	460b      	mov	r3, r1
 8003106:	2101      	movs	r1, #1
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f7ff ff23 	bl	8002f54 <VL53L0X_ref_calibration_io>
 800310e:	4603      	mov	r3, r0
 8003110:	75fb      	strb	r3, [r7, #23]
 8003112:	e002      	b.n	800311a <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2200      	movs	r2, #0
 8003118:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800311a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d112      	bne.n	8003148 <VL53L0X_perform_vhv_calibration+0xc2>
 8003122:	79bb      	ldrb	r3, [r7, #6]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00f      	beq.n	8003148 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8003128:	7dbb      	ldrb	r3, [r7, #22]
 800312a:	461a      	mov	r2, r3
 800312c:	2101      	movs	r1, #1
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f002 f902 	bl	8005338 <VL53L0X_WrByte>
 8003134:	4603      	mov	r3, r0
 8003136:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8003138:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d103      	bne.n	8003148 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	7dba      	ldrb	r2, [r7, #22]
 8003144:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	return Status;
 8003148:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	@ 0x28
 8003158:	af04      	add	r7, sp, #16
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	4611      	mov	r1, r2
 8003160:	461a      	mov	r2, r3
 8003162:	460b      	mov	r3, r1
 8003164:	71fb      	strb	r3, [r7, #7]
 8003166:	4613      	mov	r3, r2
 8003168:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800316a:	2300      	movs	r3, #0
 800316c:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800316e:	2300      	movs	r3, #0
 8003170:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8003172:	2300      	movs	r3, #0
 8003174:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8003176:	2300      	movs	r3, #0
 8003178:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800317a:	79bb      	ldrb	r3, [r7, #6]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8003186:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8003188:	2202      	movs	r2, #2
 800318a:	2101      	movs	r1, #1
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f002 f8d3 	bl	8005338 <VL53L0X_WrByte>
 8003192:	4603      	mov	r3, r0
 8003194:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8003196:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d105      	bne.n	80031aa <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800319e:	2100      	movs	r1, #0
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f7ff fe9c 	bl	8002ede <VL53L0X_perform_single_ref_calibration>
 80031a6:	4603      	mov	r3, r0
 80031a8:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80031aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d115      	bne.n	80031de <VL53L0X_perform_phase_calibration+0x8a>
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d112      	bne.n	80031de <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80031b8:	7d39      	ldrb	r1, [r7, #20]
 80031ba:	7d7a      	ldrb	r2, [r7, #21]
 80031bc:	2301      	movs	r3, #1
 80031be:	9303      	str	r3, [sp, #12]
 80031c0:	2300      	movs	r3, #0
 80031c2:	9302      	str	r3, [sp, #8]
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	9301      	str	r3, [sp, #4]
 80031c8:	f107 0313 	add.w	r3, r7, #19
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	460b      	mov	r3, r1
 80031d0:	2101      	movs	r1, #1
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f7ff febe 	bl	8002f54 <VL53L0X_ref_calibration_io>
 80031d8:	4603      	mov	r3, r0
 80031da:	75fb      	strb	r3, [r7, #23]
 80031dc:	e002      	b.n	80031e4 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80031e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d112      	bne.n	8003212 <VL53L0X_perform_phase_calibration+0xbe>
 80031ec:	79bb      	ldrb	r3, [r7, #6]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00f      	beq.n	8003212 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80031f2:	7dbb      	ldrb	r3, [r7, #22]
 80031f4:	461a      	mov	r2, r3
 80031f6:	2101      	movs	r1, #1
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f002 f89d 	bl	8005338 <VL53L0X_WrByte>
 80031fe:	4603      	mov	r3, r0
 8003200:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8003202:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d103      	bne.n	8003212 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	7dba      	ldrb	r2, [r7, #22]
 800320e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	return Status;
 8003212:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b086      	sub	sp, #24
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	607a      	str	r2, [r7, #4]
 800322a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800322c:	2300      	movs	r3, #0
 800322e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800323a:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	2300      	movs	r3, #0
 8003240:	68b9      	ldr	r1, [r7, #8]
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f7ff ff1f 	bl	8003086 <VL53L0X_perform_vhv_calibration>
 8003248:	4603      	mov	r3, r0
 800324a:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800324c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d107      	bne.n	8003264 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8003254:	78fa      	ldrb	r2, [r7, #3]
 8003256:	2300      	movs	r3, #0
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7ff ff7a 	bl	8003154 <VL53L0X_perform_phase_calibration>
 8003260:	4603      	mov	r3, r0
 8003262:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8003264:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10f      	bne.n	800328c <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800326c:	7dbb      	ldrb	r3, [r7, #22]
 800326e:	461a      	mov	r2, r3
 8003270:	2101      	movs	r1, #1
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f002 f860 	bl	8005338 <VL53L0X_WrByte>
 8003278:	4603      	mov	r3, r0
 800327a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800327c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d103      	bne.n	800328c <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	7dba      	ldrb	r2, [r7, #22]
 8003288:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

	}

	return Status;
 800328c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80032ac:	f107 030f 	add.w	r3, r7, #15
 80032b0:	4619      	mov	r1, r3
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fe fe0e 	bl	8001ed4 <VL53L0X_GetMeasurementDataReady>
 80032b8:	4603      	mov	r3, r0
 80032ba:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80032bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d110      	bne.n	80032e6 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d00f      	beq.n	80032ea <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	3301      	adds	r3, #1
 80032ce:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80032d6:	d302      	bcc.n	80032de <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80032d8:	23f9      	movs	r3, #249	@ 0xf9
 80032da:	75fb      	strb	r3, [r7, #23]
			break;
 80032dc:	e006      	b.n	80032ec <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f002 f8e9 	bl	80054b6 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80032e4:	e7e2      	b.n	80032ac <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80032e6:	bf00      	nop
 80032e8:	e000      	b.n	80032ec <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80032ea:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80032ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8003302:	2300      	movs	r3, #0
 8003304:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	3301      	adds	r3, #1
 800330a:	b2db      	uxtb	r3, r3
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8003310:	7bfb      	ldrb	r3, [r7, #15]
}
 8003312:	4618      	mov	r0, r3
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800331e:	b480      	push	{r7}
 8003320:	b085      	sub	sp, #20
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8003326:	2300      	movs	r3, #0
 8003328:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800332a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800332e:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8003330:	e002      	b.n	8003338 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	089b      	lsrs	r3, r3, #2
 8003336:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	d8f8      	bhi.n	8003332 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8003340:	e017      	b.n	8003372 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4413      	add	r3, r2
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	429a      	cmp	r2, r3
 800334c:	d30b      	bcc.n	8003366 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	4413      	add	r3, r2
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	085b      	lsrs	r3, r3, #1
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	4413      	add	r3, r2
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	e002      	b.n	800336c <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	085b      	lsrs	r3, r3, #1
 800336a:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	089b      	lsrs	r3, r3, #2
 8003370:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1e4      	bne.n	8003342 <VL53L0X_isqrt+0x24>
	}

	return res;
 8003378:	68fb      	ldr	r3, [r7, #12]
}
 800337a:	4618      	mov	r0, r3
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b086      	sub	sp, #24
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800338e:	2300      	movs	r3, #0
 8003390:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8003392:	2200      	movs	r2, #0
 8003394:	2183      	movs	r1, #131	@ 0x83
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f001 ffce 	bl	8005338 <VL53L0X_WrByte>
 800339c:	4603      	mov	r3, r0
 800339e:	461a      	mov	r2, r3
 80033a0:	7dfb      	ldrb	r3, [r7, #23]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 80033a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d11e      	bne.n	80033ec <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80033b2:	f107 030f 	add.w	r3, r7, #15
 80033b6:	461a      	mov	r2, r3
 80033b8:	2183      	movs	r1, #131	@ 0x83
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f001 ffeb 	bl	8005396 <VL53L0X_RdByte>
 80033c0:	4603      	mov	r3, r0
 80033c2:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10a      	bne.n	80033e0 <VL53L0X_device_read_strobe+0x5a>
 80033ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d106      	bne.n	80033e0 <VL53L0X_device_read_strobe+0x5a>
				break;

			LoopNb = LoopNb + 1;
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	3301      	adds	r3, #1
 80033d6:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80033de:	d3e8      	bcc.n	80033b2 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80033e6:	d301      	bcc.n	80033ec <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80033e8:	23f9      	movs	r3, #249	@ 0xf9
 80033ea:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80033ec:	2201      	movs	r2, #1
 80033ee:	2183      	movs	r1, #131	@ 0x83
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f001 ffa1 	bl	8005338 <VL53L0X_WrByte>
 80033f6:	4603      	mov	r3, r0
 80033f8:	461a      	mov	r2, r3
 80033fa:	7dfb      	ldrb	r3, [r7, #23]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8003400:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b098      	sub	sp, #96	@ 0x60
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003418:	2300      	movs	r3, #0
 800341a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800341e:	2300      	movs	r3, #0
 8003420:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 800342a:	2300      	movs	r3, #0
 800342c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800342e:	2300      	movs	r3, #0
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8003432:	2300      	movs	r3, #0
 8003434:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8003436:	2300      	movs	r3, #0
 8003438:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800343c:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8003440:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800344a:	2300      	movs	r3, #0
 800344c:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8003454:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 8003458:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800345c:	2b07      	cmp	r3, #7
 800345e:	f000 8408 	beq.w	8003c72 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003462:	2201      	movs	r2, #1
 8003464:	2180      	movs	r1, #128	@ 0x80
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f001 ff66 	bl	8005338 <VL53L0X_WrByte>
 800346c:	4603      	mov	r3, r0
 800346e:	461a      	mov	r2, r3
 8003470:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003474:	4313      	orrs	r3, r2
 8003476:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800347a:	2201      	movs	r2, #1
 800347c:	21ff      	movs	r1, #255	@ 0xff
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f001 ff5a 	bl	8005338 <VL53L0X_WrByte>
 8003484:	4603      	mov	r3, r0
 8003486:	461a      	mov	r2, r3
 8003488:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800348c:	4313      	orrs	r3, r2
 800348e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003492:	2200      	movs	r2, #0
 8003494:	2100      	movs	r1, #0
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f001 ff4e 	bl	8005338 <VL53L0X_WrByte>
 800349c:	4603      	mov	r3, r0
 800349e:	461a      	mov	r2, r3
 80034a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80034aa:	2206      	movs	r2, #6
 80034ac:	21ff      	movs	r1, #255	@ 0xff
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f001 ff42 	bl	8005338 <VL53L0X_WrByte>
 80034b4:	4603      	mov	r3, r0
 80034b6:	461a      	mov	r2, r3
 80034b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80034bc:	4313      	orrs	r3, r2
 80034be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80034c2:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80034c6:	461a      	mov	r2, r3
 80034c8:	2183      	movs	r1, #131	@ 0x83
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f001 ff63 	bl	8005396 <VL53L0X_RdByte>
 80034d0:	4603      	mov	r3, r0
 80034d2:	461a      	mov	r2, r3
 80034d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80034d8:	4313      	orrs	r3, r2
 80034da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80034de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80034e2:	f043 0304 	orr.w	r3, r3, #4
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	461a      	mov	r2, r3
 80034ea:	2183      	movs	r1, #131	@ 0x83
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f001 ff23 	bl	8005338 <VL53L0X_WrByte>
 80034f2:	4603      	mov	r3, r0
 80034f4:	461a      	mov	r2, r3
 80034f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8003500:	2207      	movs	r2, #7
 8003502:	21ff      	movs	r1, #255	@ 0xff
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f001 ff17 	bl	8005338 <VL53L0X_WrByte>
 800350a:	4603      	mov	r3, r0
 800350c:	461a      	mov	r2, r3
 800350e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003512:	4313      	orrs	r3, r2
 8003514:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8003518:	2201      	movs	r2, #1
 800351a:	2181      	movs	r1, #129	@ 0x81
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f001 ff0b 	bl	8005338 <VL53L0X_WrByte>
 8003522:	4603      	mov	r3, r0
 8003524:	461a      	mov	r2, r3
 8003526:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800352a:	4313      	orrs	r3, r2
 800352c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f001 ffc0 	bl	80054b6 <VL53L0X_PollingDelay>
 8003536:	4603      	mov	r3, r0
 8003538:	461a      	mov	r2, r3
 800353a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800353e:	4313      	orrs	r3, r2
 8003540:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003544:	2201      	movs	r2, #1
 8003546:	2180      	movs	r1, #128	@ 0x80
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f001 fef5 	bl	8005338 <VL53L0X_WrByte>
 800354e:	4603      	mov	r3, r0
 8003550:	461a      	mov	r2, r3
 8003552:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003556:	4313      	orrs	r3, r2
 8003558:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800355c:	78fb      	ldrb	r3, [r7, #3]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	f000 8098 	beq.w	8003698 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8003568:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800356c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8003570:	2b00      	cmp	r3, #0
 8003572:	f040 8091 	bne.w	8003698 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8003576:	226b      	movs	r2, #107	@ 0x6b
 8003578:	2194      	movs	r1, #148	@ 0x94
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f001 fedc 	bl	8005338 <VL53L0X_WrByte>
 8003580:	4603      	mov	r3, r0
 8003582:	461a      	mov	r2, r3
 8003584:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003588:	4313      	orrs	r3, r2
 800358a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff fef9 	bl	8003386 <VL53L0X_device_read_strobe>
 8003594:	4603      	mov	r3, r0
 8003596:	461a      	mov	r2, r3
 8003598:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800359c:	4313      	orrs	r3, r2
 800359e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80035a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80035a6:	461a      	mov	r2, r3
 80035a8:	2190      	movs	r1, #144	@ 0x90
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f001 ff2a 	bl	8005404 <VL53L0X_RdDWord>
 80035b0:	4603      	mov	r3, r0
 80035b2:	461a      	mov	r2, r3
 80035b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80035be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c0:	0a1b      	lsrs	r3, r3, #8
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035c8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80035cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ce:	0bdb      	lsrs	r3, r3, #15
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80035da:	2224      	movs	r2, #36	@ 0x24
 80035dc:	2194      	movs	r1, #148	@ 0x94
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f001 feaa 	bl	8005338 <VL53L0X_WrByte>
 80035e4:	4603      	mov	r3, r0
 80035e6:	461a      	mov	r2, r3
 80035e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80035ec:	4313      	orrs	r3, r2
 80035ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7ff fec7 	bl	8003386 <VL53L0X_device_read_strobe>
 80035f8:	4603      	mov	r3, r0
 80035fa:	461a      	mov	r2, r3
 80035fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003600:	4313      	orrs	r3, r2
 8003602:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003606:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800360a:	461a      	mov	r2, r3
 800360c:	2190      	movs	r1, #144	@ 0x90
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f001 fef8 	bl	8005404 <VL53L0X_RdDWord>
 8003614:	4603      	mov	r3, r0
 8003616:	461a      	mov	r2, r3
 8003618:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800361c:	4313      	orrs	r3, r2
 800361e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8003622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003624:	0e1b      	lsrs	r3, r3, #24
 8003626:	b2db      	uxtb	r3, r3
 8003628:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800362a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362c:	0c1b      	lsrs	r3, r3, #16
 800362e:	b2db      	uxtb	r3, r3
 8003630:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8003632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003634:	0a1b      	lsrs	r3, r3, #8
 8003636:	b2db      	uxtb	r3, r3
 8003638:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800363a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363c:	b2db      	uxtb	r3, r3
 800363e:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8003640:	2225      	movs	r2, #37	@ 0x25
 8003642:	2194      	movs	r1, #148	@ 0x94
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f001 fe77 	bl	8005338 <VL53L0X_WrByte>
 800364a:	4603      	mov	r3, r0
 800364c:	461a      	mov	r2, r3
 800364e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003652:	4313      	orrs	r3, r2
 8003654:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff fe94 	bl	8003386 <VL53L0X_device_read_strobe>
 800365e:	4603      	mov	r3, r0
 8003660:	461a      	mov	r2, r3
 8003662:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003666:	4313      	orrs	r3, r2
 8003668:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800366c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003670:	461a      	mov	r2, r3
 8003672:	2190      	movs	r1, #144	@ 0x90
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f001 fec5 	bl	8005404 <VL53L0X_RdDWord>
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003682:	4313      	orrs	r3, r2
 8003684:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8003688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368a:	0e1b      	lsrs	r3, r3, #24
 800368c:	b2db      	uxtb	r3, r3
 800368e:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8003690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003692:	0c1b      	lsrs	r3, r3, #16
 8003694:	b2db      	uxtb	r3, r3
 8003696:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 8189 	beq.w	80039b6 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80036a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80036a8:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f040 8182 	bne.w	80039b6 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80036b2:	2202      	movs	r2, #2
 80036b4:	2194      	movs	r1, #148	@ 0x94
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f001 fe3e 	bl	8005338 <VL53L0X_WrByte>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff fe5b 	bl	8003386 <VL53L0X_device_read_strobe>
 80036d0:	4603      	mov	r3, r0
 80036d2:	461a      	mov	r2, r3
 80036d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80036d8:	4313      	orrs	r3, r2
 80036da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80036de:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80036e2:	461a      	mov	r2, r3
 80036e4:	2190      	movs	r1, #144	@ 0x90
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f001 fe55 	bl	8005396 <VL53L0X_RdByte>
 80036ec:	4603      	mov	r3, r0
 80036ee:	461a      	mov	r2, r3
 80036f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80036fa:	227b      	movs	r2, #123	@ 0x7b
 80036fc:	2194      	movs	r1, #148	@ 0x94
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f001 fe1a 	bl	8005338 <VL53L0X_WrByte>
 8003704:	4603      	mov	r3, r0
 8003706:	461a      	mov	r2, r3
 8003708:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800370c:	4313      	orrs	r3, r2
 800370e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff fe37 	bl	8003386 <VL53L0X_device_read_strobe>
 8003718:	4603      	mov	r3, r0
 800371a:	461a      	mov	r2, r3
 800371c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003720:	4313      	orrs	r3, r2
 8003722:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8003726:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800372a:	461a      	mov	r2, r3
 800372c:	2190      	movs	r1, #144	@ 0x90
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f001 fe31 	bl	8005396 <VL53L0X_RdByte>
 8003734:	4603      	mov	r3, r0
 8003736:	461a      	mov	r2, r3
 8003738:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800373c:	4313      	orrs	r3, r2
 800373e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8003742:	2277      	movs	r2, #119	@ 0x77
 8003744:	2194      	movs	r1, #148	@ 0x94
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f001 fdf6 	bl	8005338 <VL53L0X_WrByte>
 800374c:	4603      	mov	r3, r0
 800374e:	461a      	mov	r2, r3
 8003750:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003754:	4313      	orrs	r3, r2
 8003756:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff fe13 	bl	8003386 <VL53L0X_device_read_strobe>
 8003760:	4603      	mov	r3, r0
 8003762:	461a      	mov	r2, r3
 8003764:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003768:	4313      	orrs	r3, r2
 800376a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800376e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003772:	461a      	mov	r2, r3
 8003774:	2190      	movs	r1, #144	@ 0x90
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f001 fe44 	bl	8005404 <VL53L0X_RdDWord>
 800377c:	4603      	mov	r3, r0
 800377e:	461a      	mov	r2, r3
 8003780:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003784:	4313      	orrs	r3, r2
 8003786:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800378a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378c:	0e5b      	lsrs	r3, r3, #25
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003794:	b2db      	uxtb	r3, r3
 8003796:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8003798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379a:	0c9b      	lsrs	r3, r3, #18
 800379c:	b2db      	uxtb	r3, r3
 800379e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80037a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a8:	0adb      	lsrs	r3, r3, #11
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80037b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b6:	091b      	lsrs	r3, r3, #4
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80037c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80037d4:	2278      	movs	r2, #120	@ 0x78
 80037d6:	2194      	movs	r1, #148	@ 0x94
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f001 fdad 	bl	8005338 <VL53L0X_WrByte>
 80037de:	4603      	mov	r3, r0
 80037e0:	461a      	mov	r2, r3
 80037e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff fdca 	bl	8003386 <VL53L0X_device_read_strobe>
 80037f2:	4603      	mov	r3, r0
 80037f4:	461a      	mov	r2, r3
 80037f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003800:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003804:	461a      	mov	r2, r3
 8003806:	2190      	movs	r1, #144	@ 0x90
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f001 fdfb 	bl	8005404 <VL53L0X_RdDWord>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003816:	4313      	orrs	r3, r2
 8003818:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800381c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381e:	0f5b      	lsrs	r3, r3, #29
 8003820:	b2db      	uxtb	r3, r3
 8003822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003826:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8003828:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800382c:	4413      	add	r3, r2
 800382e:	b2db      	uxtb	r3, r3
 8003830:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8003832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003834:	0d9b      	lsrs	r3, r3, #22
 8003836:	b2db      	uxtb	r3, r3
 8003838:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800383c:	b2db      	uxtb	r3, r3
 800383e:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8003840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003842:	0bdb      	lsrs	r3, r3, #15
 8003844:	b2db      	uxtb	r3, r3
 8003846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800384a:	b2db      	uxtb	r3, r3
 800384c:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800384e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003850:	0a1b      	lsrs	r3, r3, #8
 8003852:	b2db      	uxtb	r3, r3
 8003854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003858:	b2db      	uxtb	r3, r3
 800385a:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800385c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385e:	085b      	lsrs	r3, r3, #1
 8003860:	b2db      	uxtb	r3, r3
 8003862:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003866:	b2db      	uxtb	r3, r3
 8003868:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	b2db      	uxtb	r3, r3
 800386e:	019b      	lsls	r3, r3, #6
 8003870:	b2db      	uxtb	r3, r3
 8003872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003876:	b2db      	uxtb	r3, r3
 8003878:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800387c:	2279      	movs	r2, #121	@ 0x79
 800387e:	2194      	movs	r1, #148	@ 0x94
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f001 fd59 	bl	8005338 <VL53L0X_WrByte>
 8003886:	4603      	mov	r3, r0
 8003888:	461a      	mov	r2, r3
 800388a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800388e:	4313      	orrs	r3, r2
 8003890:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7ff fd76 	bl	8003386 <VL53L0X_device_read_strobe>
 800389a:	4603      	mov	r3, r0
 800389c:	461a      	mov	r2, r3
 800389e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80038a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80038ac:	461a      	mov	r2, r3
 80038ae:	2190      	movs	r1, #144	@ 0x90
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f001 fda7 	bl	8005404 <VL53L0X_RdDWord>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80038be:	4313      	orrs	r3, r2
 80038c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80038c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c6:	0e9b      	lsrs	r3, r3, #26
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ce:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80038d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80038d4:	4413      	add	r3, r2
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80038da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038dc:	0cdb      	lsrs	r3, r3, #19
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80038e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ea:	0b1b      	lsrs	r3, r3, #12
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80038f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f8:	095b      	lsrs	r3, r3, #5
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003900:	b2db      	uxtb	r3, r3
 8003902:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8003904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003906:	b2db      	uxtb	r3, r3
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	b2db      	uxtb	r3, r3
 800390c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8003910:	b2db      	uxtb	r3, r3
 8003912:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8003916:	227a      	movs	r2, #122	@ 0x7a
 8003918:	2194      	movs	r1, #148	@ 0x94
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f001 fd0c 	bl	8005338 <VL53L0X_WrByte>
 8003920:	4603      	mov	r3, r0
 8003922:	461a      	mov	r2, r3
 8003924:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003928:	4313      	orrs	r3, r2
 800392a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff fd29 	bl	8003386 <VL53L0X_device_read_strobe>
 8003934:	4603      	mov	r3, r0
 8003936:	461a      	mov	r2, r3
 8003938:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800393c:	4313      	orrs	r3, r2
 800393e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003942:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003946:	461a      	mov	r2, r3
 8003948:	2190      	movs	r1, #144	@ 0x90
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f001 fd5a 	bl	8005404 <VL53L0X_RdDWord>
 8003950:	4603      	mov	r3, r0
 8003952:	461a      	mov	r2, r3
 8003954:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003958:	4313      	orrs	r3, r2
 800395a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800395e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003960:	0f9b      	lsrs	r3, r3, #30
 8003962:	b2db      	uxtb	r3, r3
 8003964:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003968:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800396a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800396e:	4413      	add	r3, r2
 8003970:	b2db      	uxtb	r3, r3
 8003972:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8003974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003976:	0ddb      	lsrs	r3, r3, #23
 8003978:	b2db      	uxtb	r3, r3
 800397a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800397e:	b2db      	uxtb	r3, r3
 8003980:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8003982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003984:	0c1b      	lsrs	r3, r3, #16
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800398c:	b2db      	uxtb	r3, r3
 800398e:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8003990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003992:	0a5b      	lsrs	r3, r3, #9
 8003994:	b2db      	uxtb	r3, r3
 8003996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800399a:	b2db      	uxtb	r3, r3
 800399c:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80039a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 80039b0:	2300      	movs	r3, #0
 80039b2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 80039b6:	78fb      	ldrb	r3, [r7, #3]
 80039b8:	f003 0304 	and.w	r3, r3, #4
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f000 80f1 	beq.w	8003ba4 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80039c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80039c6:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f040 80ea 	bne.w	8003ba4 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80039d0:	227b      	movs	r2, #123	@ 0x7b
 80039d2:	2194      	movs	r1, #148	@ 0x94
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f001 fcaf 	bl	8005338 <VL53L0X_WrByte>
 80039da:	4603      	mov	r3, r0
 80039dc:	461a      	mov	r2, r3
 80039de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80039e2:	4313      	orrs	r3, r2
 80039e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff fccc 	bl	8003386 <VL53L0X_device_read_strobe>
 80039ee:	4603      	mov	r3, r0
 80039f0:	461a      	mov	r2, r3
 80039f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80039fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a00:	461a      	mov	r2, r3
 8003a02:	2190      	movs	r1, #144	@ 0x90
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f001 fcfd 	bl	8005404 <VL53L0X_RdDWord>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003a12:	4313      	orrs	r3, r2
 8003a14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8003a18:	227c      	movs	r2, #124	@ 0x7c
 8003a1a:	2194      	movs	r1, #148	@ 0x94
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f001 fc8b 	bl	8005338 <VL53L0X_WrByte>
 8003a22:	4603      	mov	r3, r0
 8003a24:	461a      	mov	r2, r3
 8003a26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7ff fca8 	bl	8003386 <VL53L0X_device_read_strobe>
 8003a36:	4603      	mov	r3, r0
 8003a38:	461a      	mov	r2, r3
 8003a3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8003a44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a48:	461a      	mov	r2, r3
 8003a4a:	2190      	movs	r1, #144	@ 0x90
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f001 fcd9 	bl	8005404 <VL53L0X_RdDWord>
 8003a52:	4603      	mov	r3, r0
 8003a54:	461a      	mov	r2, r3
 8003a56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8003a60:	2273      	movs	r2, #115	@ 0x73
 8003a62:	2194      	movs	r1, #148	@ 0x94
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f001 fc67 	bl	8005338 <VL53L0X_WrByte>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003a72:	4313      	orrs	r3, r2
 8003a74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff fc84 	bl	8003386 <VL53L0X_device_read_strobe>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	461a      	mov	r2, r3
 8003a82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003a86:	4313      	orrs	r3, r2
 8003a88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003a8c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003a90:	461a      	mov	r2, r3
 8003a92:	2190      	movs	r1, #144	@ 0x90
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f001 fcb5 	bl	8005404 <VL53L0X_RdDWord>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8003aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aaa:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8003ab0:	2274      	movs	r2, #116	@ 0x74
 8003ab2:	2194      	movs	r1, #148	@ 0x94
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f001 fc3f 	bl	8005338 <VL53L0X_WrByte>
 8003aba:	4603      	mov	r3, r0
 8003abc:	461a      	mov	r2, r3
 8003abe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7ff fc5c 	bl	8003386 <VL53L0X_device_read_strobe>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003adc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	2190      	movs	r1, #144	@ 0x90
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f001 fc8d 	bl	8005404 <VL53L0X_RdDWord>
 8003aea:	4603      	mov	r3, r0
 8003aec:	461a      	mov	r2, r3
 8003aee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8003af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afa:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8003afc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003afe:	4313      	orrs	r3, r2
 8003b00:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8003b02:	2275      	movs	r2, #117	@ 0x75
 8003b04:	2194      	movs	r1, #148	@ 0x94
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f001 fc16 	bl	8005338 <VL53L0X_WrByte>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	461a      	mov	r2, r3
 8003b10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff fc33 	bl	8003386 <VL53L0X_device_read_strobe>
 8003b20:	4603      	mov	r3, r0
 8003b22:	461a      	mov	r2, r3
 8003b24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003b2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003b32:	461a      	mov	r2, r3
 8003b34:	2190      	movs	r1, #144	@ 0x90
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f001 fc64 	bl	8005404 <VL53L0X_RdDWord>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8003b52:	2276      	movs	r2, #118	@ 0x76
 8003b54:	2194      	movs	r1, #148	@ 0x94
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f001 fbee 	bl	8005338 <VL53L0X_WrByte>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	461a      	mov	r2, r3
 8003b60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7ff fc0b 	bl	8003386 <VL53L0X_device_read_strobe>
 8003b70:	4603      	mov	r3, r0
 8003b72:	461a      	mov	r2, r3
 8003b74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003b7e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003b82:	461a      	mov	r2, r3
 8003b84:	2190      	movs	r1, #144	@ 0x90
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f001 fc3c 	bl	8005404 <VL53L0X_RdDWord>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	461a      	mov	r2, r3
 8003b90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003b94:	4313      	orrs	r3, r2
 8003b96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8003b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9c:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8003b9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2181      	movs	r1, #129	@ 0x81
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f001 fbc5 	bl	8005338 <VL53L0X_WrByte>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8003bbc:	2206      	movs	r2, #6
 8003bbe:	21ff      	movs	r1, #255	@ 0xff
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f001 fbb9 	bl	8005338 <VL53L0X_WrByte>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	461a      	mov	r2, r3
 8003bca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8003bd4:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8003bd8:	461a      	mov	r2, r3
 8003bda:	2183      	movs	r1, #131	@ 0x83
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f001 fbda 	bl	8005396 <VL53L0X_RdByte>
 8003be2:	4603      	mov	r3, r0
 8003be4:	461a      	mov	r2, r3
 8003be6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003bea:	4313      	orrs	r3, r2
 8003bec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8003bf0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003bf4:	f023 0304 	bic.w	r3, r3, #4
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	2183      	movs	r1, #131	@ 0x83
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f001 fb9a 	bl	8005338 <VL53L0X_WrByte>
 8003c04:	4603      	mov	r3, r0
 8003c06:	461a      	mov	r2, r3
 8003c08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003c12:	2201      	movs	r2, #1
 8003c14:	21ff      	movs	r1, #255	@ 0xff
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f001 fb8e 	bl	8005338 <VL53L0X_WrByte>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f001 fb82 	bl	8005338 <VL53L0X_WrByte>
 8003c34:	4603      	mov	r3, r0
 8003c36:	461a      	mov	r2, r3
 8003c38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003c42:	2200      	movs	r2, #0
 8003c44:	21ff      	movs	r1, #255	@ 0xff
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f001 fb76 	bl	8005338 <VL53L0X_WrByte>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	461a      	mov	r2, r3
 8003c50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003c54:	4313      	orrs	r3, r2
 8003c56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2180      	movs	r1, #128	@ 0x80
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f001 fb6a 	bl	8005338 <VL53L0X_WrByte>
 8003c64:	4603      	mov	r3, r0
 8003c66:	461a      	mov	r2, r3
 8003c68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8003c72:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f040 8090 	bne.w	8003d9c <VL53L0X_get_info_from_device+0x990>
 8003c7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003c80:	2b07      	cmp	r3, #7
 8003c82:	f000 808b 	beq.w	8003d9c <VL53L0X_get_info_from_device+0x990>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8003c86:	78fb      	ldrb	r3, [r7, #3]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d024      	beq.n	8003cda <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8003c90:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003c94:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d11e      	bne.n	8003cda <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8003ca2:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8003cac:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cb4:	e00e      	b.n	8003cd4 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8003cb6:	f107 0208 	add.w	r2, r7, #8
 8003cba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cbc:	4413      	add	r3, r2
 8003cbe:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 73ab 	add.w	r3, r3, #342	@ 0x156
 8003cca:	460a      	mov	r2, r1
 8003ccc:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8003cce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cd6:	2b05      	cmp	r3, #5
 8003cd8:	dded      	ble.n	8003cb6 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8003cda:	78fb      	ldrb	r3, [r7, #3]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d019      	beq.n	8003d18 <VL53L0X_get_info_from_device+0x90c>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8003ce4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003ce8:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d113      	bne.n	8003d18 <VL53L0X_get_info_from_device+0x90c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003cf0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003cfa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f203 131f 	addw	r3, r3, #287	@ 0x11f
 8003d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8003d0c:	f107 0310 	add.w	r3, r7, #16
 8003d10:	4619      	mov	r1, r3
 8003d12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003d14:	f00f fa31 	bl	801317a <strcpy>

		}

		if (((option & 4) == 4) &&
 8003d18:	78fb      	ldrb	r3, [r7, #3]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d030      	beq.n	8003d84 <VL53L0X_get_info_from_device+0x978>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8003d22:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003d26:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d12a      	bne.n	8003d84 <VL53L0X_get_info_from_device+0x978>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003d2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8003d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d40:	025b      	lsls	r3, r3, #9
 8003d42:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d48:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8003d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d011      	beq.n	8003d7c <VL53L0X_get_info_from_device+0x970>
				OffsetFixed1104_mm =
 8003d58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003d5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
					DistMeasFixed1104_400_mm -
					DistMeasTgtFixed1104_mm;
				OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8003d60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003d66:	fb02 f303 	mul.w	r3, r2, r3
 8003d6a:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters = (OffsetFixed1104_mm
 8003d6c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
				OffsetMicroMeters *= -1;
 8003d70:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003d74:	425b      	negs	r3, r3
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8003d7c:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	605a      	str	r2, [r3, #4]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8003d84:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003d88:	78fb      	ldrb	r3, [r7, #3]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8003d92:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003d9c:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3760      	adds	r7, #96	@ 0x60
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
				      uint8_t vcsel_period_pclks)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b087      	sub	sp, #28
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	460b      	mov	r3, r1
 8003db2:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	 *  therefore set fixed value
	 */
	PLL_period_ps = 1655;
 8003db4:	f240 6277 	movw	r2, #1655	@ 0x677
 8003db8:	f04f 0300 	mov.w	r3, #0
 8003dbc:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8003dc0:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8003dc4:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8003dc6:	78fb      	ldrb	r3, [r7, #3]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	fb02 f303 	mul.w	r3, r2, r3
 8003dd4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8003dd6:	68bb      	ldr	r3, [r7, #8]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	371c      	adds	r7, #28
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b087      	sub	sp, #28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8003dec:	2300      	movs	r3, #0
 8003dee:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8003df0:	2300      	movs	r3, #0
 8003df2:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d015      	beq.n	8003e2a <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3b01      	subs	r3, #1
 8003e02:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8003e04:	e005      	b.n	8003e12 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8003e0c:	89fb      	ldrh	r3, [r7, #14]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	2bff      	cmp	r3, #255	@ 0xff
 8003e16:	d8f6      	bhi.n	8003e06 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8003e18:	89fb      	ldrh	r3, [r7, #14]
 8003e1a:	021b      	lsls	r3, r3, #8
 8003e1c:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8003e26:	4413      	add	r3, r2
 8003e28:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8003e2a:	8afb      	ldrh	r3, [r7, #22]

}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	371c      	adds	r7, #28
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8003e42:	2300      	movs	r3, #0
 8003e44:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8003e4a:	88fa      	ldrh	r2, [r7, #6]
 8003e4c:	0a12      	lsrs	r2, r2, #8
 8003e4e:	b292      	uxth	r2, r2
 8003e50:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8003e52:	3301      	adds	r3, #1
 8003e54:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8003e56:	68fb      	ldr	r3, [r7, #12]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b088      	sub	sp, #32
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f7ff ff94 	bl	8003da8 <VL53L0X_calc_macro_period_ps>
 8003e80:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003e88:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb4 <VL53L0X_calc_timeout_mclks+0x50>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	099b      	lsrs	r3, r3, #6
 8003e90:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e98:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	085b      	lsrs	r3, r3, #1
 8003ea0:	441a      	add	r2, r3
	timeout_period_mclks =
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea8:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3720      	adds	r7, #32
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	10624dd3 	.word	0x10624dd3

08003eb8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	807b      	strh	r3, [r7, #2]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8003ecc:	787b      	ldrb	r3, [r7, #1]
 8003ece:	4619      	mov	r1, r3
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff ff69 	bl	8003da8 <VL53L0X_calc_macro_period_ps>
 8003ed6:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003ede:	4a0a      	ldr	r2, [pc, #40]	@ (8003f08 <VL53L0X_calc_timeout_us+0x50>)
 8003ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee4:	099b      	lsrs	r3, r3, #6
 8003ee6:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8003ee8:	887b      	ldrh	r3, [r7, #2]
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	fb02 f303 	mul.w	r3, r2, r3
 8003ef0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8003ef4:	4a04      	ldr	r2, [pc, #16]	@ (8003f08 <VL53L0X_calc_timeout_us+0x50>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	099b      	lsrs	r3, r3, #6
 8003efc:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8003efe:	697b      	ldr	r3, [r7, #20]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3718      	adds	r7, #24
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	10624dd3 	.word	0x10624dd3

08003f0c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08c      	sub	sp, #48	@ 0x30
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	460b      	mov	r3, r1
 8003f16:	607a      	str	r2, [r7, #4]
 8003f18:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8003f20:	2300      	movs	r3, #0
 8003f22:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8003f32:	7afb      	ldrb	r3, [r7, #11]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d005      	beq.n	8003f44 <get_sequence_step_timeout+0x38>
 8003f38:	7afb      	ldrb	r3, [r7, #11]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d002      	beq.n	8003f44 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8003f3e:	7afb      	ldrb	r3, [r7, #11]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d127      	bne.n	8003f94 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003f44:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003f48:	461a      	mov	r2, r3
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f7fd fa13 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8003f58:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d109      	bne.n	8003f74 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8003f60:	f107 0320 	add.w	r3, r7, #32
 8003f64:	461a      	mov	r2, r3
 8003f66:	2146      	movs	r1, #70	@ 0x46
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f001 fa14 	bl	8005396 <VL53L0X_RdByte>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8003f74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7ff ff5d 	bl	8003e38 <VL53L0X_decode_timeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8003f82:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8003f86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003f88:	4619      	mov	r1, r3
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f7ff ff94 	bl	8003eb8 <VL53L0X_calc_timeout_us>
 8003f90:	62b8      	str	r0, [r7, #40]	@ 0x28
 8003f92:	e092      	b.n	80040ba <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8003f94:	7afb      	ldrb	r3, [r7, #11]
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	d135      	bne.n	8004006 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003f9a:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f7fd f9e8 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8003fae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f040 8081 	bne.w	80040ba <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003fb8:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f7fd f9d9 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8003fcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d109      	bne.n	8003fe8 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 8003fd4:	f107 031e 	add.w	r3, r7, #30
 8003fd8:	461a      	mov	r2, r3
 8003fda:	2151      	movs	r1, #81	@ 0x51
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f001 f9ec 	bl	80053ba <VL53L0X_RdWord>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8003fe8:	8bfb      	ldrh	r3, [r7, #30]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff ff24 	bl	8003e38 <VL53L0X_decode_timeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8003ff4:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8003ff8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f7ff ff5b 	bl	8003eb8 <VL53L0X_calc_timeout_us>
 8004002:	62b8      	str	r0, [r7, #40]	@ 0x28
 8004004:	e059      	b.n	80040ba <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8004006:	7afb      	ldrb	r3, [r7, #11]
 8004008:	2b04      	cmp	r3, #4
 800400a:	d156      	bne.n	80040ba <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800400c:	f107 0314 	add.w	r3, r7, #20
 8004010:	4619      	mov	r1, r3
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f7fd faba 	bl	800158c <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800401c:	7dfb      	ldrb	r3, [r7, #23]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d01d      	beq.n	800405e <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8004022:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8004026:	461a      	mov	r2, r3
 8004028:	2100      	movs	r1, #0
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f7fd f9a4 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8004030:	4603      	mov	r3, r0
 8004032:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS)
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8004036:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10f      	bne.n	800405e <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800403e:	f107 031e 	add.w	r3, r7, #30
 8004042:	461a      	mov	r2, r3
 8004044:	2151      	movs	r1, #81	@ 0x51
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f001 f9b7 	bl	80053ba <VL53L0X_RdWord>
 800404c:	4603      	mov	r3, r0
 800404e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8004052:	8bfb      	ldrh	r3, [r7, #30]
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff feef 	bl	8003e38 <VL53L0X_decode_timeout>
 800405a:	4603      	mov	r3, r0
 800405c:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800405e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004062:	2b00      	cmp	r3, #0
 8004064:	d109      	bne.n	800407a <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8004066:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800406a:	461a      	mov	r2, r3
 800406c:	2101      	movs	r1, #1
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f7fd f982 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8004074:	4603      	mov	r3, r0
 8004076:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800407a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10f      	bne.n	80040a2 <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 8004082:	f107 031c 	add.w	r3, r7, #28
 8004086:	461a      	mov	r2, r3
 8004088:	2171      	movs	r1, #113	@ 0x71
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f001 f995 	bl	80053ba <VL53L0X_RdWord>
 8004090:	4603      	mov	r3, r0
 8004092:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			    VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
			    &FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8004096:	8bbb      	ldrh	r3, [r7, #28]
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff fecd 	bl	8003e38 <VL53L0X_decode_timeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80040a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80040a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80040aa:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80040ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80040b0:	4619      	mov	r1, r3
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f7ff ff00 	bl	8003eb8 <VL53L0X_calc_timeout_us>
 80040b8:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040be:	601a      	str	r2, [r3, #0]

	return Status;
 80040c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3730      	adds	r7, #48	@ 0x30
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b08a      	sub	sp, #40	@ 0x28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	460b      	mov	r3, r1
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80040da:	2300      	movs	r3, #0
 80040dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80040e0:	7afb      	ldrb	r3, [r7, #11]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d005      	beq.n	80040f2 <set_sequence_step_timeout+0x26>
 80040e6:	7afb      	ldrb	r3, [r7, #11]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d002      	beq.n	80040f2 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80040ec:	7afb      	ldrb	r3, [r7, #11]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d138      	bne.n	8004164 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80040f2:	f107 031b 	add.w	r3, r7, #27
 80040f6:	461a      	mov	r2, r3
 80040f8:	2100      	movs	r1, #0
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f7fd f93c 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8004100:	4603      	mov	r3, r0
 8004102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8004106:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800410a:	2b00      	cmp	r3, #0
 800410c:	d11a      	bne.n	8004144 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800410e:	7efb      	ldrb	r3, [r7, #27]
 8004110:	461a      	mov	r2, r3
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f7ff fea5 	bl	8003e64 <VL53L0X_calc_timeout_mclks>
 800411a:	4603      	mov	r3, r0
 800411c:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800411e:	8bbb      	ldrh	r3, [r7, #28]
 8004120:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004124:	d903      	bls.n	800412e <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8004126:	23ff      	movs	r3, #255	@ 0xff
 8004128:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800412c:	e004      	b.n	8004138 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800412e:	8bbb      	ldrh	r3, [r7, #28]
 8004130:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8004132:	3b01      	subs	r3, #1
 8004134:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004138:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004144:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004148:	2b00      	cmp	r3, #0
 800414a:	f040 80ab 	bne.w	80042a4 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800414e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004152:	461a      	mov	r2, r3
 8004154:	2146      	movs	r1, #70	@ 0x46
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f001 f8ee 	bl	8005338 <VL53L0X_WrByte>
 800415c:	4603      	mov	r3, r0
 800415e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8004162:	e09f      	b.n	80042a4 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8004164:	7afb      	ldrb	r3, [r7, #11]
 8004166:	2b03      	cmp	r3, #3
 8004168:	d135      	bne.n	80041d6 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800416a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800416e:	2b00      	cmp	r3, #0
 8004170:	d11b      	bne.n	80041aa <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8004172:	f107 031b 	add.w	r3, r7, #27
 8004176:	461a      	mov	r2, r3
 8004178:	2100      	movs	r1, #0
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f7fd f8fc 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8004180:	4603      	mov	r3, r0
 8004182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8004186:	7efb      	ldrb	r3, [r7, #27]
 8004188:	461a      	mov	r2, r3
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f7ff fe69 	bl	8003e64 <VL53L0X_calc_timeout_mclks>
 8004192:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8004194:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8004196:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fe23 	bl	8003de4 <VL53L0X_encode_timeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80041a2:	8b3a      	ldrh	r2, [r7, #24]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80041aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d108      	bne.n	80041c4 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 80041b2:	8b3b      	ldrh	r3, [r7, #24]
 80041b4:	461a      	mov	r2, r3
 80041b6:	2151      	movs	r1, #81	@ 0x51
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f001 f8d0 	bl	800535e <VL53L0X_WrWord>
 80041be:	4603      	mov	r3, r0
 80041c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80041c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d16b      	bne.n	80042a4 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
 80041d4:	e066      	b.n	80042a4 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80041d6:	7afb      	ldrb	r3, [r7, #11]
 80041d8:	2b04      	cmp	r3, #4
 80041da:	d160      	bne.n	800429e <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80041dc:	f107 0310 	add.w	r3, r7, #16
 80041e0:	4619      	mov	r1, r3
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f7fd f9d2 	bl	800158c <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 80041e8:	2300      	movs	r3, #0
 80041ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 80041ec:	7cfb      	ldrb	r3, [r7, #19]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d01d      	beq.n	800422e <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80041f2:	f107 031b 	add.w	r3, r7, #27
 80041f6:	461a      	mov	r2, r3
 80041f8:	2100      	movs	r1, #0
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f7fd f8bc 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8004200:	4603      	mov	r3, r0
 8004202:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 8004206:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10f      	bne.n	800422e <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800420e:	f107 0318 	add.w	r3, r7, #24
 8004212:	461a      	mov	r2, r3
 8004214:	2151      	movs	r1, #81	@ 0x51
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f001 f8cf 	bl	80053ba <VL53L0X_RdWord>
 800421c:	4603      	mov	r3, r0
 800421e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8004222:	8b3b      	ldrh	r3, [r7, #24]
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff fe07 	bl	8003e38 <VL53L0X_decode_timeout>
 800422a:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800422c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800422e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8004236:	f107 031b 	add.w	r3, r7, #27
 800423a:	461a      	mov	r2, r3
 800423c:	2101      	movs	r1, #1
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f7fd f89a 	bl	8001378 <VL53L0X_GetVcselPulsePeriod>
 8004244:	4603      	mov	r3, r0
 8004246:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800424a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800424e:	2b00      	cmp	r3, #0
 8004250:	d128      	bne.n	80042a4 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8004252:	7efb      	ldrb	r3, [r7, #27]
 8004254:	461a      	mov	r2, r3
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff fe03 	bl	8003e64 <VL53L0X_calc_timeout_mclks>
 800425e:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8004260:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004262:	6a3a      	ldr	r2, [r7, #32]
 8004264:	4413      	add	r3, r2
 8004266:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8004268:	6a38      	ldr	r0, [r7, #32]
 800426a:	f7ff fdbb 	bl	8003de4 <VL53L0X_encode_timeout>
 800426e:	4603      	mov	r3, r0
 8004270:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8004272:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004276:	2b00      	cmp	r3, #0
 8004278:	d108      	bne.n	800428c <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800427a:	8bfb      	ldrh	r3, [r7, #30]
 800427c:	461a      	mov	r2, r3
 800427e:	2171      	movs	r1, #113	@ 0x71
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f001 f86c 	bl	800535e <VL53L0X_WrWord>
 8004286:	4603      	mov	r3, r0
 8004288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800428c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004290:	2b00      	cmp	r3, #0
 8004292:	d107      	bne.n	80042a4 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 800429c:	e002      	b.n	80042a4 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800429e:	23fc      	movs	r3, #252	@ 0xfc
 80042a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 80042a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3728      	adds	r7, #40	@ 0x28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	460b      	mov	r3, r1
 80042ba:	607a      	str	r2, [r7, #4]
 80042bc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042be:	2300      	movs	r3, #0
 80042c0:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80042c2:	7afb      	ldrb	r3, [r7, #11]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <VL53L0X_get_vcsel_pulse_period+0x1e>
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d00a      	beq.n	80042e2 <VL53L0X_get_vcsel_pulse_period+0x32>
 80042cc:	e013      	b.n	80042f6 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80042ce:	f107 0316 	add.w	r3, r7, #22
 80042d2:	461a      	mov	r2, r3
 80042d4:	2150      	movs	r1, #80	@ 0x50
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f001 f85d 	bl	8005396 <VL53L0X_RdByte>
 80042dc:	4603      	mov	r3, r0
 80042de:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80042e0:	e00b      	b.n	80042fa <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80042e2:	f107 0316 	add.w	r3, r7, #22
 80042e6:	461a      	mov	r2, r3
 80042e8:	2170      	movs	r1, #112	@ 0x70
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f001 f853 	bl	8005396 <VL53L0X_RdByte>
 80042f0:	4603      	mov	r3, r0
 80042f2:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80042f4:	e001      	b.n	80042fa <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80042f6:	23fc      	movs	r3, #252	@ 0xfc
 80042f8:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80042fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d107      	bne.n	8004312 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8004302:	7dbb      	ldrb	r3, [r7, #22]
 8004304:	4618      	mov	r0, r3
 8004306:	f7fe fff7 	bl	80032f8 <VL53L0X_decode_vcsel_period>
 800430a:	4603      	mov	r3, r0
 800430c:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	701a      	strb	r2, [r3, #0]

	return Status;
 8004312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b090      	sub	sp, #64	@ 0x40
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004328:	2300      	movs	r3, #0
 800432a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800432e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004332:	60fb      	str	r3, [r7, #12]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8004334:	f240 7376 	movw	r3, #1910	@ 0x776
 8004338:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t EndOverheadMicroSeconds		= 960;
 800433a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800433e:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8004340:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004344:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t TccOverheadMicroSeconds		= 590;
 8004346:	f240 234e 	movw	r3, #590	@ 0x24e
 800434a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t DssOverheadMicroSeconds		= 690;
 800434c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004350:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8004352:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004356:	623b      	str	r3, [r7, #32]
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8004358:	f240 2326 	movw	r3, #550	@ 0x226
 800435c:	61fb      	str	r3, [r7, #28]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800435e:	2300      	movs	r3, #0
 8004360:	60bb      	str	r3, [r7, #8]
	uint32_t SubTimeout = 0;
 8004362:	2300      	movs	r3, #0
 8004364:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8004366:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436a:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800436c:	683a      	ldr	r2, [r7, #0]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	63bb      	str	r3, [r7, #56]	@ 0x38

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8004372:	f107 0310 	add.w	r3, r7, #16
 8004376:	4619      	mov	r1, r3
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7fd f907 	bl	800158c <VL53L0X_GetSequenceStepEnables>
 800437e:	4603      	mov	r3, r0
 8004380:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status == VL53L0X_ERROR_NONE &&
 8004384:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004388:	2b00      	cmp	r3, #0
 800438a:	d15b      	bne.n	8004444 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
		(SchedulerSequenceSteps.TccOn  ||
 800438c:	7c3b      	ldrb	r3, [r7, #16]
	if (Status == VL53L0X_ERROR_NONE &&
 800438e:	2b00      	cmp	r3, #0
 8004390:	d105      	bne.n	800439e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8004392:	7c7b      	ldrb	r3, [r7, #17]
		(SchedulerSequenceSteps.TccOn  ||
 8004394:	2b00      	cmp	r3, #0
 8004396:	d102      	bne.n	800439e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn)) {
 8004398:	7cbb      	ldrb	r3, [r7, #18]
		SchedulerSequenceSteps.MsrcOn ||
 800439a:	2b00      	cmp	r3, #0
 800439c:	d052      	beq.n	8004444 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800439e:	f107 030c 	add.w	r3, r7, #12
 80043a2:	461a      	mov	r2, r3
 80043a4:	2102      	movs	r1, #2
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff fdb0 	bl	8003f0c <get_sequence_step_timeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 80043b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
			return Status;
 80043ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80043be:	e07d      	b.n	80044bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80043c0:	7c3b      	ldrb	r3, [r7, #16]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00f      	beq.n	80043e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80043c6:	68fb      	ldr	r3, [r7, #12]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80043c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043ca:	4413      	add	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]

			if (SubTimeout <
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d204      	bcs.n	80043e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80043d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043de:	e002      	b.n	80043e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80043e0:	23fc      	movs	r3, #252	@ 0xfc
 80043e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80043e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
			LOG_FUNCTION_END(Status);
			return Status;
 80043ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80043f2:	e063      	b.n	80044bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80043f4:	7cbb      	ldrb	r3, [r7, #18]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d011      	beq.n	800441e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x100>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fe:	4413      	add	r3, r2
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	61bb      	str	r3, [r7, #24]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004408:	429a      	cmp	r2, r3
 800440a:	d204      	bcs.n	8004416 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf8>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800440c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004414:	e016      	b.n	8004444 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004416:	23fc      	movs	r3, #252	@ 0xfc
 8004418:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800441c:	e012      	b.n	8004444 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800441e:	7c7b      	ldrb	r3, [r7, #17]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00f      	beq.n	8004444 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004428:	4413      	add	r3, r2
 800442a:	61bb      	str	r3, [r7, #24]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800442c:	69ba      	ldr	r2, [r7, #24]
 800442e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004430:	429a      	cmp	r2, r3
 8004432:	d204      	bcs.n	800443e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x120>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8004434:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800443c:	e002      	b.n	8004444 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800443e:	23fc      	movs	r3, #252	@ 0xfc
 8004440:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8004444:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004448:	2b00      	cmp	r3, #0
 800444a:	d002      	beq.n	8004452 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x134>
		LOG_FUNCTION_END(Status);
		return Status;
 800444c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004450:	e034      	b.n	80044bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8004452:	7cfb      	ldrb	r3, [r7, #19]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d019      	beq.n	800448c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8004458:	f107 0308 	add.w	r3, r7, #8
 800445c:	461a      	mov	r2, r3
 800445e:	2103      	movs	r1, #3
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f7ff fd53 	bl	8003f0c <get_sequence_step_timeout>
 8004466:	4603      	mov	r3, r0
 8004468:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	6a3a      	ldr	r2, [r7, #32]
 8004470:	4413      	add	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004478:	429a      	cmp	r2, r3
 800447a:	d204      	bcs.n	8004486 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x168>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800447c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004484:	e002      	b.n	800448c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004486:	23fc      	movs	r3, #252	@ 0xfc
 8004488:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800448c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004490:	2b00      	cmp	r3, #0
 8004492:	d111      	bne.n	80044b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>
		SchedulerSequenceSteps.FinalRangeOn) {
 8004494:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00e      	beq.n	80044b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>

		FinalRangeTimingBudgetMicroSeconds -=
 800449a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	63bb      	str	r3, [r7, #56]	@ 0x38
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80044a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044a4:	2104      	movs	r1, #4
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7ff fe10 	bl	80040cc <set_sequence_step_timeout>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80044b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3740      	adds	r7, #64	@ 0x40
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b090      	sub	sp, #64	@ 0x40
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80044ce:	2300      	movs	r3, #0
 80044d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80044d4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80044d8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80044da:	f240 7376 	movw	r3, #1910	@ 0x776
 80044de:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80044e0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80044e4:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80044e6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80044ea:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80044ec:	f240 234e 	movw	r3, #590	@ 0x24e
 80044f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80044f2:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80044f6:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80044f8:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80044fc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80044fe:	f240 2326 	movw	r3, #550	@ 0x226
 8004502:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8004504:	2300      	movs	r3, #0
 8004506:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8004508:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800450a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800450c:	441a      	add	r2, r3
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8004512:	f107 0318 	add.w	r3, r7, #24
 8004516:	4619      	mov	r1, r3
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7fd f837 	bl	800158c <VL53L0X_GetSequenceStepEnables>
 800451e:	4603      	mov	r3, r0
 8004520:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8004524:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004528:	2b00      	cmp	r3, #0
 800452a:	d002      	beq.n	8004532 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800452c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004530:	e075      	b.n	800461e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8004532:	7e3b      	ldrb	r3, [r7, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d105      	bne.n	8004544 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8004538:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800453a:	2b00      	cmp	r3, #0
 800453c:	d102      	bne.n	8004544 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800453e:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8004540:	2b00      	cmp	r3, #0
 8004542:	d030      	beq.n	80045a6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8004544:	f107 0310 	add.w	r3, r7, #16
 8004548:	461a      	mov	r2, r3
 800454a:	2102      	movs	r1, #2
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7ff fcdd 	bl	8003f0c <get_sequence_step_timeout>
 8004552:	4603      	mov	r3, r0
 8004554:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8004558:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800455c:	2b00      	cmp	r3, #0
 800455e:	d122      	bne.n	80045a6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8004560:	7e3b      	ldrb	r3, [r7, #24]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d007      	beq.n	8004576 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800456a:	6939      	ldr	r1, [r7, #16]
 800456c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800456e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8004570:	441a      	add	r2, r3
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8004576:	7ebb      	ldrb	r3, [r7, #26]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d009      	beq.n	8004590 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8004580:	6939      	ldr	r1, [r7, #16]
 8004582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004584:	440b      	add	r3, r1
 8004586:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8004588:	441a      	add	r2, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	601a      	str	r2, [r3, #0]
 800458e:	e00a      	b.n	80045a6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8004590:	7e7b      	ldrb	r3, [r7, #25]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d007      	beq.n	80045a6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800459a:	6939      	ldr	r1, [r7, #16]
 800459c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80045a0:	441a      	add	r2, r3
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d114      	bne.n	80045d8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80045ae:	7efb      	ldrb	r3, [r7, #27]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d011      	beq.n	80045d8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80045b4:	f107 030c 	add.w	r3, r7, #12
 80045b8:	461a      	mov	r2, r3
 80045ba:	2103      	movs	r1, #3
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff fca5 	bl	8003f0c <get_sequence_step_timeout>
 80045c2:	4603      	mov	r3, r0
 80045c4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80045cc:	68f9      	ldr	r1, [r7, #12]
 80045ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80045d2:	441a      	add	r2, r3
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045d8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d114      	bne.n	800460a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80045e0:	7f3b      	ldrb	r3, [r7, #28]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d011      	beq.n	800460a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80045e6:	f107 0314 	add.w	r3, r7, #20
 80045ea:	461a      	mov	r2, r3
 80045ec:	2104      	movs	r1, #4
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7ff fc8c 	bl	8003f0c <get_sequence_step_timeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 80045fe:	6979      	ldr	r1, [r7, #20]
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8004604:	441a      	add	r2, r3
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800460a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800460e:	2b00      	cmp	r3, #0
 8004610:	d103      	bne.n	800461a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800461a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800461e:	4618      	mov	r0, r3
 8004620:	3740      	adds	r7, #64	@ 0x40
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004628 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004632:	2300      	movs	r3, #0
 8004634:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800463a:	e0c6      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	683a      	ldr	r2, [r7, #0]
 8004640:	4413      	add	r3, r2
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	74fb      	strb	r3, [r7, #19]
		Index++;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	3301      	adds	r3, #1
 800464a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800464c:	7cfb      	ldrb	r3, [r7, #19]
 800464e:	2bff      	cmp	r3, #255	@ 0xff
 8004650:	f040 808d 	bne.w	800476e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	4413      	add	r3, r2
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	747b      	strb	r3, [r7, #17]
			Index++;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	3301      	adds	r3, #1
 8004662:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8004664:	7c7b      	ldrb	r3, [r7, #17]
 8004666:	2b03      	cmp	r3, #3
 8004668:	d87e      	bhi.n	8004768 <VL53L0X_load_tuning_settings+0x140>
 800466a:	a201      	add	r2, pc, #4	@ (adr r2, 8004670 <VL53L0X_load_tuning_settings+0x48>)
 800466c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004670:	08004681 	.word	0x08004681
 8004674:	080046bb 	.word	0x080046bb
 8004678:	080046f5 	.word	0x080046f5
 800467c:	0800472f 	.word	0x0800472f
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	4413      	add	r3, r2
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	743b      	strb	r3, [r7, #16]
				Index++;
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	3301      	adds	r3, #1
 800468e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	4413      	add	r3, r2
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	73fb      	strb	r3, [r7, #15]
				Index++;
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	3301      	adds	r3, #1
 800469e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80046a0:	7c3b      	ldrb	r3, [r7, #16]
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	021b      	lsls	r3, r3, #8
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	4413      	add	r3, r2
 80046ae:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	89ba      	ldrh	r2, [r7, #12]
 80046b4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
				break;
 80046b8:	e087      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	4413      	add	r3, r2
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	743b      	strb	r3, [r7, #16]
				Index++;
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	3301      	adds	r3, #1
 80046c8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	4413      	add	r3, r2
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	73fb      	strb	r3, [r7, #15]
				Index++;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	3301      	adds	r3, #1
 80046d8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80046da:	7c3b      	ldrb	r3, [r7, #16]
 80046dc:	b29b      	uxth	r3, r3
 80046de:	021b      	lsls	r3, r3, #8
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	4413      	add	r3, r2
 80046e8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	89ba      	ldrh	r2, [r7, #12]
 80046ee:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
					Temp16);
				break;
 80046f2:	e06a      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	4413      	add	r3, r2
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	743b      	strb	r3, [r7, #16]
				Index++;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	3301      	adds	r3, #1
 8004702:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	683a      	ldr	r2, [r7, #0]
 8004708:	4413      	add	r3, r2
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	73fb      	strb	r3, [r7, #15]
				Index++;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	3301      	adds	r3, #1
 8004712:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8004714:	7c3b      	ldrb	r3, [r7, #16]
 8004716:	b29b      	uxth	r3, r3
 8004718:	021b      	lsls	r3, r3, #8
 800471a:	b29a      	uxth	r2, r3
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	b29b      	uxth	r3, r3
 8004720:	4413      	add	r3, r2
 8004722:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	89ba      	ldrh	r2, [r7, #12]
 8004728:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164
				break;
 800472c:	e04d      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	683a      	ldr	r2, [r7, #0]
 8004732:	4413      	add	r3, r2
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	743b      	strb	r3, [r7, #16]
				Index++;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	3301      	adds	r3, #1
 800473c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	4413      	add	r3, r2
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	73fb      	strb	r3, [r7, #15]
				Index++;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	3301      	adds	r3, #1
 800474c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800474e:	7c3b      	ldrb	r3, [r7, #16]
 8004750:	b29b      	uxth	r3, r3
 8004752:	021b      	lsls	r3, r3, #8
 8004754:	b29a      	uxth	r2, r3
 8004756:	7bfb      	ldrb	r3, [r7, #15]
 8004758:	b29b      	uxth	r3, r3
 800475a:	4413      	add	r3, r2
 800475c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	89ba      	ldrh	r2, [r7, #12]
 8004762:	f8a3 2168 	strh.w	r2, [r3, #360]	@ 0x168
				break;
 8004766:	e030      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004768:	23fc      	movs	r3, #252	@ 0xfc
 800476a:	77fb      	strb	r3, [r7, #31]
 800476c:	e02d      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800476e:	7cfb      	ldrb	r3, [r7, #19]
 8004770:	2b04      	cmp	r3, #4
 8004772:	d828      	bhi.n	80047c6 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	4413      	add	r3, r2
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	3301      	adds	r3, #1
 8004782:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8004784:	2300      	movs	r3, #0
 8004786:	61bb      	str	r3, [r7, #24]
 8004788:	e00f      	b.n	80047aa <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	4413      	add	r3, r2
 8004790:	7819      	ldrb	r1, [r3, #0]
 8004792:	f107 0208 	add.w	r2, r7, #8
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	4413      	add	r3, r2
 800479a:	460a      	mov	r2, r1
 800479c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	3301      	adds	r3, #1
 80047a2:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	3301      	adds	r3, #1
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	7cfb      	ldrb	r3, [r7, #19]
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	dbeb      	blt.n	800478a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 80047b2:	7cfb      	ldrb	r3, [r7, #19]
 80047b4:	f107 0208 	add.w	r2, r7, #8
 80047b8:	7cb9      	ldrb	r1, [r7, #18]
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 fd68 	bl	8005290 <VL53L0X_WriteMulti>
 80047c0:	4603      	mov	r3, r0
 80047c2:	77fb      	strb	r3, [r7, #31]
 80047c4:	e001      	b.n	80047ca <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80047c6:	23fc      	movs	r3, #252	@ 0xfc
 80047c8:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	4413      	add	r3, r2
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d004      	beq.n	80047e0 <VL53L0X_load_tuning_settings+0x1b8>
 80047d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f43f af2e 	beq.w	800463c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80047e0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3720      	adds	r7, #32
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b088      	sub	sp, #32
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047f8:	2300      	movs	r3, #0
 80047fa:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8004802:	f107 0313 	add.w	r3, r7, #19
 8004806:	4619      	mov	r1, r3
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f7fc ff4b 	bl	80016a4 <VL53L0X_GetXTalkCompensationEnable>
 800480e:	4603      	mov	r3, r0
 8004810:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8004812:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d111      	bne.n	800483e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800481a:	7cfb      	ldrb	r3, [r7, #19]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00e      	beq.n	800483e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	8a9b      	ldrh	r3, [r3, #20]
 800482a:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	fb02 f303 	mul.w	r3, r2, r3
 8004832:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	3380      	adds	r3, #128	@ 0x80
 8004838:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800483e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3720      	adds	r7, #32
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b086      	sub	sp, #24
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
 8004852:	60b9      	str	r1, [r7, #8]
 8004854:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004856:	2300      	movs	r3, #0
 8004858:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8004862:	f107 0310 	add.w	r3, r7, #16
 8004866:	461a      	mov	r2, r3
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f7ff ffbe 	bl	80047ec <VL53L0X_get_total_xtalk_rate>
 8004870:	4603      	mov	r3, r0
 8004872:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8004874:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d105      	bne.n	8004888 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	441a      	add	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	601a      	str	r2, [r3, #0]

	return Status;
 8004888:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800488c:	4618      	mov	r0, r3
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 8004894:	b084      	sub	sp, #16
 8004896:	b480      	push	{r7}
 8004898:	b085      	sub	sp, #20
 800489a:	af00      	add	r7, sp, #0
 800489c:	f107 0c18 	add.w	ip, r7, #24
 80048a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048a4:	2300      	movs	r3, #0
 80048a6:	70fb      	strb	r3, [r7, #3]
	FixPoint1616_t index0_tmp = 0;
 80048a8:	2300      	movs	r3, #0
 80048aa:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t index1_tmp = 0;
 80048ac:	2300      	movs	r3, #0
 80048ae:	60bb      	str	r3, [r7, #8]
	int index = 0;
 80048b0:	2300      	movs	r3, #0
 80048b2:	607b      	str	r3, [r7, #4]

	for (index = 0; index < lut_size; index++) {
 80048b4:	2300      	movs	r3, #0
 80048b6:	607b      	str	r3, [r7, #4]
 80048b8:	e00d      	b.n	80048d6 <get_dmax_lut_points+0x42>
		if (input <= data.ambRate_mcps[index]) {
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f107 0218 	add.w	r2, r7, #24
 80048c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d802      	bhi.n	80048d0 <get_dmax_lut_points+0x3c>
			index1_tmp = index;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	60bb      	str	r3, [r7, #8]
			break;
 80048ce:	e006      	b.n	80048de <get_dmax_lut_points+0x4a>
	for (index = 0; index < lut_size; index++) {
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	3301      	adds	r3, #1
 80048d4:	607b      	str	r3, [r7, #4]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80048da:	429a      	cmp	r2, r3
 80048dc:	d8ed      	bhi.n	80048ba <get_dmax_lut_points+0x26>
		}
	}

	if (index == lut_size) {
 80048de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d105      	bne.n	80048f2 <get_dmax_lut_points+0x5e>
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 80048e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048e8:	3b01      	subs	r3, #1
 80048ea:	60bb      	str	r3, [r7, #8]
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	e008      	b.n	8004904 <get_dmax_lut_points+0x70>
	} else if (index1_tmp == 0) {
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d102      	bne.n	80048fe <get_dmax_lut_points+0x6a>
		/* input is lower than first x point */
		index0_tmp = 0;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	e002      	b.n	8004904 <get_dmax_lut_points+0x70>
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	3b01      	subs	r3, #1
 8004902:	60fb      	str	r3, [r7, #12]
	}

	*index0 = index0_tmp;
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004908:	601a      	str	r2, [r3, #0]
	*index1 = index1_tmp;
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800490e:	601a      	str	r2, [r3, #0]

	return Status;
 8004910:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8004914:	4618      	mov	r0, r3
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	b004      	add	sp, #16
 8004920:	4770      	bx	lr

08004922 <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 8004922:	b5b0      	push	{r4, r5, r7, lr}
 8004924:	b0ba      	sub	sp, #232	@ 0xe8
 8004926:	af0e      	add	r7, sp, #56	@ 0x38
 8004928:	60f8      	str	r0, [r7, #12]
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800492e:	2300      	movs	r3, #0
 8004930:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
	VL53L0X_DeviceParameters_t CurrentParameters;
	int32_t index0 = 0;
 8004934:	2300      	movs	r3, #0
 8004936:	61bb      	str	r3, [r7, #24]
	int32_t index1 = 0;
 8004938:	2300      	movs	r3, #0
 800493a:	617b      	str	r3, [r7, #20]
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800493c:	f107 031c 	add.w	r3, r7, #28
 8004940:	4619      	mov	r1, r3
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f7fc fbde 	bl	8001104 <VL53L0X_GetDeviceParameters>
 8004948:	4603      	mov	r3, r0
 800494a:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 800494e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	429a      	cmp	r2, r3
 8004954:	d803      	bhi.n	800495e <VL53L0X_calc_dmax+0x3c>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 8004956:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004958:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800495c:	e07c      	b.n	8004a58 <VL53L0X_calc_dmax+0x136>
	} else if (ambRateMeas >=
		   CurrentParameters.dmax_lut.
		   ambRate_mcps[VL53L0X_DMAX_LUT_SIZE - 1]) {
 800495e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
	} else if (ambRateMeas >=
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	429a      	cmp	r2, r3
 8004964:	d304      	bcc.n	8004970 <VL53L0X_calc_dmax+0x4e>
		dmax_mm =
 8004966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800496a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800496e:	e073      	b.n	8004a58 <VL53L0X_calc_dmax+0x136>
		    CurrentParameters.dmax_lut.dmax_mm[VL53L0X_DMAX_LUT_SIZE -
						       1];
	} else{
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 8004970:	f107 0314 	add.w	r3, r7, #20
 8004974:	930d      	str	r3, [sp, #52]	@ 0x34
 8004976:	f107 0318 	add.w	r3, r7, #24
 800497a:	930c      	str	r3, [sp, #48]	@ 0x30
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004980:	2307      	movs	r3, #7
 8004982:	930a      	str	r3, [sp, #40]	@ 0x28
 8004984:	466d      	mov	r5, sp
 8004986:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 800498a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800498c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800498e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004990:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004992:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004996:	e885 0003 	stmia.w	r5, {r0, r1}
 800499a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800499e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80049a0:	f7ff ff78 	bl	8004894 <get_dmax_lut_points>
			VL53L0X_DMAX_LUT_SIZE, ambRateMeas, &index0, &index1);

		if (index0 == index1) {
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d109      	bne.n	80049c0 <VL53L0X_calc_dmax+0x9e>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	3314      	adds	r3, #20
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	33b0      	adds	r3, #176	@ 0xb0
 80049b4:	443b      	add	r3, r7
 80049b6:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80049ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049be:	e04b      	b.n	8004a58 <VL53L0X_calc_dmax+0x136>
		} else {
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	330e      	adds	r3, #14
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	33b0      	adds	r3, #176	@ 0xb0
 80049c8:	443b      	add	r3, r7
 80049ca:	f853 3c90 	ldr.w	r3, [r3, #-144]
 80049ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	330e      	adds	r3, #14
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	33b0      	adds	r3, #176	@ 0xb0
 80049da:	443b      	add	r3, r7
 80049dc:	f853 3c90 	ldr.w	r3, [r3, #-144]
 80049e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	3314      	adds	r3, #20
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	33b0      	adds	r3, #176	@ 0xb0
 80049ec:	443b      	add	r3, r7
 80049ee:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80049f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	3314      	adds	r3, #20
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	33b0      	adds	r3, #176	@ 0xb0
 80049fe:	443b      	add	r3, r7
 8004a00:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8004a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if ((amb1 - amb0) != 0) {
 8004a08:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004a0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d01d      	beq.n	8004a50 <VL53L0X_calc_dmax+0x12e>
				/* Fix16:16/Fix16:8 => Fix16:8 */
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 8004a14:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8004a18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a1c:	1ad2      	subs	r2, r2, r3
 8004a1e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8004a22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004a26:	1acb      	subs	r3, r1, r3
 8004a28:	0a1b      	lsrs	r3, r3, #8
 8004a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

				/* Fix16:8 * Fix16:8 => Fix16:16 */
				dmax_mm =
				    (((amb1 -
 8004a32:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	1ad3      	subs	r3, r2, r3
				       ambRateMeas) >> 8) * linearSlope) +
 8004a3a:	0a1b      	lsrs	r3, r3, #8
 8004a3c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a40:	fb02 f303 	mul.w	r3, r2, r3
				dmax_mm =
 8004a44:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004a48:	4413      	add	r3, r2
 8004a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a4e:	e003      	b.n	8004a58 <VL53L0X_calc_dmax+0x136>
				    dmax1;
			} else{
				dmax_mm = dmax0;
 8004a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 8004a58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a5c:	0c1a      	lsrs	r2, r3, #16
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8004a62:	f997 30ab 	ldrsb.w	r3, [r7, #171]	@ 0xab
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	37b0      	adds	r7, #176	@ 0xb0
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004a70 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b0b0      	sub	sp, #192	@ 0xc0
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8004a7c:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8004a80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8004a84:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8004a88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs =
 8004a8c:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 8004a90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						0x00190000; /* 25ms */
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8004a94:	f241 235c 	movw	r3, #4700	@ 0x125c
 8004a98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8004a9c:	4b98      	ldr	r3, [pc, #608]	@ (8004d00 <VL53L0X_calc_sigma_estimate+0x290>)
 8004a9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8004aa2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8004aa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8004aaa:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8004aae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8004aba:	4b92      	ldr	r3, [pc, #584]	@ (8004d04 <VL53L0X_calc_sigma_estimate+0x294>)
 8004abc:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8004abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ac2:	67bb      	str	r3, [r7, #120]	@ 0x78
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8004ac4:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8004ac8:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t cPllPeriod_ps			= 1655;
 8004aca:	f240 6377 	movw	r3, #1655	@ 0x677
 8004ace:	673b      	str	r3, [r7, #112]	@ 0x70
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	61bb      	str	r3, [r7, #24]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004ae4:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8004ae8:	0c1b      	lsrs	r3, r3, #16
 8004aea:	66bb      	str	r3, [r7, #104]	@ 0x68

	Status = VL53L0X_get_total_signal_rate(
 8004aec:	f107 0314 	add.w	r3, r7, #20
 8004af0:	461a      	mov	r2, r3
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f7ff fea8 	bl	800484a <VL53L0X_get_total_signal_rate>
 8004afa:	4603      	mov	r3, r0
 8004afc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8004b00:	f107 0318 	add.w	r3, r7, #24
 8004b04:	461a      	mov	r2, r3
 8004b06:	68b9      	ldr	r1, [r7, #8]
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f7ff fe6f 	bl	80047ec <VL53L0X_get_total_xtalk_rate>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b1a:	fb02 f303 	mul.w	r3, r2, r3
 8004b1e:	667b      	str	r3, [r7, #100]	@ 0x64
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8004b20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b22:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8004b26:	0c1b      	lsrs	r3, r3, #16
 8004b28:	667b      	str	r3, [r7, #100]	@ 0x64

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b30:	fb02 f303 	mul.w	r3, r2, r3
 8004b34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8004b38:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004b3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d902      	bls.n	8004b48 <VL53L0X_calc_sigma_estimate+0xd8>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8004b42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8004b48:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d160      	bne.n	8004c12 <VL53L0X_calc_sigma_estimate+0x1a2>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004b56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8004b60:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8004b64:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8004b68:	461a      	mov	r2, r3
 8004b6a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f7ff f978 	bl	8003e64 <VL53L0X_calc_timeout_mclks>
 8004b74:	65f8      	str	r0, [r7, #92]	@ 0x5c
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8004b86:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8004b8a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f7ff f965 	bl	8003e64 <VL53L0X_calc_timeout_mclks>
 8004b9a:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		if (finalRangeVcselPCLKS == 8)
 8004ba2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8004ba6:	2b08      	cmp	r3, #8
 8004ba8:	d102      	bne.n	8004bb0 <VL53L0X_calc_sigma_estimate+0x140>
			vcselWidth = 2;
 8004baa:	2302      	movs	r3, #2
 8004bac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8004bb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004bb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bb4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8004bb6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8004bba:	fb02 f303 	mul.w	r3, r2, r3
 8004bbe:	02db      	lsls	r3, r3, #11
 8004bc0:	653b      	str	r3, [r7, #80]	@ 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8004bc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bc4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004bc8:	4a4f      	ldr	r2, [pc, #316]	@ (8004d08 <VL53L0X_calc_sigma_estimate+0x298>)
 8004bca:	fba2 2303 	umull	r2, r3, r2, r3
 8004bce:	099b      	lsrs	r3, r3, #6
 8004bd0:	653b      	str	r3, [r7, #80]	@ 0x50
		peakVcselDuration_us *= cPllPeriod_ps;
 8004bd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bd4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	653b      	str	r3, [r7, #80]	@ 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8004bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bde:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004be2:	4a49      	ldr	r2, [pc, #292]	@ (8004d08 <VL53L0X_calc_sigma_estimate+0x298>)
 8004be4:	fba2 2303 	umull	r2, r3, r2, r3
 8004be8:	099b      	lsrs	r3, r3, #6
 8004bea:	653b      	str	r3, [r7, #80]	@ 0x50

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	3380      	adds	r3, #128	@ 0x80
 8004bf0:	0a1b      	lsrs	r3, r3, #8
 8004bf2:	617b      	str	r3, [r7, #20]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bf8:	fb02 f303 	mul.w	r3, r2, r3
 8004bfc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8004c00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004c04:	3380      	adds	r3, #128	@ 0x80
 8004c06:	0a1b      	lsrs	r3, r3, #8
 8004c08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	021b      	lsls	r3, r3, #8
 8004c10:	617b      	str	r3, [r7, #20]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8004c12:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d002      	beq.n	8004c20 <VL53L0X_calc_sigma_estimate+0x1b0>
		LOG_FUNCTION_END(Status);
		return Status;
 8004c1a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004c1e:	e14a      	b.n	8004eb6 <VL53L0X_calc_sigma_estimate+0x446>
	}

	if (peakSignalRate_kcps == 0) {
 8004c20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d109      	bne.n	8004c3a <VL53L0X_calc_sigma_estimate+0x1ca>
		*pSigmaEstimate = cSigmaEstMax;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004c2c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004c34:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8004c38:	e13b      	b.n	8004eb2 <VL53L0X_calc_sigma_estimate+0x442>
	} else {
		if (vcselTotalEventsRtn < 1)
 8004c3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d102      	bne.n	8004c48 <VL53L0X_calc_sigma_estimate+0x1d8>
			vcselTotalEventsRtn = 1;
 8004c42:	2301      	movs	r3, #1
 8004c44:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8004c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8004c4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c50:	041a      	lsls	r2, r3, #16
 8004c52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8004c5c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d903      	bls.n	8004c70 <VL53L0X_calc_sigma_estimate+0x200>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8004c68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8004c70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c74:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004c78:	fb02 f303 	mul.w	r3, r2, r3
 8004c7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8004c80:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004c84:	4613      	mov	r3, r2
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	4413      	add	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fe fb46 	bl	800331e <VL53L0X_isqrt>
 8004c92:	4603      	mov	r3, r0
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	891b      	ldrh	r3, [r3, #8]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ca0:	fb02 f303 	mul.w	r3, r2, r3
 8004ca4:	647b      	str	r3, [r7, #68]	@ 0x44
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8004ca6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ca8:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8004caa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cae:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8004cb0:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8004cb2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8004cb6:	4a14      	ldr	r2, [pc, #80]	@ (8004d08 <VL53L0X_calc_sigma_estimate+0x298>)
 8004cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbc:	099b      	lsrs	r3, r3, #6
 8004cbe:	643b      	str	r3, [r7, #64]	@ 0x40

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8004cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cc2:	041b      	lsls	r3, r3, #16
 8004cc4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004cc8:	4a0f      	ldr	r2, [pc, #60]	@ (8004d08 <VL53L0X_calc_sigma_estimate+0x298>)
 8004cca:	fba2 2303 	umull	r2, r3, r2, r3
 8004cce:	099b      	lsrs	r3, r3, #6
 8004cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* Shift by 8 bits to increase resolution prior to the
		 * division
		 */
		diff1_mcps <<= 8;
 8004cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	643b      	str	r3, [r7, #64]	@ 0x40

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8004cd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	bfb8      	it	lt
 8004ce4:	425b      	neglt	r3, r3
 8004ce6:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cea:	021b      	lsls	r3, r3, #8
 8004cec:	63bb      	str	r3, [r7, #56]	@ 0x38

		if (pRangingMeasurementData->RangeStatus != 0) {
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	7e1b      	ldrb	r3, [r3, #24]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00a      	beq.n	8004d0c <VL53L0X_calc_sigma_estimate+0x29c>
			pwMult = 1 << 16;
 8004cf6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004cfe:	e032      	b.n	8004d66 <VL53L0X_calc_sigma_estimate+0x2f6>
 8004d00:	028f87ae 	.word	0x028f87ae
 8004d04:	0006999a 	.word	0x0006999a
 8004d08:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			/* smaller than 1.0f */
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 8004d0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however
			 * both values are small enough such that32 bits will
			 * not be exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8004d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d1c:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8004d20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d24:	fb02 f303 	mul.w	r3, r2, r3
 8004d28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8004d2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004d30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d32:	4413      	add	r3, r2
 8004d34:	0c1b      	lsrs	r3, r3, #16
 8004d36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8004d3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d3e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8004d42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			 * At this point the value will be 1.xx, therefore if we
			 * square the value this will exceed 32 bits. To address
			 * this perform a single shift to the right before the
			 * multiplication.
			 */
			pwMult >>= 1;
 8004d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d4a:	085b      	lsrs	r3, r3, #1
 8004d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8004d50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d54:	fb03 f303 	mul.w	r3, r3, r3
 8004d58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8004d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d60:	0b9b      	lsrs	r3, r3, #14
 8004d62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8004d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d6c:	fb02 f303 	mul.w	r3, r2, r3
 8004d70:	637b      	str	r3, [r7, #52]	@ 0x34

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8004d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d74:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8004d78:	0c1b      	lsrs	r3, r3, #16
 8004d7a:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8004d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7e:	fb03 f303 	mul.w	r3, r3, r3
 8004d82:	637b      	str	r3, [r7, #52]	@ 0x34

		sqr2 = sigmaEstimateP2;
 8004d84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004d88:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8004d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8004d90:	0c1b      	lsrs	r3, r3, #16
 8004d92:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	fb03 f303 	mul.w	r3, r3, r3
 8004d9a:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8004d9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da0:	4413      	add	r3, r2
 8004da2:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8004da4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004da6:	f7fe faba 	bl	800331e <VL53L0X_isqrt>
 8004daa:	62b8      	str	r0, [r7, #40]	@ 0x28

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8004dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dae:	041b      	lsls	r3, r3, #16
 8004db0:	62bb      	str	r3, [r7, #40]	@ 0x28
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8004db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db4:	3332      	adds	r3, #50	@ 0x32
 8004db6:	4a42      	ldr	r2, [pc, #264]	@ (8004ec0 <VL53L0X_calc_sigma_estimate+0x450>)
 8004db8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbc:	095a      	lsrs	r2, r3, #5
 8004dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8004dc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dcc:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8004dd0:	fb02 f303 	mul.w	r3, r2, r3
 8004dd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8004dd8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ddc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004de0:	4413      	add	r3, r2
 8004de2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 8004de6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dea:	4a36      	ldr	r2, [pc, #216]	@ (8004ec4 <VL53L0X_calc_sigma_estimate+0x454>)
 8004dec:	fba2 2303 	umull	r2, r3, r2, r3
 8004df0:	0b5b      	lsrs	r3, r3, #13
 8004df2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8004df6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004dfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d903      	bls.n	8004e0a <VL53L0X_calc_sigma_estimate+0x39a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstRtn = cSigmaEstRtnMax;
 8004e02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 8004e0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004e0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e12:	4413      	add	r3, r2
 8004e14:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8004e18:	4a2b      	ldr	r2, [pc, #172]	@ (8004ec8 <VL53L0X_calc_sigma_estimate+0x458>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	099b      	lsrs	r3, r3, #6
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24
		 * (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e24:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8004e26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004e2a:	441a      	add	r2, r3
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe fa73 	bl	800331e <VL53L0X_isqrt>
 8004e38:	6238      	str	r0, [r7, #32]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8004e3a:	6a3b      	ldr	r3, [r7, #32]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	623b      	str	r3, [r7, #32]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8004e40:	6a3b      	ldr	r3, [r7, #32]
 8004e42:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004e46:	4a20      	ldr	r2, [pc, #128]	@ (8004ec8 <VL53L0X_calc_sigma_estimate+0x458>)
 8004e48:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4c:	099b      	lsrs	r3, r3, #6
 8004e4e:	623b      	str	r3, [r7, #32]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8004e50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e54:	fb03 f303 	mul.w	r3, r3, r3
 8004e58:	637b      	str	r3, [r7, #52]	@ 0x34
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	fb03 f303 	mul.w	r3, r3, r3
 8004e60:	633b      	str	r3, [r7, #48]	@ 0x30

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8004e62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e66:	4413      	add	r3, r2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f7fe fa58 	bl	800331e <VL53L0X_isqrt>
 8004e6e:	61f8      	str	r0, [r7, #28]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004e76:	fb02 f303 	mul.w	r3, r2, r3
 8004e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8004e7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d009      	beq.n	8004e98 <VL53L0X_calc_sigma_estimate+0x428>
 8004e84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <VL53L0X_calc_sigma_estimate+0x428>
 8004e8c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004e90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d903      	bls.n	8004ea0 <VL53L0X_calc_sigma_estimate+0x430>
				(sigmaEstimate > cSigmaEstMax)) {
			sigmaEstimate = cSigmaEstMax;
 8004e98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004ea6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004eb2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	37c0      	adds	r7, #192	@ 0xc0
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	51eb851f 	.word	0x51eb851f
 8004ec4:	d1b71759 	.word	0xd1b71759
 8004ec8:	10624dd3 	.word	0x10624dd3

08004ecc <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b090      	sub	sp, #64	@ 0x40
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	607a      	str	r2, [r7, #4]
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	460b      	mov	r3, r1
 8004eda:	72fb      	strb	r3, [r7, #11]
 8004edc:	4613      	mov	r3, r2
 8004ede:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 8004eec:	2300      	movs	r3, #0
 8004eee:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8004f04:	2300      	movs	r3, #0
 8004f06:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8004f10:	2300      	movs	r3, #0
 8004f12:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 8004f16:	2300      	movs	r3, #0
 8004f18:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8004f1e:	7afb      	ldrb	r3, [r7, #11]
 8004f20:	10db      	asrs	r3, r3, #3
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	f003 030f 	and.w	r3, r3, #15
 8004f28:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8004f2c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d017      	beq.n	8004f64 <VL53L0X_get_pal_range_status+0x98>
 8004f34:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f38:	2b05      	cmp	r3, #5
 8004f3a:	d013      	beq.n	8004f64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8004f3c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f40:	2b07      	cmp	r3, #7
 8004f42:	d00f      	beq.n	8004f64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8004f44:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f48:	2b0c      	cmp	r3, #12
 8004f4a:	d00b      	beq.n	8004f64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8004f4c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f50:	2b0d      	cmp	r3, #13
 8004f52:	d007      	beq.n	8004f64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8004f54:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f58:	2b0e      	cmp	r3, #14
 8004f5a:	d003      	beq.n	8004f64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8004f5c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8004f60:	2b0f      	cmp	r3, #15
 8004f62:	d103      	bne.n	8004f6c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8004f64:	2301      	movs	r3, #1
 8004f66:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8004f6a:	e002      	b.n	8004f72 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8004f72:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8004f7a:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8004f7e:	461a      	mov	r2, r3
 8004f80:	2100      	movs	r1, #0
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f7fc fc62 	bl	800184c <VL53L0X_GetLimitCheckEnable>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8004f8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d03c      	beq.n	8005010 <VL53L0X_get_pal_range_status+0x144>
 8004f96:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d138      	bne.n	8005010 <VL53L0X_get_pal_range_status+0x144>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8004f9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f7ff fd62 	bl	8004a70 <VL53L0X_calc_sigma_estimate>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate);
		if (Status == VL53L0X_ERROR_NONE)
 8004fb2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10a      	bne.n	8004fd0 <VL53L0X_get_pal_range_status+0x104>
			Status = VL53L0X_calc_dmax(
 8004fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	f107 0210 	add.w	r2, r7, #16
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f7ff fcac 	bl	8004922 <VL53L0X_calc_dmax>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				Dev,
				pRangingMeasurementData->AmbientRateRtnMegaCps,
				&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8004fd0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d103      	bne.n	8004fe0 <VL53L0X_get_pal_range_status+0x114>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fde:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8004fe0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d113      	bne.n	8005010 <VL53L0X_get_pal_range_status+0x144>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8004fe8:	f107 0320 	add.w	r3, r7, #32
 8004fec:	461a      	mov	r2, r3
 8004fee:	2100      	movs	r1, #0
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f7fc fcb1 	bl	8001958 <VL53L0X_GetLimitCheckValue>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d006      	beq.n	8005010 <VL53L0X_get_pal_range_status+0x144>
				(SigmaEstimate > SigmaLimitValue))
 8005002:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005004:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8005006:	429a      	cmp	r2, r3
 8005008:	d902      	bls.n	8005010 <VL53L0X_get_pal_range_status+0x144>
					/* Limit Fail */
				SigmaLimitflag = 1;
 800500a:	2301      	movs	r3, #1
 800500c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8005010:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005014:	2b00      	cmp	r3, #0
 8005016:	d109      	bne.n	800502c <VL53L0X_get_pal_range_status+0x160>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8005018:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800501c:	461a      	mov	r2, r3
 800501e:	2102      	movs	r1, #2
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f7fc fc13 	bl	800184c <VL53L0X_GetLimitCheckEnable>
 8005026:	4603      	mov	r3, r0
 8005028:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800502c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005030:	2b00      	cmp	r3, #0
 8005032:	d044      	beq.n	80050be <VL53L0X_get_pal_range_status+0x1f2>
 8005034:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005038:	2b00      	cmp	r3, #0
 800503a:	d140      	bne.n	80050be <VL53L0X_get_pal_range_status+0x1f2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800503c:	f107 031c 	add.w	r3, r7, #28
 8005040:	461a      	mov	r2, r3
 8005042:	2102      	movs	r1, #2
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f7fc fc87 	bl	8001958 <VL53L0X_GetLimitCheckValue>
 800504a:	4603      	mov	r3, r0
 800504c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8005050:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005054:	2b00      	cmp	r3, #0
 8005056:	d107      	bne.n	8005068 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005058:	2201      	movs	r2, #1
 800505a:	21ff      	movs	r1, #255	@ 0xff
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 f96b 	bl	8005338 <VL53L0X_WrByte>
 8005062:	4603      	mov	r3, r0
 8005064:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8005068:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800506c:	2b00      	cmp	r3, #0
 800506e:	d109      	bne.n	8005084 <VL53L0X_get_pal_range_status+0x1b8>
			Status = VL53L0X_RdWord(Dev,
 8005070:	f107 0316 	add.w	r3, r7, #22
 8005074:	461a      	mov	r2, r3
 8005076:	21b6      	movs	r1, #182	@ 0xb6
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f99e 	bl	80053ba <VL53L0X_RdWord>
 800507e:	4603      	mov	r3, r0
 8005080:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8005084:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005088:	2b00      	cmp	r3, #0
 800508a:	d107      	bne.n	800509c <VL53L0X_get_pal_range_status+0x1d0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800508c:	2200      	movs	r2, #0
 800508e:	21ff      	movs	r1, #255	@ 0xff
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 f951 	bl	8005338 <VL53L0X_WrByte>
 8005096:	4603      	mov	r3, r0
 8005098:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800509c:	8afb      	ldrh	r3, [r7, #22]
 800509e:	025b      	lsls	r3, r3, #9
 80050a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050a6:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174

		if ((SignalRefClipValue > 0) &&
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d006      	beq.n	80050be <VL53L0X_get_pal_range_status+0x1f2>
				(LastSignalRefMcps > SignalRefClipValue)) {
 80050b0:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 80050b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d902      	bls.n	80050be <VL53L0X_get_pal_range_status+0x1f2>
			/* Limit Fail */
			SignalRefClipflag = 1;
 80050b8:	2301      	movs	r3, #1
 80050ba:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80050be:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d109      	bne.n	80050da <VL53L0X_get_pal_range_status+0x20e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80050c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80050ca:	461a      	mov	r2, r3
 80050cc:	2103      	movs	r1, #3
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f7fc fbbc 	bl	800184c <VL53L0X_GetLimitCheckEnable>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 80050da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d023      	beq.n	800512a <VL53L0X_get_pal_range_status+0x25e>
 80050e2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d11f      	bne.n	800512a <VL53L0X_get_pal_range_status+0x25e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 80050ea:	893b      	ldrh	r3, [r7, #8]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d102      	bne.n	80050f6 <VL53L0X_get_pal_range_status+0x22a>
			SignalRatePerSpad = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80050f4:	e005      	b.n	8005102 <VL53L0X_get_pal_range_status+0x236>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	021a      	lsls	r2, r3, #8
 80050fa:	893b      	ldrh	r3, [r7, #8]
 80050fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005100:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8005102:	f107 0318 	add.w	r3, r7, #24
 8005106:	461a      	mov	r2, r3
 8005108:	2103      	movs	r1, #3
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f7fc fc24 	bl	8001958 <VL53L0X_GetLimitCheckValue>
 8005110:	4603      	mov	r3, r0
 8005112:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d006      	beq.n	800512a <VL53L0X_get_pal_range_status+0x25e>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800511c:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800511e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005120:	429a      	cmp	r2, r3
 8005122:	d202      	bcs.n	800512a <VL53L0X_get_pal_range_status+0x25e>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8005124:	2301      	movs	r3, #1
 8005126:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800512a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800512e:	2b00      	cmp	r3, #0
 8005130:	d14a      	bne.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		if (NoneFlag == 1) {
 8005132:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005136:	2b01      	cmp	r3, #1
 8005138:	d103      	bne.n	8005142 <VL53L0X_get_pal_range_status+0x276>
			*pPalRangeStatus = 255;	 /* NONE */
 800513a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800513c:	22ff      	movs	r2, #255	@ 0xff
 800513e:	701a      	strb	r2, [r3, #0]
 8005140:	e042      	b.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 1 ||
 8005142:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005146:	2b01      	cmp	r3, #1
 8005148:	d007      	beq.n	800515a <VL53L0X_get_pal_range_status+0x28e>
 800514a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800514e:	2b02      	cmp	r3, #2
 8005150:	d003      	beq.n	800515a <VL53L0X_get_pal_range_status+0x28e>
					DeviceRangeStatusInternal == 2 ||
 8005152:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005156:	2b03      	cmp	r3, #3
 8005158:	d103      	bne.n	8005162 <VL53L0X_get_pal_range_status+0x296>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800515a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800515c:	2205      	movs	r2, #5
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	e032      	b.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 6 ||
 8005162:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005166:	2b06      	cmp	r3, #6
 8005168:	d003      	beq.n	8005172 <VL53L0X_get_pal_range_status+0x2a6>
 800516a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800516e:	2b09      	cmp	r3, #9
 8005170:	d103      	bne.n	800517a <VL53L0X_get_pal_range_status+0x2ae>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8005172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005174:	2204      	movs	r2, #4
 8005176:	701a      	strb	r2, [r3, #0]
 8005178:	e026      	b.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 8 ||
 800517a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800517e:	2b08      	cmp	r3, #8
 8005180:	d007      	beq.n	8005192 <VL53L0X_get_pal_range_status+0x2c6>
 8005182:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005186:	2b0a      	cmp	r3, #10
 8005188:	d003      	beq.n	8005192 <VL53L0X_get_pal_range_status+0x2c6>
					DeviceRangeStatusInternal == 10 ||
 800518a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800518e:	2b01      	cmp	r3, #1
 8005190:	d103      	bne.n	800519a <VL53L0X_get_pal_range_status+0x2ce>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8005192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005194:	2203      	movs	r2, #3
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	e016      	b.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 4 ||
 800519a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d003      	beq.n	80051aa <VL53L0X_get_pal_range_status+0x2de>
 80051a2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d103      	bne.n	80051b2 <VL53L0X_get_pal_range_status+0x2e6>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 80051aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051ac:	2202      	movs	r2, #2
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	e00a      	b.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (SigmaLimitflag == 1) {
 80051b2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d103      	bne.n	80051c2 <VL53L0X_get_pal_range_status+0x2f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 80051ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051bc:	2201      	movs	r2, #1
 80051be:	701a      	strb	r2, [r3, #0]
 80051c0:	e002      	b.n	80051c8 <VL53L0X_get_pal_range_status+0x2fc>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 80051c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051c4:	2200      	movs	r2, #0
 80051c6:	701a      	strb	r2, [r3, #0]
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80051c8:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 80051cc:	461a      	mov	r2, r3
 80051ce:	2101      	movs	r1, #1
 80051d0:	68f8      	ldr	r0, [r7, #12]
 80051d2:	f7fc fb3b 	bl	800184c <VL53L0X_GetLimitCheckEnable>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 80051dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d14f      	bne.n	8005284 <VL53L0X_get_pal_range_status+0x3b8>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 80051e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <VL53L0X_get_pal_range_status+0x328>
 80051ec:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d103      	bne.n	80051fc <VL53L0X_get_pal_range_status+0x330>
			Temp8 = 1;
 80051f4:	2301      	movs	r3, #1
 80051f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80051fa:	e002      	b.n	8005202 <VL53L0X_get_pal_range_status+0x336>
		else
			Temp8 = 0;
 80051fc:	2300      	movs	r3, #0
 80051fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005208:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800520c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005210:	2b04      	cmp	r3, #4
 8005212:	d003      	beq.n	800521c <VL53L0X_get_pal_range_status+0x350>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8005214:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8005218:	2b00      	cmp	r3, #0
 800521a:	d103      	bne.n	8005224 <VL53L0X_get_pal_range_status+0x358>
			Temp8 = 1;
 800521c:	2301      	movs	r3, #1
 800521e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005222:	e002      	b.n	800522a <VL53L0X_get_pal_range_status+0x35e>
		else
			Temp8 = 0;
 8005224:	2300      	movs	r3, #0
 8005226:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005230:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8005234:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <VL53L0X_get_pal_range_status+0x378>
 800523c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8005240:	2b01      	cmp	r3, #1
 8005242:	d103      	bne.n	800524c <VL53L0X_get_pal_range_status+0x380>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8005244:	2301      	movs	r3, #1
 8005246:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800524a:	e002      	b.n	8005252 <VL53L0X_get_pal_range_status+0x386>
		else
			Temp8 = 0;
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005258:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800525c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005260:	2b00      	cmp	r3, #0
 8005262:	d003      	beq.n	800526c <VL53L0X_get_pal_range_status+0x3a0>
 8005264:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005268:	2b01      	cmp	r3, #1
 800526a:	d103      	bne.n	8005274 <VL53L0X_get_pal_range_status+0x3a8>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005272:	e002      	b.n	800527a <VL53L0X_get_pal_range_status+0x3ae>
		else
			Temp8 = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005280:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005284:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 8005288:	4618      	mov	r0, r3
 800528a:	3740      	adds	r7, #64	@ 0x40
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <VL53L0X_WriteMulti>:
#define I2C_TIME_OUT_BYTE   1

// --- 필수 구현 함수들 ---

// 1. 데이터 여러 바이트 쓰기
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	@ 0x28
 8005294:	af04      	add	r7, sp, #16
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	607a      	str	r2, [r7, #4]
 800529a:	603b      	str	r3, [r7, #0]
 800529c:	460b      	mov	r3, r1
 800529e:	72fb      	strb	r3, [r7, #11]
    // VL53L0X_Dev_t 구조체에서 I2C 주소 가져오기
    uint8_t deviceAddress = Dev->I2cDevAddr;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80052a6:	75fb      	strb	r3, [r7, #23]

    // HAL I2C 메모리 쓰기 함수 호출
    // (핸들, 주소, 레지스터주소, 주소크기(1Byte), 데이터포인터, 데이터길이, 타임아웃)
    if (HAL_I2C_Mem_Write(&hi2c1, deviceAddress, index, I2C_MEMADD_SIZE_8BIT, pdata, count, 1000) != HAL_OK) {
 80052a8:	7dfb      	ldrb	r3, [r7, #23]
 80052aa:	b299      	uxth	r1, r3
 80052ac:	7afb      	ldrb	r3, [r7, #11]
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80052b8:	9002      	str	r0, [sp, #8]
 80052ba:	9301      	str	r3, [sp, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	2301      	movs	r3, #1
 80052c2:	4807      	ldr	r0, [pc, #28]	@ (80052e0 <VL53L0X_WriteMulti+0x50>)
 80052c4:	f002 fad4 	bl	8007870 <HAL_I2C_Mem_Write>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <VL53L0X_WriteMulti+0x44>
        return VL53L0X_ERROR_CONTROL_INTERFACE;
 80052ce:	f06f 0313 	mvn.w	r3, #19
 80052d2:	e000      	b.n	80052d6 <VL53L0X_WriteMulti+0x46>
    }
    return VL53L0X_ERROR_NONE;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3718      	adds	r7, #24
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	240005e4 	.word	0x240005e4

080052e4 <VL53L0X_ReadMulti>:

// 2. 데이터 여러 바이트 읽기
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08a      	sub	sp, #40	@ 0x28
 80052e8:	af04      	add	r7, sp, #16
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	607a      	str	r2, [r7, #4]
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	460b      	mov	r3, r1
 80052f2:	72fb      	strb	r3, [r7, #11]
    uint8_t deviceAddress = Dev->I2cDevAddr;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80052fa:	75fb      	strb	r3, [r7, #23]

    if (HAL_I2C_Mem_Read(&hi2c1, deviceAddress, index, I2C_MEMADD_SIZE_8BIT, pdata, count, 1000) != HAL_OK) {
 80052fc:	7dfb      	ldrb	r3, [r7, #23]
 80052fe:	b299      	uxth	r1, r3
 8005300:	7afb      	ldrb	r3, [r7, #11]
 8005302:	b29a      	uxth	r2, r3
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	b29b      	uxth	r3, r3
 8005308:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800530c:	9002      	str	r0, [sp, #8]
 800530e:	9301      	str	r3, [sp, #4]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	9300      	str	r3, [sp, #0]
 8005314:	2301      	movs	r3, #1
 8005316:	4807      	ldr	r0, [pc, #28]	@ (8005334 <VL53L0X_ReadMulti+0x50>)
 8005318:	f002 fbbe 	bl	8007a98 <HAL_I2C_Mem_Read>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d002      	beq.n	8005328 <VL53L0X_ReadMulti+0x44>
        return VL53L0X_ERROR_CONTROL_INTERFACE;
 8005322:	f06f 0313 	mvn.w	r3, #19
 8005326:	e000      	b.n	800532a <VL53L0X_ReadMulti+0x46>
    }
    return VL53L0X_ERROR_NONE;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	240005e4 	.word	0x240005e4

08005338 <VL53L0X_WrByte>:

// 3. 1바이트 쓰기 Wrapper
VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	460b      	mov	r3, r1
 8005342:	70fb      	strb	r3, [r7, #3]
 8005344:	4613      	mov	r3, r2
 8005346:	70bb      	strb	r3, [r7, #2]
    return VL53L0X_WriteMulti(Dev, index, &data, 1);
 8005348:	1cba      	adds	r2, r7, #2
 800534a:	78f9      	ldrb	r1, [r7, #3]
 800534c:	2301      	movs	r3, #1
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7ff ff9e 	bl	8005290 <VL53L0X_WriteMulti>
 8005354:	4603      	mov	r3, r0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <VL53L0X_WrWord>:

// 4. 2바이트(Word) 쓰기 Wrapper (Big Endian 처리 필요할 수 있음 -> I2C_Mem_Write가 자동 처리하거나 배열로 변환)
VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800535e:	b580      	push	{r7, lr}
 8005360:	b084      	sub	sp, #16
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
 8005366:	460b      	mov	r3, r1
 8005368:	70fb      	strb	r3, [r7, #3]
 800536a:	4613      	mov	r3, r2
 800536c:	803b      	strh	r3, [r7, #0]
    uint8_t buff[2];
    buff[0] = (data >> 8) & 0xFF; // MSB
 800536e:	883b      	ldrh	r3, [r7, #0]
 8005370:	0a1b      	lsrs	r3, r3, #8
 8005372:	b29b      	uxth	r3, r3
 8005374:	b2db      	uxtb	r3, r3
 8005376:	733b      	strb	r3, [r7, #12]
    buff[1] = data & 0xFF;        // LSB
 8005378:	883b      	ldrh	r3, [r7, #0]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	737b      	strb	r3, [r7, #13]
    return VL53L0X_WriteMulti(Dev, index, buff, 2);
 800537e:	f107 020c 	add.w	r2, r7, #12
 8005382:	78f9      	ldrb	r1, [r7, #3]
 8005384:	2302      	movs	r3, #2
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7ff ff82 	bl	8005290 <VL53L0X_WriteMulti>
 800538c:	4603      	mov	r3, r0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <VL53L0X_RdByte>:
    buff[3] = data & 0xFF;
    return VL53L0X_WriteMulti(Dev, index, buff, 4);
}

// 6. 1바이트 읽기 Wrapper
VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8005396:	b580      	push	{r7, lr}
 8005398:	b084      	sub	sp, #16
 800539a:	af00      	add	r7, sp, #0
 800539c:	60f8      	str	r0, [r7, #12]
 800539e:	460b      	mov	r3, r1
 80053a0:	607a      	str	r2, [r7, #4]
 80053a2:	72fb      	strb	r3, [r7, #11]
    return VL53L0X_ReadMulti(Dev, index, data, 1);
 80053a4:	7af9      	ldrb	r1, [r7, #11]
 80053a6:	2301      	movs	r3, #1
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f7ff ff9a 	bl	80052e4 <VL53L0X_ReadMulti>
 80053b0:	4603      	mov	r3, r0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <VL53L0X_RdWord>:

// 7. 2바이트(Word) 읽기 Wrapper
VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b086      	sub	sp, #24
 80053be:	af00      	add	r7, sp, #0
 80053c0:	60f8      	str	r0, [r7, #12]
 80053c2:	460b      	mov	r3, r1
 80053c4:	607a      	str	r2, [r7, #4]
 80053c6:	72fb      	strb	r3, [r7, #11]
    uint8_t buff[2];
    VL53L0X_Error status = VL53L0X_ReadMulti(Dev, index, buff, 2);
 80053c8:	f107 0214 	add.w	r2, r7, #20
 80053cc:	7af9      	ldrb	r1, [r7, #11]
 80053ce:	2302      	movs	r3, #2
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f7ff ff87 	bl	80052e4 <VL53L0X_ReadMulti>
 80053d6:	4603      	mov	r3, r0
 80053d8:	75fb      	strb	r3, [r7, #23]
    if(status == VL53L0X_ERROR_NONE){
 80053da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10a      	bne.n	80053f8 <VL53L0X_RdWord+0x3e>
        *data = (buff[0] << 8) | buff[1]; // MSB First
 80053e2:	7d3b      	ldrb	r3, [r7, #20]
 80053e4:	b21b      	sxth	r3, r3
 80053e6:	021b      	lsls	r3, r3, #8
 80053e8:	b21a      	sxth	r2, r3
 80053ea:	7d7b      	ldrb	r3, [r7, #21]
 80053ec:	b21b      	sxth	r3, r3
 80053ee:	4313      	orrs	r3, r2
 80053f0:	b21b      	sxth	r3, r3
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	801a      	strh	r2, [r3, #0]
    }
    return status;
 80053f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3718      	adds	r7, #24
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <VL53L0X_RdDWord>:

// 8. 4바이트(DWord) 읽기 Wrapper
VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	460b      	mov	r3, r1
 800540e:	607a      	str	r2, [r7, #4]
 8005410:	72fb      	strb	r3, [r7, #11]
    uint8_t buff[4];
    VL53L0X_Error status = VL53L0X_ReadMulti(Dev, index, buff, 4);
 8005412:	f107 0210 	add.w	r2, r7, #16
 8005416:	7af9      	ldrb	r1, [r7, #11]
 8005418:	2304      	movs	r3, #4
 800541a:	68f8      	ldr	r0, [r7, #12]
 800541c:	f7ff ff62 	bl	80052e4 <VL53L0X_ReadMulti>
 8005420:	4603      	mov	r3, r0
 8005422:	75fb      	strb	r3, [r7, #23]
    if(status == VL53L0X_ERROR_NONE){
 8005424:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10c      	bne.n	8005446 <VL53L0X_RdDWord+0x42>
        *data = (buff[0] << 24) | (buff[1] << 16) | (buff[2] << 8) | buff[3];
 800542c:	7c3b      	ldrb	r3, [r7, #16]
 800542e:	061a      	lsls	r2, r3, #24
 8005430:	7c7b      	ldrb	r3, [r7, #17]
 8005432:	041b      	lsls	r3, r3, #16
 8005434:	431a      	orrs	r2, r3
 8005436:	7cbb      	ldrb	r3, [r7, #18]
 8005438:	021b      	lsls	r3, r3, #8
 800543a:	4313      	orrs	r3, r2
 800543c:	7cfa      	ldrb	r2, [r7, #19]
 800543e:	4313      	orrs	r3, r2
 8005440:	461a      	mov	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	601a      	str	r2, [r3, #0]
    }
    return status;
 8005446:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3718      	adds	r7, #24
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <VL53L0X_UpdateByte>:

// 9. Read-Modify-Write (UpdateByte)
VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8005452:	b580      	push	{r7, lr}
 8005454:	b084      	sub	sp, #16
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
 800545a:	4608      	mov	r0, r1
 800545c:	4611      	mov	r1, r2
 800545e:	461a      	mov	r2, r3
 8005460:	4603      	mov	r3, r0
 8005462:	70fb      	strb	r3, [r7, #3]
 8005464:	460b      	mov	r3, r1
 8005466:	70bb      	strb	r3, [r7, #2]
 8005468:	4613      	mov	r3, r2
 800546a:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800546c:	2300      	movs	r3, #0
 800546e:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    status = VL53L0X_RdByte(Dev, index, &data);
 8005470:	f107 020e 	add.w	r2, r7, #14
 8005474:	78fb      	ldrb	r3, [r7, #3]
 8005476:	4619      	mov	r1, r3
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7ff ff8c 	bl	8005396 <VL53L0X_RdByte>
 800547e:	4603      	mov	r3, r0
 8005480:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 8005482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d002      	beq.n	8005490 <VL53L0X_UpdateByte+0x3e>
 800548a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800548e:	e00e      	b.n	80054ae <VL53L0X_UpdateByte+0x5c>

    data = (data & AndData) | OrData;
 8005490:	7bba      	ldrb	r2, [r7, #14]
 8005492:	78bb      	ldrb	r3, [r7, #2]
 8005494:	4013      	ands	r3, r2
 8005496:	b2da      	uxtb	r2, r3
 8005498:	787b      	ldrb	r3, [r7, #1]
 800549a:	4313      	orrs	r3, r2
 800549c:	b2db      	uxtb	r3, r3
 800549e:	73bb      	strb	r3, [r7, #14]
    return VL53L0X_WrByte(Dev, index, data);
 80054a0:	7bba      	ldrb	r2, [r7, #14]
 80054a2:	78fb      	ldrb	r3, [r7, #3]
 80054a4:	4619      	mov	r1, r3
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7ff ff46 	bl	8005338 <VL53L0X_WrByte>
 80054ac:	4603      	mov	r3, r0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <VL53L0X_PollingDelay>:

// 10. 딜레이 함수 (밀리초 단위)
VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b082      	sub	sp, #8
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
    HAL_Delay(1); // 1ms 딜레이 (상황에 따라 늘려야 할 수도 있음)
 80054be:	2001      	movs	r0, #1
 80054c0:	f000 f898 	bl	80055f4 <HAL_Delay>
    return VL53L0X_ERROR_NONE;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3708      	adds	r7, #8
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
	...

080054d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054d6:	2003      	movs	r0, #3
 80054d8:	f001 fe50 	bl	800717c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054dc:	f003 ff4c 	bl	8009378 <HAL_RCC_GetSysClockFreq>
 80054e0:	4602      	mov	r2, r0
 80054e2:	4b15      	ldr	r3, [pc, #84]	@ (8005538 <HAL_Init+0x68>)
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	0a1b      	lsrs	r3, r3, #8
 80054e8:	f003 030f 	and.w	r3, r3, #15
 80054ec:	4913      	ldr	r1, [pc, #76]	@ (800553c <HAL_Init+0x6c>)
 80054ee:	5ccb      	ldrb	r3, [r1, r3]
 80054f0:	f003 031f 	and.w	r3, r3, #31
 80054f4:	fa22 f303 	lsr.w	r3, r2, r3
 80054f8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054fa:	4b0f      	ldr	r3, [pc, #60]	@ (8005538 <HAL_Init+0x68>)
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	4a0e      	ldr	r2, [pc, #56]	@ (800553c <HAL_Init+0x6c>)
 8005504:	5cd3      	ldrb	r3, [r2, r3]
 8005506:	f003 031f 	and.w	r3, r3, #31
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	fa22 f303 	lsr.w	r3, r2, r3
 8005510:	4a0b      	ldr	r2, [pc, #44]	@ (8005540 <HAL_Init+0x70>)
 8005512:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005514:	4a0b      	ldr	r2, [pc, #44]	@ (8005544 <HAL_Init+0x74>)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800551a:	2000      	movs	r0, #0
 800551c:	f000 f814 	bl	8005548 <HAL_InitTick>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e002      	b.n	8005530 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800552a:	f00b feeb 	bl	8011304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	58024400 	.word	0x58024400
 800553c:	08015634 	.word	0x08015634
 8005540:	240002c8 	.word	0x240002c8
 8005544:	240002c4 	.word	0x240002c4

08005548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005550:	4b15      	ldr	r3, [pc, #84]	@ (80055a8 <HAL_InitTick+0x60>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d101      	bne.n	800555c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e021      	b.n	80055a0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800555c:	4b13      	ldr	r3, [pc, #76]	@ (80055ac <HAL_InitTick+0x64>)
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	4b11      	ldr	r3, [pc, #68]	@ (80055a8 <HAL_InitTick+0x60>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	4619      	mov	r1, r3
 8005566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800556a:	fbb3 f3f1 	udiv	r3, r3, r1
 800556e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005572:	4618      	mov	r0, r3
 8005574:	f001 fe35 	bl	80071e2 <HAL_SYSTICK_Config>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e00e      	b.n	80055a0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b0f      	cmp	r3, #15
 8005586:	d80a      	bhi.n	800559e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005588:	2200      	movs	r2, #0
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	f04f 30ff 	mov.w	r0, #4294967295
 8005590:	f001 fdff 	bl	8007192 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005594:	4a06      	ldr	r2, [pc, #24]	@ (80055b0 <HAL_InitTick+0x68>)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
 800559c:	e000      	b.n	80055a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	240002c0 	.word	0x240002c0
 80055ac:	240002c4 	.word	0x240002c4
 80055b0:	240002bc 	.word	0x240002bc

080055b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80055b8:	4b06      	ldr	r3, [pc, #24]	@ (80055d4 <HAL_IncTick+0x20>)
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	461a      	mov	r2, r3
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <HAL_IncTick+0x24>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4413      	add	r3, r2
 80055c4:	4a04      	ldr	r2, [pc, #16]	@ (80055d8 <HAL_IncTick+0x24>)
 80055c6:	6013      	str	r3, [r2, #0]
}
 80055c8:	bf00      	nop
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	240002c0 	.word	0x240002c0
 80055d8:	240004b0 	.word	0x240004b0

080055dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  return uwTick;
 80055e0:	4b03      	ldr	r3, [pc, #12]	@ (80055f0 <HAL_GetTick+0x14>)
 80055e2:	681b      	ldr	r3, [r3, #0]
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	240004b0 	.word	0x240004b0

080055f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055fc:	f7ff ffee 	bl	80055dc <HAL_GetTick>
 8005600:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d005      	beq.n	800561a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800560e:	4b0a      	ldr	r3, [pc, #40]	@ (8005638 <HAL_Delay+0x44>)
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	461a      	mov	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	4413      	add	r3, r2
 8005618:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800561a:	bf00      	nop
 800561c:	f7ff ffde 	bl	80055dc <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	429a      	cmp	r2, r3
 800562a:	d8f7      	bhi.n	800561c <HAL_Delay+0x28>
  {
  }
}
 800562c:	bf00      	nop
 800562e:	bf00      	nop
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	240002c0 	.word	0x240002c0

0800563c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005640:	4b03      	ldr	r3, [pc, #12]	@ (8005650 <HAL_GetREVID+0x14>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	0c1b      	lsrs	r3, r3, #16
}
 8005646:	4618      	mov	r0, r3
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	5c001000 	.word	0x5c001000

08005654 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800565e:	4b07      	ldr	r3, [pc, #28]	@ (800567c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005660:	685a      	ldr	r2, [r3, #4]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	43db      	mvns	r3, r3
 8005666:	401a      	ands	r2, r3
 8005668:	4904      	ldr	r1, [pc, #16]	@ (800567c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	4313      	orrs	r3, r2
 800566e:	604b      	str	r3, [r1, #4]
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	58000400 	.word	0x58000400

08005680 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	431a      	orrs	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	609a      	str	r2, [r3, #8]
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b083      	sub	sp, #12
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	609a      	str	r2, [r3, #8]
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80056dc:	4618      	mov	r0, r3
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d107      	bne.n	800570c <LL_ADC_SetChannelPreselection+0x24>
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	0e9b      	lsrs	r3, r3, #26
 8005700:	f003 031f 	and.w	r3, r3, #31
 8005704:	2201      	movs	r2, #1
 8005706:	fa02 f303 	lsl.w	r3, r2, r3
 800570a:	e015      	b.n	8005738 <LL_ADC_SetChannelPreselection+0x50>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	fa93 f3a3 	rbit	r3, r3
 8005716:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8005722:	2320      	movs	r3, #32
 8005724:	e003      	b.n	800572e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	fab3 f383 	clz	r3, r3
 800572c:	b2db      	uxtb	r3, r3
 800572e:	f003 031f 	and.w	r3, r3, #31
 8005732:	2201      	movs	r2, #1
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	69d2      	ldr	r2, [r2, #28]
 800573c:	431a      	orrs	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8005742:	bf00      	nop
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr

0800574e <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800574e:	b480      	push	{r7}
 8005750:	b087      	sub	sp, #28
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	607a      	str	r2, [r7, #4]
 800575a:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	3360      	adds	r3, #96	@ 0x60
 8005760:	461a      	mov	r2, r3
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	430b      	orrs	r3, r1
 800577c:	431a      	orrs	r2, r3
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005782:	bf00      	nop
 8005784:	371c      	adds	r7, #28
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800578e:	b480      	push	{r7}
 8005790:	b085      	sub	sp, #20
 8005792:	af00      	add	r7, sp, #0
 8005794:	60f8      	str	r0, [r7, #12]
 8005796:	60b9      	str	r1, [r7, #8]
 8005798:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f003 031f 	and.w	r3, r3, #31
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	fa01 f303 	lsl.w	r3, r1, r3
 80057ae:	431a      	orrs	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	611a      	str	r2, [r3, #16]
}
 80057b4:	bf00      	nop
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	3360      	adds	r3, #96	@ 0x60
 80057d0:	461a      	mov	r2, r3
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	4413      	add	r3, r2
 80057d8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	431a      	orrs	r2, r3
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	601a      	str	r2, [r3, #0]
  }
}
 80057ea:	bf00      	nop
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b083      	sub	sp, #12
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005806:	2b00      	cmp	r3, #0
 8005808:	d101      	bne.n	800580e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800580a:	2301      	movs	r3, #1
 800580c:	e000      	b.n	8005810 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3330      	adds	r3, #48	@ 0x30
 800582c:	461a      	mov	r2, r3
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	0a1b      	lsrs	r3, r3, #8
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	f003 030c 	and.w	r3, r3, #12
 8005838:	4413      	add	r3, r2
 800583a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f003 031f 	and.w	r3, r3, #31
 8005846:	211f      	movs	r1, #31
 8005848:	fa01 f303 	lsl.w	r3, r1, r3
 800584c:	43db      	mvns	r3, r3
 800584e:	401a      	ands	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	0e9b      	lsrs	r3, r3, #26
 8005854:	f003 011f 	and.w	r1, r3, #31
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f003 031f 	and.w	r3, r3, #31
 800585e:	fa01 f303 	lsl.w	r3, r1, r3
 8005862:	431a      	orrs	r2, r3
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005868:	bf00      	nop
 800586a:	371c      	adds	r7, #28
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005874:	b480      	push	{r7}
 8005876:	b087      	sub	sp, #28
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	3314      	adds	r3, #20
 8005884:	461a      	mov	r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	0e5b      	lsrs	r3, r3, #25
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	4413      	add	r3, r2
 8005892:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	0d1b      	lsrs	r3, r3, #20
 800589c:	f003 031f 	and.w	r3, r3, #31
 80058a0:	2107      	movs	r1, #7
 80058a2:	fa01 f303 	lsl.w	r3, r1, r3
 80058a6:	43db      	mvns	r3, r3
 80058a8:	401a      	ands	r2, r3
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	0d1b      	lsrs	r3, r3, #20
 80058ae:	f003 031f 	and.w	r3, r3, #31
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	fa01 f303 	lsl.w	r3, r1, r3
 80058b8:	431a      	orrs	r2, r3
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80058be:	bf00      	nop
 80058c0:	371c      	adds	r7, #28
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
	...

080058cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058e4:	43db      	mvns	r3, r3
 80058e6:	401a      	ands	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f003 0318 	and.w	r3, r3, #24
 80058ee:	4908      	ldr	r1, [pc, #32]	@ (8005910 <LL_ADC_SetChannelSingleDiff+0x44>)
 80058f0:	40d9      	lsrs	r1, r3
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	400b      	ands	r3, r1
 80058f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058fa:	431a      	orrs	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005902:	bf00      	nop
 8005904:	3714      	adds	r7, #20
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	000fffff 	.word	0x000fffff

08005914 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f003 031f 	and.w	r3, r3, #31
}
 8005924:	4618      	mov	r0, r3
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8005940:	4618      	mov	r0, r3
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	4b04      	ldr	r3, [pc, #16]	@ (800596c <LL_ADC_DisableDeepPowerDown+0x20>)
 800595a:	4013      	ands	r3, r2
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6093      	str	r3, [r2, #8]
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	5fffffc0 	.word	0x5fffffc0

08005970 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005984:	d101      	bne.n	800598a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005986:	2301      	movs	r3, #1
 8005988:	e000      	b.n	800598c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	689a      	ldr	r2, [r3, #8]
 80059a4:	4b05      	ldr	r3, [pc, #20]	@ (80059bc <LL_ADC_EnableInternalRegulator+0x24>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	6fffffc0 	.word	0x6fffffc0

080059c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059d4:	d101      	bne.n	80059da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80059d6:	2301      	movs	r3, #1
 80059d8:	e000      	b.n	80059dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	4b05      	ldr	r3, [pc, #20]	@ (8005a0c <LL_ADC_Enable+0x24>)
 80059f6:	4013      	ands	r3, r2
 80059f8:	f043 0201 	orr.w	r2, r3, #1
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	7fffffc0 	.word	0x7fffffc0

08005a10 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689a      	ldr	r2, [r3, #8]
 8005a1c:	4b05      	ldr	r3, [pc, #20]	@ (8005a34 <LL_ADC_Disable+0x24>)
 8005a1e:	4013      	ands	r3, r2
 8005a20:	f043 0202 	orr.w	r2, r3, #2
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr
 8005a34:	7fffffc0 	.word	0x7fffffc0

08005a38 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <LL_ADC_IsEnabled+0x18>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e000      	b.n	8005a52 <LL_ADC_IsEnabled+0x1a>
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b083      	sub	sp, #12
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d101      	bne.n	8005a76 <LL_ADC_IsDisableOngoing+0x18>
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <LL_ADC_IsDisableOngoing+0x1a>
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	4b05      	ldr	r3, [pc, #20]	@ (8005aa8 <LL_ADC_REG_StartConversion+0x24>)
 8005a92:	4013      	ands	r3, r2
 8005a94:	f043 0204 	orr.w	r2, r3, #4
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	7fffffc0 	.word	0x7fffffc0

08005aac <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	4b05      	ldr	r3, [pc, #20]	@ (8005ad0 <LL_ADC_REG_StopConversion+0x24>)
 8005aba:	4013      	ands	r3, r2
 8005abc:	f043 0210 	orr.w	r2, r3, #16
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	7fffffc0 	.word	0x7fffffc0

08005ad4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f003 0304 	and.w	r3, r3, #4
 8005ae4:	2b04      	cmp	r3, #4
 8005ae6:	d101      	bne.n	8005aec <LL_ADC_REG_IsConversionOngoing+0x18>
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e000      	b.n	8005aee <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
	...

08005afc <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	4b05      	ldr	r3, [pc, #20]	@ (8005b20 <LL_ADC_INJ_StopConversion+0x24>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	f043 0220 	orr.w	r2, r3, #32
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	7fffffc0 	.word	0x7fffffc0

08005b24 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	f003 0308 	and.w	r3, r3, #8
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	d101      	bne.n	8005b3c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e000      	b.n	8005b3e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
	...

08005b4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005b4c:	b590      	push	{r4, r7, lr}
 8005b4e:	b089      	sub	sp, #36	@ 0x24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b54:	2300      	movs	r3, #0
 8005b56:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e18f      	b.n	8005e86 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d109      	bne.n	8005b88 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f009 ffb1 	bl	800fadc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7ff feef 	bl	8005970 <LL_ADC_IsDeepPowerDownEnabled>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d004      	beq.n	8005ba2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff fed5 	bl	800594c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7ff ff0a 	bl	80059c0 <LL_ADC_IsInternalRegulatorEnabled>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d114      	bne.n	8005bdc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7ff feee 	bl	8005998 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005bbc:	4b87      	ldr	r3, [pc, #540]	@ (8005ddc <HAL_ADC_Init+0x290>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	099b      	lsrs	r3, r3, #6
 8005bc2:	4a87      	ldr	r2, [pc, #540]	@ (8005de0 <HAL_ADC_Init+0x294>)
 8005bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc8:	099b      	lsrs	r3, r3, #6
 8005bca:	3301      	adds	r3, #1
 8005bcc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005bce:	e002      	b.n	8005bd6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d1f9      	bne.n	8005bd0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff feed 	bl	80059c0 <LL_ADC_IsInternalRegulatorEnabled>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10d      	bne.n	8005c08 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bf0:	f043 0210 	orr.w	r2, r3, #16
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bfc:	f043 0201 	orr.w	r2, r3, #1
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7ff ff61 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 8005c12:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c18:	f003 0310 	and.w	r3, r3, #16
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f040 8129 	bne.w	8005e74 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f040 8125 	bne.w	8005e74 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c2e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005c32:	f043 0202 	orr.w	r2, r3, #2
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7ff fefa 	bl	8005a38 <LL_ADC_IsEnabled>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d136      	bne.n	8005cb8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a65      	ldr	r2, [pc, #404]	@ (8005de4 <HAL_ADC_Init+0x298>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d004      	beq.n	8005c5e <HAL_ADC_Init+0x112>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a63      	ldr	r2, [pc, #396]	@ (8005de8 <HAL_ADC_Init+0x29c>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d10e      	bne.n	8005c7c <HAL_ADC_Init+0x130>
 8005c5e:	4861      	ldr	r0, [pc, #388]	@ (8005de4 <HAL_ADC_Init+0x298>)
 8005c60:	f7ff feea 	bl	8005a38 <LL_ADC_IsEnabled>
 8005c64:	4604      	mov	r4, r0
 8005c66:	4860      	ldr	r0, [pc, #384]	@ (8005de8 <HAL_ADC_Init+0x29c>)
 8005c68:	f7ff fee6 	bl	8005a38 <LL_ADC_IsEnabled>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	4323      	orrs	r3, r4
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	bf0c      	ite	eq
 8005c74:	2301      	moveq	r3, #1
 8005c76:	2300      	movne	r3, #0
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	e008      	b.n	8005c8e <HAL_ADC_Init+0x142>
 8005c7c:	485b      	ldr	r0, [pc, #364]	@ (8005dec <HAL_ADC_Init+0x2a0>)
 8005c7e:	f7ff fedb 	bl	8005a38 <LL_ADC_IsEnabled>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	bf0c      	ite	eq
 8005c88:	2301      	moveq	r3, #1
 8005c8a:	2300      	movne	r3, #0
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d012      	beq.n	8005cb8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a53      	ldr	r2, [pc, #332]	@ (8005de4 <HAL_ADC_Init+0x298>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d004      	beq.n	8005ca6 <HAL_ADC_Init+0x15a>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a51      	ldr	r2, [pc, #324]	@ (8005de8 <HAL_ADC_Init+0x29c>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d101      	bne.n	8005caa <HAL_ADC_Init+0x15e>
 8005ca6:	4a52      	ldr	r2, [pc, #328]	@ (8005df0 <HAL_ADC_Init+0x2a4>)
 8005ca8:	e000      	b.n	8005cac <HAL_ADC_Init+0x160>
 8005caa:	4a52      	ldr	r2, [pc, #328]	@ (8005df4 <HAL_ADC_Init+0x2a8>)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	f7ff fce4 	bl	8005680 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8005cb8:	f7ff fcc0 	bl	800563c <HAL_GetREVID>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d914      	bls.n	8005cf0 <HAL_ADC_Init+0x1a4>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2b10      	cmp	r3, #16
 8005ccc:	d110      	bne.n	8005cf0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	7d5b      	ldrb	r3, [r3, #21]
 8005cd2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005cd8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005cde:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	7f1b      	ldrb	r3, [r3, #28]
 8005ce4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005ce6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005ce8:	f043 030c 	orr.w	r3, r3, #12
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	e00d      	b.n	8005d0c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	7d5b      	ldrb	r3, [r3, #21]
 8005cf4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005cfa:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005d00:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	7f1b      	ldrb	r3, [r3, #28]
 8005d06:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	7f1b      	ldrb	r3, [r3, #28]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d106      	bne.n	8005d22 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a1b      	ldr	r3, [r3, #32]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	045b      	lsls	r3, r3, #17
 8005d1c:	69ba      	ldr	r2, [r7, #24]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d009      	beq.n	8005d3e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d36:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005d38:	69ba      	ldr	r2, [r7, #24]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68da      	ldr	r2, [r3, #12]
 8005d44:	4b2c      	ldr	r3, [pc, #176]	@ (8005df8 <HAL_ADC_Init+0x2ac>)
 8005d46:	4013      	ands	r3, r2
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	6812      	ldr	r2, [r2, #0]
 8005d4c:	69b9      	ldr	r1, [r7, #24]
 8005d4e:	430b      	orrs	r3, r1
 8005d50:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7ff febc 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 8005d5c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7ff fede 	bl	8005b24 <LL_ADC_INJ_IsConversionOngoing>
 8005d68:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d15f      	bne.n	8005e30 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d15c      	bne.n	8005e30 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	7d1b      	ldrb	r3, [r3, #20]
 8005d7a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8005d80:	4313      	orrs	r3, r2
 8005d82:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8005dfc <HAL_ADC_Init+0x2b0>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6812      	ldr	r2, [r2, #0]
 8005d92:	69b9      	ldr	r1, [r7, #24]
 8005d94:	430b      	orrs	r3, r1
 8005d96:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d130      	bne.n	8005e04 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	691a      	ldr	r2, [r3, #16]
 8005dae:	4b14      	ldr	r3, [pc, #80]	@ (8005e00 <HAL_ADC_Init+0x2b4>)
 8005db0:	4013      	ands	r3, r2
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005db6:	3a01      	subs	r2, #1
 8005db8:	0411      	lsls	r1, r2, #16
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005dbe:	4311      	orrs	r1, r2
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005dc4:	4311      	orrs	r1, r2
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	431a      	orrs	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0201 	orr.w	r2, r2, #1
 8005dd6:	611a      	str	r2, [r3, #16]
 8005dd8:	e01c      	b.n	8005e14 <HAL_ADC_Init+0x2c8>
 8005dda:	bf00      	nop
 8005ddc:	240002c4 	.word	0x240002c4
 8005de0:	053e2d63 	.word	0x053e2d63
 8005de4:	40022000 	.word	0x40022000
 8005de8:	40022100 	.word	0x40022100
 8005dec:	58026000 	.word	0x58026000
 8005df0:	40022300 	.word	0x40022300
 8005df4:	58026300 	.word	0x58026300
 8005df8:	fff0c003 	.word	0xfff0c003
 8005dfc:	ffffbffc 	.word	0xffffbffc
 8005e00:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	691a      	ldr	r2, [r3, #16]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f022 0201 	bic.w	r2, r2, #1
 8005e12:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 fec6 	bl	8006bbc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d10c      	bne.n	8005e52 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3e:	f023 010f 	bic.w	r1, r3, #15
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	1e5a      	subs	r2, r3, #1
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e50:	e007      	b.n	8005e62 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 020f 	bic.w	r2, r2, #15
 8005e60:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e66:	f023 0303 	bic.w	r3, r3, #3
 8005e6a:	f043 0201 	orr.w	r2, r3, #1
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	655a      	str	r2, [r3, #84]	@ 0x54
 8005e72:	e007      	b.n	8005e84 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e78:	f043 0210 	orr.w	r2, r3, #16
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005e84:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3724      	adds	r7, #36	@ 0x24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd90      	pop	{r4, r7, pc}
 8005e8e:	bf00      	nop

08005e90 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a5c      	ldr	r2, [pc, #368]	@ (8006010 <HAL_ADC_Start+0x180>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d004      	beq.n	8005eac <HAL_ADC_Start+0x1c>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8006014 <HAL_ADC_Start+0x184>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d101      	bne.n	8005eb0 <HAL_ADC_Start+0x20>
 8005eac:	4b5a      	ldr	r3, [pc, #360]	@ (8006018 <HAL_ADC_Start+0x188>)
 8005eae:	e000      	b.n	8005eb2 <HAL_ADC_Start+0x22>
 8005eb0:	4b5a      	ldr	r3, [pc, #360]	@ (800601c <HAL_ADC_Start+0x18c>)
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7ff fd2e 	bl	8005914 <LL_ADC_GetMultimode>
 8005eb8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff fe08 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f040 809a 	bne.w	8006000 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d101      	bne.n	8005eda <HAL_ADC_Start+0x4a>
 8005ed6:	2302      	movs	r3, #2
 8005ed8:	e095      	b.n	8006006 <HAL_ADC_Start+0x176>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fd80 	bl	80069e8 <ADC_Enable>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005eec:	7dfb      	ldrb	r3, [r7, #23]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	f040 8081 	bne.w	8005ff6 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ef8:	4b49      	ldr	r3, [pc, #292]	@ (8006020 <HAL_ADC_Start+0x190>)
 8005efa:	4013      	ands	r3, r2
 8005efc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a42      	ldr	r2, [pc, #264]	@ (8006014 <HAL_ADC_Start+0x184>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d002      	beq.n	8005f14 <HAL_ADC_Start+0x84>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	e000      	b.n	8005f16 <HAL_ADC_Start+0x86>
 8005f14:	4b3e      	ldr	r3, [pc, #248]	@ (8006010 <HAL_ADC_Start+0x180>)
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6812      	ldr	r2, [r2, #0]
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d002      	beq.n	8005f24 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d105      	bne.n	8005f30 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f28:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3c:	d106      	bne.n	8005f4c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f42:	f023 0206 	bic.w	r2, r3, #6
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	659a      	str	r2, [r3, #88]	@ 0x58
 8005f4a:	e002      	b.n	8005f52 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	221c      	movs	r2, #28
 8005f58:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a2b      	ldr	r2, [pc, #172]	@ (8006014 <HAL_ADC_Start+0x184>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d002      	beq.n	8005f72 <HAL_ADC_Start+0xe2>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	e000      	b.n	8005f74 <HAL_ADC_Start+0xe4>
 8005f72:	4b27      	ldr	r3, [pc, #156]	@ (8006010 <HAL_ADC_Start+0x180>)
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6812      	ldr	r2, [r2, #0]
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d008      	beq.n	8005f8e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d005      	beq.n	8005f8e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	2b05      	cmp	r3, #5
 8005f86:	d002      	beq.n	8005f8e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	2b09      	cmp	r3, #9
 8005f8c:	d114      	bne.n	8005fb8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d007      	beq.n	8005fac <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005fa4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f7ff fd67 	bl	8005a84 <LL_ADC_REG_StartConversion>
 8005fb6:	e025      	b.n	8006004 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fbc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a12      	ldr	r2, [pc, #72]	@ (8006014 <HAL_ADC_Start+0x184>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d002      	beq.n	8005fd4 <HAL_ADC_Start+0x144>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	e000      	b.n	8005fd6 <HAL_ADC_Start+0x146>
 8005fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8006010 <HAL_ADC_Start+0x180>)
 8005fd6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00f      	beq.n	8006004 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005fec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	655a      	str	r2, [r3, #84]	@ 0x54
 8005ff4:	e006      	b.n	8006004 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005ffe:	e001      	b.n	8006004 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006000:	2302      	movs	r3, #2
 8006002:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006004:	7dfb      	ldrb	r3, [r7, #23]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3718      	adds	r7, #24
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	40022000 	.word	0x40022000
 8006014:	40022100 	.word	0x40022100
 8006018:	40022300 	.word	0x40022300
 800601c:	58026300 	.word	0x58026300
 8006020:	fffff0fe 	.word	0xfffff0fe

08006024 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006032:	2b01      	cmp	r3, #1
 8006034:	d101      	bne.n	800603a <HAL_ADC_Stop+0x16>
 8006036:	2302      	movs	r3, #2
 8006038:	e021      	b.n	800607e <HAL_ADC_Stop+0x5a>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006042:	2103      	movs	r1, #3
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 fc13 	bl	8006870 <ADC_ConversionStop>
 800604a:	4603      	mov	r3, r0
 800604c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800604e:	7bfb      	ldrb	r3, [r7, #15]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10f      	bne.n	8006074 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 fd51 	bl	8006afc <ADC_Disable>
 800605a:	4603      	mov	r3, r0
 800605c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800605e:	7bfb      	ldrb	r3, [r7, #15]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d107      	bne.n	8006074 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006068:	4b07      	ldr	r3, [pc, #28]	@ (8006088 <HAL_ADC_Stop+0x64>)
 800606a:	4013      	ands	r3, r2
 800606c:	f043 0201 	orr.w	r2, r3, #1
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800607c:	7bfb      	ldrb	r3, [r7, #15]
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	ffffeefe 	.word	0xffffeefe

0800608c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b088      	sub	sp, #32
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a72      	ldr	r2, [pc, #456]	@ (8006264 <HAL_ADC_PollForConversion+0x1d8>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d004      	beq.n	80060aa <HAL_ADC_PollForConversion+0x1e>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a70      	ldr	r2, [pc, #448]	@ (8006268 <HAL_ADC_PollForConversion+0x1dc>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d101      	bne.n	80060ae <HAL_ADC_PollForConversion+0x22>
 80060aa:	4b70      	ldr	r3, [pc, #448]	@ (800626c <HAL_ADC_PollForConversion+0x1e0>)
 80060ac:	e000      	b.n	80060b0 <HAL_ADC_PollForConversion+0x24>
 80060ae:	4b70      	ldr	r3, [pc, #448]	@ (8006270 <HAL_ADC_PollForConversion+0x1e4>)
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7ff fc2f 	bl	8005914 <LL_ADC_GetMultimode>
 80060b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	2b08      	cmp	r3, #8
 80060be:	d102      	bne.n	80060c6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80060c0:	2308      	movs	r3, #8
 80060c2:	61fb      	str	r3, [r7, #28]
 80060c4:	e037      	b.n	8006136 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d005      	beq.n	80060d8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	2b05      	cmp	r3, #5
 80060d0:	d002      	beq.n	80060d8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2b09      	cmp	r3, #9
 80060d6:	d111      	bne.n	80060fc <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ea:	f043 0220 	orr.w	r2, r3, #32
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e0b1      	b.n	800625a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80060f6:	2304      	movs	r3, #4
 80060f8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80060fa:	e01c      	b.n	8006136 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a58      	ldr	r2, [pc, #352]	@ (8006264 <HAL_ADC_PollForConversion+0x1d8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d004      	beq.n	8006110 <HAL_ADC_PollForConversion+0x84>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a57      	ldr	r2, [pc, #348]	@ (8006268 <HAL_ADC_PollForConversion+0x1dc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d101      	bne.n	8006114 <HAL_ADC_PollForConversion+0x88>
 8006110:	4b56      	ldr	r3, [pc, #344]	@ (800626c <HAL_ADC_PollForConversion+0x1e0>)
 8006112:	e000      	b.n	8006116 <HAL_ADC_PollForConversion+0x8a>
 8006114:	4b56      	ldr	r3, [pc, #344]	@ (8006270 <HAL_ADC_PollForConversion+0x1e4>)
 8006116:	4618      	mov	r0, r3
 8006118:	f7ff fc0a 	bl	8005930 <LL_ADC_GetMultiDMATransfer>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d007      	beq.n	8006132 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006126:	f043 0220 	orr.w	r2, r3, #32
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e093      	b.n	800625a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006132:	2304      	movs	r3, #4
 8006134:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006136:	f7ff fa51 	bl	80055dc <HAL_GetTick>
 800613a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800613c:	e021      	b.n	8006182 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006144:	d01d      	beq.n	8006182 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006146:	f7ff fa49 	bl	80055dc <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	683a      	ldr	r2, [r7, #0]
 8006152:	429a      	cmp	r2, r3
 8006154:	d302      	bcc.n	800615c <HAL_ADC_PollForConversion+0xd0>
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d112      	bne.n	8006182 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	4013      	ands	r3, r2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10b      	bne.n	8006182 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800616e:	f043 0204 	orr.w	r2, r3, #4
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e06b      	b.n	800625a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	4013      	ands	r3, r2
 800618c:	2b00      	cmp	r3, #0
 800618e:	d0d6      	beq.n	800613e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006194:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7ff fb28 	bl	80057f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01c      	beq.n	80061e6 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	7d5b      	ldrb	r3, [r3, #21]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d118      	bne.n	80061e6 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b08      	cmp	r3, #8
 80061c0:	d111      	bne.n	80061e6 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d105      	bne.n	80061e6 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061de:	f043 0201 	orr.w	r2, r3, #1
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a1f      	ldr	r2, [pc, #124]	@ (8006268 <HAL_ADC_PollForConversion+0x1dc>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d002      	beq.n	80061f6 <HAL_ADC_PollForConversion+0x16a>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	e000      	b.n	80061f8 <HAL_ADC_PollForConversion+0x16c>
 80061f6:	4b1b      	ldr	r3, [pc, #108]	@ (8006264 <HAL_ADC_PollForConversion+0x1d8>)
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	6812      	ldr	r2, [r2, #0]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d008      	beq.n	8006212 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	2b05      	cmp	r3, #5
 800620a:	d002      	beq.n	8006212 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	2b09      	cmp	r3, #9
 8006210:	d104      	bne.n	800621c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	61bb      	str	r3, [r7, #24]
 800621a:	e00c      	b.n	8006236 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a11      	ldr	r2, [pc, #68]	@ (8006268 <HAL_ADC_PollForConversion+0x1dc>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d002      	beq.n	800622c <HAL_ADC_PollForConversion+0x1a0>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	e000      	b.n	800622e <HAL_ADC_PollForConversion+0x1a2>
 800622c:	4b0d      	ldr	r3, [pc, #52]	@ (8006264 <HAL_ADC_PollForConversion+0x1d8>)
 800622e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	2b08      	cmp	r3, #8
 800623a:	d104      	bne.n	8006246 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2208      	movs	r2, #8
 8006242:	601a      	str	r2, [r3, #0]
 8006244:	e008      	b.n	8006258 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d103      	bne.n	8006258 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	220c      	movs	r2, #12
 8006256:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3720      	adds	r7, #32
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	40022000 	.word	0x40022000
 8006268:	40022100 	.word	0x40022100
 800626c:	40022300 	.word	0x40022300
 8006270:	58026300 	.word	0x58026300

08006274 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006282:	4618      	mov	r0, r3
 8006284:	370c      	adds	r7, #12
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
	...

08006290 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006290:	b590      	push	{r4, r7, lr}
 8006292:	b08d      	sub	sp, #52	@ 0x34
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80062a0:	2300      	movs	r3, #0
 80062a2:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	4a65      	ldr	r2, [pc, #404]	@ (8006440 <HAL_ADC_ConfigChannel+0x1b0>)
 80062aa:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d101      	bne.n	80062ba <HAL_ADC_ConfigChannel+0x2a>
 80062b6:	2302      	movs	r3, #2
 80062b8:	e2c7      	b.n	800684a <HAL_ADC_ConfigChannel+0x5ba>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7ff fc04 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f040 82ac 	bne.w	800682c <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	db2c      	blt.n	8006336 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d108      	bne.n	80062fa <HAL_ADC_ConfigChannel+0x6a>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	0e9b      	lsrs	r3, r3, #26
 80062ee:	f003 031f 	and.w	r3, r3, #31
 80062f2:	2201      	movs	r2, #1
 80062f4:	fa02 f303 	lsl.w	r3, r2, r3
 80062f8:	e016      	b.n	8006328 <HAL_ADC_ConfigChannel+0x98>
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	fa93 f3a3 	rbit	r3, r3
 8006306:	613b      	str	r3, [r7, #16]
  return result;
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8006312:	2320      	movs	r3, #32
 8006314:	e003      	b.n	800631e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	fab3 f383 	clz	r3, r3
 800631c:	b2db      	uxtb	r3, r3
 800631e:	f003 031f 	and.w	r3, r3, #31
 8006322:	2201      	movs	r2, #1
 8006324:	fa02 f303 	lsl.w	r3, r2, r3
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	69d1      	ldr	r1, [r2, #28]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	6812      	ldr	r2, [r2, #0]
 8006332:	430b      	orrs	r3, r1
 8006334:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6818      	ldr	r0, [r3, #0]
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	6859      	ldr	r1, [r3, #4]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	461a      	mov	r2, r3
 8006344:	f7ff fa6a 	bl	800581c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4618      	mov	r0, r3
 800634e:	f7ff fbc1 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 8006352:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff fbe3 	bl	8005b24 <LL_ADC_INJ_IsConversionOngoing>
 800635e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006362:	2b00      	cmp	r3, #0
 8006364:	f040 80b8 	bne.w	80064d8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636a:	2b00      	cmp	r3, #0
 800636c:	f040 80b4 	bne.w	80064d8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6818      	ldr	r0, [r3, #0]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	6819      	ldr	r1, [r3, #0]
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	461a      	mov	r2, r3
 800637e:	f7ff fa79 	bl	8005874 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006382:	4b30      	ldr	r3, [pc, #192]	@ (8006444 <HAL_ADC_ConfigChannel+0x1b4>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800638a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800638e:	d10b      	bne.n	80063a8 <HAL_ADC_ConfigChannel+0x118>
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	695a      	ldr	r2, [r3, #20]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	089b      	lsrs	r3, r3, #2
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	fa02 f303 	lsl.w	r3, r2, r3
 80063a6:	e01d      	b.n	80063e4 <HAL_ADC_ConfigChannel+0x154>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	f003 0310 	and.w	r3, r3, #16
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10b      	bne.n	80063ce <HAL_ADC_ConfigChannel+0x13e>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	695a      	ldr	r2, [r3, #20]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	089b      	lsrs	r3, r3, #2
 80063c2:	f003 0307 	and.w	r3, r3, #7
 80063c6:	005b      	lsls	r3, r3, #1
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	e00a      	b.n	80063e4 <HAL_ADC_ConfigChannel+0x154>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	695a      	ldr	r2, [r3, #20]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	089b      	lsrs	r3, r3, #2
 80063da:	f003 0304 	and.w	r3, r3, #4
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	fa02 f303 	lsl.w	r3, r2, r3
 80063e4:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d02c      	beq.n	8006448 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6818      	ldr	r0, [r3, #0]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6919      	ldr	r1, [r3, #16]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	f7ff f9a7 	bl	800574e <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	6919      	ldr	r1, [r3, #16]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	7e5b      	ldrb	r3, [r3, #25]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d102      	bne.n	8006416 <HAL_ADC_ConfigChannel+0x186>
 8006410:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006414:	e000      	b.n	8006418 <HAL_ADC_ConfigChannel+0x188>
 8006416:	2300      	movs	r3, #0
 8006418:	461a      	mov	r2, r3
 800641a:	f7ff f9d1 	bl	80057c0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	6919      	ldr	r1, [r3, #16]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	7e1b      	ldrb	r3, [r3, #24]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d102      	bne.n	8006434 <HAL_ADC_ConfigChannel+0x1a4>
 800642e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006432:	e000      	b.n	8006436 <HAL_ADC_ConfigChannel+0x1a6>
 8006434:	2300      	movs	r3, #0
 8006436:	461a      	mov	r2, r3
 8006438:	f7ff f9a9 	bl	800578e <LL_ADC_SetDataRightShift>
 800643c:	e04c      	b.n	80064d8 <HAL_ADC_ConfigChannel+0x248>
 800643e:	bf00      	nop
 8006440:	47ff0000 	.word	0x47ff0000
 8006444:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800644e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	069b      	lsls	r3, r3, #26
 8006458:	429a      	cmp	r2, r3
 800645a:	d107      	bne.n	800646c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800646a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006472:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	069b      	lsls	r3, r3, #26
 800647c:	429a      	cmp	r2, r3
 800647e:	d107      	bne.n	8006490 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800648e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006496:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	069b      	lsls	r3, r3, #26
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d107      	bne.n	80064b4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80064b2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	069b      	lsls	r3, r3, #26
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d107      	bne.n	80064d8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80064d6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff faab 	bl	8005a38 <LL_ADC_IsEnabled>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f040 81aa 	bne.w	800683e <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6818      	ldr	r0, [r3, #0]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	6819      	ldr	r1, [r3, #0]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	461a      	mov	r2, r3
 80064f8:	f7ff f9e8 	bl	80058cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	4a87      	ldr	r2, [pc, #540]	@ (8006720 <HAL_ADC_ConfigChannel+0x490>)
 8006502:	4293      	cmp	r3, r2
 8006504:	f040 809a 	bne.w	800663c <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4984      	ldr	r1, [pc, #528]	@ (8006724 <HAL_ADC_ConfigChannel+0x494>)
 8006512:	428b      	cmp	r3, r1
 8006514:	d147      	bne.n	80065a6 <HAL_ADC_ConfigChannel+0x316>
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4983      	ldr	r1, [pc, #524]	@ (8006728 <HAL_ADC_ConfigChannel+0x498>)
 800651c:	428b      	cmp	r3, r1
 800651e:	d040      	beq.n	80065a2 <HAL_ADC_ConfigChannel+0x312>
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4981      	ldr	r1, [pc, #516]	@ (800672c <HAL_ADC_ConfigChannel+0x49c>)
 8006526:	428b      	cmp	r3, r1
 8006528:	d039      	beq.n	800659e <HAL_ADC_ConfigChannel+0x30e>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4980      	ldr	r1, [pc, #512]	@ (8006730 <HAL_ADC_ConfigChannel+0x4a0>)
 8006530:	428b      	cmp	r3, r1
 8006532:	d032      	beq.n	800659a <HAL_ADC_ConfigChannel+0x30a>
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	497e      	ldr	r1, [pc, #504]	@ (8006734 <HAL_ADC_ConfigChannel+0x4a4>)
 800653a:	428b      	cmp	r3, r1
 800653c:	d02b      	beq.n	8006596 <HAL_ADC_ConfigChannel+0x306>
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	497d      	ldr	r1, [pc, #500]	@ (8006738 <HAL_ADC_ConfigChannel+0x4a8>)
 8006544:	428b      	cmp	r3, r1
 8006546:	d024      	beq.n	8006592 <HAL_ADC_ConfigChannel+0x302>
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	497b      	ldr	r1, [pc, #492]	@ (800673c <HAL_ADC_ConfigChannel+0x4ac>)
 800654e:	428b      	cmp	r3, r1
 8006550:	d01d      	beq.n	800658e <HAL_ADC_ConfigChannel+0x2fe>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	497a      	ldr	r1, [pc, #488]	@ (8006740 <HAL_ADC_ConfigChannel+0x4b0>)
 8006558:	428b      	cmp	r3, r1
 800655a:	d016      	beq.n	800658a <HAL_ADC_ConfigChannel+0x2fa>
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4978      	ldr	r1, [pc, #480]	@ (8006744 <HAL_ADC_ConfigChannel+0x4b4>)
 8006562:	428b      	cmp	r3, r1
 8006564:	d00f      	beq.n	8006586 <HAL_ADC_ConfigChannel+0x2f6>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4977      	ldr	r1, [pc, #476]	@ (8006748 <HAL_ADC_ConfigChannel+0x4b8>)
 800656c:	428b      	cmp	r3, r1
 800656e:	d008      	beq.n	8006582 <HAL_ADC_ConfigChannel+0x2f2>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4975      	ldr	r1, [pc, #468]	@ (800674c <HAL_ADC_ConfigChannel+0x4bc>)
 8006576:	428b      	cmp	r3, r1
 8006578:	d101      	bne.n	800657e <HAL_ADC_ConfigChannel+0x2ee>
 800657a:	4b75      	ldr	r3, [pc, #468]	@ (8006750 <HAL_ADC_ConfigChannel+0x4c0>)
 800657c:	e05a      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800657e:	2300      	movs	r3, #0
 8006580:	e058      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006582:	4b74      	ldr	r3, [pc, #464]	@ (8006754 <HAL_ADC_ConfigChannel+0x4c4>)
 8006584:	e056      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006586:	4b74      	ldr	r3, [pc, #464]	@ (8006758 <HAL_ADC_ConfigChannel+0x4c8>)
 8006588:	e054      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800658a:	4b6e      	ldr	r3, [pc, #440]	@ (8006744 <HAL_ADC_ConfigChannel+0x4b4>)
 800658c:	e052      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800658e:	4b6c      	ldr	r3, [pc, #432]	@ (8006740 <HAL_ADC_ConfigChannel+0x4b0>)
 8006590:	e050      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006592:	4b72      	ldr	r3, [pc, #456]	@ (800675c <HAL_ADC_ConfigChannel+0x4cc>)
 8006594:	e04e      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006596:	4b72      	ldr	r3, [pc, #456]	@ (8006760 <HAL_ADC_ConfigChannel+0x4d0>)
 8006598:	e04c      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800659a:	4b72      	ldr	r3, [pc, #456]	@ (8006764 <HAL_ADC_ConfigChannel+0x4d4>)
 800659c:	e04a      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800659e:	4b72      	ldr	r3, [pc, #456]	@ (8006768 <HAL_ADC_ConfigChannel+0x4d8>)
 80065a0:	e048      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e046      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4970      	ldr	r1, [pc, #448]	@ (800676c <HAL_ADC_ConfigChannel+0x4dc>)
 80065ac:	428b      	cmp	r3, r1
 80065ae:	d140      	bne.n	8006632 <HAL_ADC_ConfigChannel+0x3a2>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	495c      	ldr	r1, [pc, #368]	@ (8006728 <HAL_ADC_ConfigChannel+0x498>)
 80065b6:	428b      	cmp	r3, r1
 80065b8:	d039      	beq.n	800662e <HAL_ADC_ConfigChannel+0x39e>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	495b      	ldr	r1, [pc, #364]	@ (800672c <HAL_ADC_ConfigChannel+0x49c>)
 80065c0:	428b      	cmp	r3, r1
 80065c2:	d032      	beq.n	800662a <HAL_ADC_ConfigChannel+0x39a>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4959      	ldr	r1, [pc, #356]	@ (8006730 <HAL_ADC_ConfigChannel+0x4a0>)
 80065ca:	428b      	cmp	r3, r1
 80065cc:	d02b      	beq.n	8006626 <HAL_ADC_ConfigChannel+0x396>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4958      	ldr	r1, [pc, #352]	@ (8006734 <HAL_ADC_ConfigChannel+0x4a4>)
 80065d4:	428b      	cmp	r3, r1
 80065d6:	d024      	beq.n	8006622 <HAL_ADC_ConfigChannel+0x392>
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4956      	ldr	r1, [pc, #344]	@ (8006738 <HAL_ADC_ConfigChannel+0x4a8>)
 80065de:	428b      	cmp	r3, r1
 80065e0:	d01d      	beq.n	800661e <HAL_ADC_ConfigChannel+0x38e>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4955      	ldr	r1, [pc, #340]	@ (800673c <HAL_ADC_ConfigChannel+0x4ac>)
 80065e8:	428b      	cmp	r3, r1
 80065ea:	d016      	beq.n	800661a <HAL_ADC_ConfigChannel+0x38a>
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4953      	ldr	r1, [pc, #332]	@ (8006740 <HAL_ADC_ConfigChannel+0x4b0>)
 80065f2:	428b      	cmp	r3, r1
 80065f4:	d00f      	beq.n	8006616 <HAL_ADC_ConfigChannel+0x386>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4952      	ldr	r1, [pc, #328]	@ (8006744 <HAL_ADC_ConfigChannel+0x4b4>)
 80065fc:	428b      	cmp	r3, r1
 80065fe:	d008      	beq.n	8006612 <HAL_ADC_ConfigChannel+0x382>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4951      	ldr	r1, [pc, #324]	@ (800674c <HAL_ADC_ConfigChannel+0x4bc>)
 8006606:	428b      	cmp	r3, r1
 8006608:	d101      	bne.n	800660e <HAL_ADC_ConfigChannel+0x37e>
 800660a:	4b51      	ldr	r3, [pc, #324]	@ (8006750 <HAL_ADC_ConfigChannel+0x4c0>)
 800660c:	e012      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800660e:	2300      	movs	r3, #0
 8006610:	e010      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006612:	4b51      	ldr	r3, [pc, #324]	@ (8006758 <HAL_ADC_ConfigChannel+0x4c8>)
 8006614:	e00e      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006616:	4b4b      	ldr	r3, [pc, #300]	@ (8006744 <HAL_ADC_ConfigChannel+0x4b4>)
 8006618:	e00c      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800661a:	4b49      	ldr	r3, [pc, #292]	@ (8006740 <HAL_ADC_ConfigChannel+0x4b0>)
 800661c:	e00a      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800661e:	4b4f      	ldr	r3, [pc, #316]	@ (800675c <HAL_ADC_ConfigChannel+0x4cc>)
 8006620:	e008      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006622:	4b4f      	ldr	r3, [pc, #316]	@ (8006760 <HAL_ADC_ConfigChannel+0x4d0>)
 8006624:	e006      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006626:	4b4f      	ldr	r3, [pc, #316]	@ (8006764 <HAL_ADC_ConfigChannel+0x4d4>)
 8006628:	e004      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800662a:	4b4f      	ldr	r3, [pc, #316]	@ (8006768 <HAL_ADC_ConfigChannel+0x4d8>)
 800662c:	e002      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <HAL_ADC_ConfigChannel+0x3a4>
 8006632:	2300      	movs	r3, #0
 8006634:	4619      	mov	r1, r3
 8006636:	4610      	mov	r0, r2
 8006638:	f7ff f856 	bl	80056e8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	f280 80fc 	bge.w	800683e <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a36      	ldr	r2, [pc, #216]	@ (8006724 <HAL_ADC_ConfigChannel+0x494>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d004      	beq.n	800665a <HAL_ADC_ConfigChannel+0x3ca>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a45      	ldr	r2, [pc, #276]	@ (800676c <HAL_ADC_ConfigChannel+0x4dc>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d101      	bne.n	800665e <HAL_ADC_ConfigChannel+0x3ce>
 800665a:	4b45      	ldr	r3, [pc, #276]	@ (8006770 <HAL_ADC_ConfigChannel+0x4e0>)
 800665c:	e000      	b.n	8006660 <HAL_ADC_ConfigChannel+0x3d0>
 800665e:	4b45      	ldr	r3, [pc, #276]	@ (8006774 <HAL_ADC_ConfigChannel+0x4e4>)
 8006660:	4618      	mov	r0, r3
 8006662:	f7ff f833 	bl	80056cc <LL_ADC_GetCommonPathInternalCh>
 8006666:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2d      	ldr	r2, [pc, #180]	@ (8006724 <HAL_ADC_ConfigChannel+0x494>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d004      	beq.n	800667c <HAL_ADC_ConfigChannel+0x3ec>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a3d      	ldr	r2, [pc, #244]	@ (800676c <HAL_ADC_ConfigChannel+0x4dc>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d10e      	bne.n	800669a <HAL_ADC_ConfigChannel+0x40a>
 800667c:	4829      	ldr	r0, [pc, #164]	@ (8006724 <HAL_ADC_ConfigChannel+0x494>)
 800667e:	f7ff f9db 	bl	8005a38 <LL_ADC_IsEnabled>
 8006682:	4604      	mov	r4, r0
 8006684:	4839      	ldr	r0, [pc, #228]	@ (800676c <HAL_ADC_ConfigChannel+0x4dc>)
 8006686:	f7ff f9d7 	bl	8005a38 <LL_ADC_IsEnabled>
 800668a:	4603      	mov	r3, r0
 800668c:	4323      	orrs	r3, r4
 800668e:	2b00      	cmp	r3, #0
 8006690:	bf0c      	ite	eq
 8006692:	2301      	moveq	r3, #1
 8006694:	2300      	movne	r3, #0
 8006696:	b2db      	uxtb	r3, r3
 8006698:	e008      	b.n	80066ac <HAL_ADC_ConfigChannel+0x41c>
 800669a:	4837      	ldr	r0, [pc, #220]	@ (8006778 <HAL_ADC_ConfigChannel+0x4e8>)
 800669c:	f7ff f9cc 	bl	8005a38 <LL_ADC_IsEnabled>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	bf0c      	ite	eq
 80066a6:	2301      	moveq	r3, #1
 80066a8:	2300      	movne	r3, #0
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 80b3 	beq.w	8006818 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a31      	ldr	r2, [pc, #196]	@ (800677c <HAL_ADC_ConfigChannel+0x4ec>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d165      	bne.n	8006788 <HAL_ADC_ConfigChannel+0x4f8>
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d160      	bne.n	8006788 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a2b      	ldr	r2, [pc, #172]	@ (8006778 <HAL_ADC_ConfigChannel+0x4e8>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	f040 80b6 	bne.w	800683e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a13      	ldr	r2, [pc, #76]	@ (8006724 <HAL_ADC_ConfigChannel+0x494>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d004      	beq.n	80066e6 <HAL_ADC_ConfigChannel+0x456>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a22      	ldr	r2, [pc, #136]	@ (800676c <HAL_ADC_ConfigChannel+0x4dc>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d101      	bne.n	80066ea <HAL_ADC_ConfigChannel+0x45a>
 80066e6:	4a22      	ldr	r2, [pc, #136]	@ (8006770 <HAL_ADC_ConfigChannel+0x4e0>)
 80066e8:	e000      	b.n	80066ec <HAL_ADC_ConfigChannel+0x45c>
 80066ea:	4a22      	ldr	r2, [pc, #136]	@ (8006774 <HAL_ADC_ConfigChannel+0x4e4>)
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80066f2:	4619      	mov	r1, r3
 80066f4:	4610      	mov	r0, r2
 80066f6:	f7fe ffd6 	bl	80056a6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066fa:	4b21      	ldr	r3, [pc, #132]	@ (8006780 <HAL_ADC_ConfigChannel+0x4f0>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	099b      	lsrs	r3, r3, #6
 8006700:	4a20      	ldr	r2, [pc, #128]	@ (8006784 <HAL_ADC_ConfigChannel+0x4f4>)
 8006702:	fba2 2303 	umull	r2, r3, r2, r3
 8006706:	099b      	lsrs	r3, r3, #6
 8006708:	3301      	adds	r3, #1
 800670a:	005b      	lsls	r3, r3, #1
 800670c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800670e:	e002      	b.n	8006716 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	3b01      	subs	r3, #1
 8006714:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1f9      	bne.n	8006710 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800671c:	e08f      	b.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
 800671e:	bf00      	nop
 8006720:	47ff0000 	.word	0x47ff0000
 8006724:	40022000 	.word	0x40022000
 8006728:	04300002 	.word	0x04300002
 800672c:	08600004 	.word	0x08600004
 8006730:	0c900008 	.word	0x0c900008
 8006734:	10c00010 	.word	0x10c00010
 8006738:	14f00020 	.word	0x14f00020
 800673c:	2a000400 	.word	0x2a000400
 8006740:	2e300800 	.word	0x2e300800
 8006744:	32601000 	.word	0x32601000
 8006748:	43210000 	.word	0x43210000
 800674c:	4b840000 	.word	0x4b840000
 8006750:	4fb80000 	.word	0x4fb80000
 8006754:	47520000 	.word	0x47520000
 8006758:	36902000 	.word	0x36902000
 800675c:	25b00200 	.word	0x25b00200
 8006760:	21800100 	.word	0x21800100
 8006764:	1d500080 	.word	0x1d500080
 8006768:	19200040 	.word	0x19200040
 800676c:	40022100 	.word	0x40022100
 8006770:	40022300 	.word	0x40022300
 8006774:	58026300 	.word	0x58026300
 8006778:	58026000 	.word	0x58026000
 800677c:	cb840000 	.word	0xcb840000
 8006780:	240002c4 	.word	0x240002c4
 8006784:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a31      	ldr	r2, [pc, #196]	@ (8006854 <HAL_ADC_ConfigChannel+0x5c4>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d11e      	bne.n	80067d0 <HAL_ADC_ConfigChannel+0x540>
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d119      	bne.n	80067d0 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a2d      	ldr	r2, [pc, #180]	@ (8006858 <HAL_ADC_ConfigChannel+0x5c8>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d14b      	bne.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a2c      	ldr	r2, [pc, #176]	@ (800685c <HAL_ADC_ConfigChannel+0x5cc>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d004      	beq.n	80067ba <HAL_ADC_ConfigChannel+0x52a>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a2a      	ldr	r2, [pc, #168]	@ (8006860 <HAL_ADC_ConfigChannel+0x5d0>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d101      	bne.n	80067be <HAL_ADC_ConfigChannel+0x52e>
 80067ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006864 <HAL_ADC_ConfigChannel+0x5d4>)
 80067bc:	e000      	b.n	80067c0 <HAL_ADC_ConfigChannel+0x530>
 80067be:	4a2a      	ldr	r2, [pc, #168]	@ (8006868 <HAL_ADC_ConfigChannel+0x5d8>)
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067c6:	4619      	mov	r1, r3
 80067c8:	4610      	mov	r0, r2
 80067ca:	f7fe ff6c 	bl	80056a6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80067ce:	e036      	b.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a25      	ldr	r2, [pc, #148]	@ (800686c <HAL_ADC_ConfigChannel+0x5dc>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d131      	bne.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d12c      	bne.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006858 <HAL_ADC_ConfigChannel+0x5c8>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d127      	bne.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a1a      	ldr	r2, [pc, #104]	@ (800685c <HAL_ADC_ConfigChannel+0x5cc>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d004      	beq.n	8006802 <HAL_ADC_ConfigChannel+0x572>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a18      	ldr	r2, [pc, #96]	@ (8006860 <HAL_ADC_ConfigChannel+0x5d0>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d101      	bne.n	8006806 <HAL_ADC_ConfigChannel+0x576>
 8006802:	4a18      	ldr	r2, [pc, #96]	@ (8006864 <HAL_ADC_ConfigChannel+0x5d4>)
 8006804:	e000      	b.n	8006808 <HAL_ADC_ConfigChannel+0x578>
 8006806:	4a18      	ldr	r2, [pc, #96]	@ (8006868 <HAL_ADC_ConfigChannel+0x5d8>)
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800680e:	4619      	mov	r1, r3
 8006810:	4610      	mov	r0, r2
 8006812:	f7fe ff48 	bl	80056a6 <LL_ADC_SetCommonPathInternalCh>
 8006816:	e012      	b.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800681c:	f043 0220 	orr.w	r2, r3, #32
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800682a:	e008      	b.n	800683e <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006830:	f043 0220 	orr.w	r2, r3, #32
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006846:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800684a:	4618      	mov	r0, r3
 800684c:	3734      	adds	r7, #52	@ 0x34
 800684e:	46bd      	mov	sp, r7
 8006850:	bd90      	pop	{r4, r7, pc}
 8006852:	bf00      	nop
 8006854:	c7520000 	.word	0xc7520000
 8006858:	58026000 	.word	0x58026000
 800685c:	40022000 	.word	0x40022000
 8006860:	40022100 	.word	0x40022100
 8006864:	40022300 	.word	0x40022300
 8006868:	58026300 	.word	0x58026300
 800686c:	cfb80000 	.word	0xcfb80000

08006870 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b088      	sub	sp, #32
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800687a:	2300      	movs	r3, #0
 800687c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4618      	mov	r0, r3
 8006888:	f7ff f924 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 800688c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4618      	mov	r0, r3
 8006894:	f7ff f946 	bl	8005b24 <LL_ADC_INJ_IsConversionOngoing>
 8006898:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d103      	bne.n	80068a8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f000 8098 	beq.w	80069d8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d02a      	beq.n	800690c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	7d5b      	ldrb	r3, [r3, #21]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d126      	bne.n	800690c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	7d1b      	ldrb	r3, [r3, #20]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d122      	bne.n	800690c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80068c6:	2301      	movs	r3, #1
 80068c8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80068ca:	e014      	b.n	80068f6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	4a45      	ldr	r2, [pc, #276]	@ (80069e4 <ADC_ConversionStop+0x174>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d90d      	bls.n	80068f0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068d8:	f043 0210 	orr.w	r2, r3, #16
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068e4:	f043 0201 	orr.w	r2, r3, #1
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e074      	b.n	80069da <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	3301      	adds	r3, #1
 80068f4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006900:	2b40      	cmp	r3, #64	@ 0x40
 8006902:	d1e3      	bne.n	80068cc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2240      	movs	r2, #64	@ 0x40
 800690a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	2b02      	cmp	r3, #2
 8006910:	d014      	beq.n	800693c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f7ff f8dc 	bl	8005ad4 <LL_ADC_REG_IsConversionOngoing>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00c      	beq.n	800693c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4618      	mov	r0, r3
 8006928:	f7ff f899 	bl	8005a5e <LL_ADC_IsDisableOngoing>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d104      	bne.n	800693c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff f8b8 	bl	8005aac <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	2b01      	cmp	r3, #1
 8006940:	d014      	beq.n	800696c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4618      	mov	r0, r3
 8006948:	f7ff f8ec 	bl	8005b24 <LL_ADC_INJ_IsConversionOngoing>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00c      	beq.n	800696c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff f881 	bl	8005a5e <LL_ADC_IsDisableOngoing>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d104      	bne.n	800696c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4618      	mov	r0, r3
 8006968:	f7ff f8c8 	bl	8005afc <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	2b02      	cmp	r3, #2
 8006970:	d005      	beq.n	800697e <ADC_ConversionStop+0x10e>
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	2b03      	cmp	r3, #3
 8006976:	d105      	bne.n	8006984 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006978:	230c      	movs	r3, #12
 800697a:	617b      	str	r3, [r7, #20]
        break;
 800697c:	e005      	b.n	800698a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800697e:	2308      	movs	r3, #8
 8006980:	617b      	str	r3, [r7, #20]
        break;
 8006982:	e002      	b.n	800698a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006984:	2304      	movs	r3, #4
 8006986:	617b      	str	r3, [r7, #20]
        break;
 8006988:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800698a:	f7fe fe27 	bl	80055dc <HAL_GetTick>
 800698e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006990:	e01b      	b.n	80069ca <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006992:	f7fe fe23 	bl	80055dc <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	2b05      	cmp	r3, #5
 800699e:	d914      	bls.n	80069ca <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	4013      	ands	r3, r2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00d      	beq.n	80069ca <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069b2:	f043 0210 	orr.w	r2, r3, #16
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069be:	f043 0201 	orr.w	r2, r3, #1
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e007      	b.n	80069da <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	4013      	ands	r3, r2
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1dc      	bne.n	8006992 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3720      	adds	r7, #32
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	000cdbff 	.word	0x000cdbff

080069e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4618      	mov	r0, r3
 80069f6:	f7ff f81f 	bl	8005a38 <LL_ADC_IsEnabled>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d16e      	bne.n	8006ade <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689a      	ldr	r2, [r3, #8]
 8006a06:	4b38      	ldr	r3, [pc, #224]	@ (8006ae8 <ADC_Enable+0x100>)
 8006a08:	4013      	ands	r3, r2
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00d      	beq.n	8006a2a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a12:	f043 0210 	orr.w	r2, r3, #16
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1e:	f043 0201 	orr.w	r2, r3, #1
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e05a      	b.n	8006ae0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe ffda 	bl	80059e8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006a34:	f7fe fdd2 	bl	80055dc <HAL_GetTick>
 8006a38:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a2b      	ldr	r2, [pc, #172]	@ (8006aec <ADC_Enable+0x104>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d004      	beq.n	8006a4e <ADC_Enable+0x66>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a29      	ldr	r2, [pc, #164]	@ (8006af0 <ADC_Enable+0x108>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d101      	bne.n	8006a52 <ADC_Enable+0x6a>
 8006a4e:	4b29      	ldr	r3, [pc, #164]	@ (8006af4 <ADC_Enable+0x10c>)
 8006a50:	e000      	b.n	8006a54 <ADC_Enable+0x6c>
 8006a52:	4b29      	ldr	r3, [pc, #164]	@ (8006af8 <ADC_Enable+0x110>)
 8006a54:	4618      	mov	r0, r3
 8006a56:	f7fe ff5d 	bl	8005914 <LL_ADC_GetMultimode>
 8006a5a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a23      	ldr	r2, [pc, #140]	@ (8006af0 <ADC_Enable+0x108>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d002      	beq.n	8006a6c <ADC_Enable+0x84>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	e000      	b.n	8006a6e <ADC_Enable+0x86>
 8006a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8006aec <ADC_Enable+0x104>)
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	6812      	ldr	r2, [r2, #0]
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d02c      	beq.n	8006ad0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d130      	bne.n	8006ade <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006a7c:	e028      	b.n	8006ad0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7fe ffd8 	bl	8005a38 <LL_ADC_IsEnabled>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d104      	bne.n	8006a98 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7fe ffa8 	bl	80059e8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006a98:	f7fe fda0 	bl	80055dc <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d914      	bls.n	8006ad0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0301 	and.w	r3, r3, #1
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d00d      	beq.n	8006ad0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab8:	f043 0210 	orr.w	r2, r3, #16
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac4:	f043 0201 	orr.w	r2, r3, #1
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e007      	b.n	8006ae0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d1cf      	bne.n	8006a7e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	8000003f 	.word	0x8000003f
 8006aec:	40022000 	.word	0x40022000
 8006af0:	40022100 	.word	0x40022100
 8006af4:	40022300 	.word	0x40022300
 8006af8:	58026300 	.word	0x58026300

08006afc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7fe ffa8 	bl	8005a5e <LL_ADC_IsDisableOngoing>
 8006b0e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7fe ff8f 	bl	8005a38 <LL_ADC_IsEnabled>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d047      	beq.n	8006bb0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d144      	bne.n	8006bb0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	f003 030d 	and.w	r3, r3, #13
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d10c      	bne.n	8006b4e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7fe ff69 	bl	8005a10 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2203      	movs	r2, #3
 8006b44:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006b46:	f7fe fd49 	bl	80055dc <HAL_GetTick>
 8006b4a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b4c:	e029      	b.n	8006ba2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b52:	f043 0210 	orr.w	r2, r3, #16
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5e:	f043 0201 	orr.w	r2, r3, #1
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e023      	b.n	8006bb2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006b6a:	f7fe fd37 	bl	80055dc <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d914      	bls.n	8006ba2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00d      	beq.n	8006ba2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b8a:	f043 0210 	orr.w	r2, r3, #16
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b96:	f043 0201 	orr.w	r2, r3, #1
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e007      	b.n	8006bb2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1dc      	bne.n	8006b6a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
	...

08006bbc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a7a      	ldr	r2, [pc, #488]	@ (8006db4 <ADC_ConfigureBoostMode+0x1f8>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d004      	beq.n	8006bd8 <ADC_ConfigureBoostMode+0x1c>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a79      	ldr	r2, [pc, #484]	@ (8006db8 <ADC_ConfigureBoostMode+0x1fc>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d109      	bne.n	8006bec <ADC_ConfigureBoostMode+0x30>
 8006bd8:	4b78      	ldr	r3, [pc, #480]	@ (8006dbc <ADC_ConfigureBoostMode+0x200>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	bf14      	ite	ne
 8006be4:	2301      	movne	r3, #1
 8006be6:	2300      	moveq	r3, #0
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	e008      	b.n	8006bfe <ADC_ConfigureBoostMode+0x42>
 8006bec:	4b74      	ldr	r3, [pc, #464]	@ (8006dc0 <ADC_ConfigureBoostMode+0x204>)
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	bf14      	ite	ne
 8006bf8:	2301      	movne	r3, #1
 8006bfa:	2300      	moveq	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d01c      	beq.n	8006c3c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006c02:	f002 fd33 	bl	800966c <HAL_RCC_GetHCLKFreq>
 8006c06:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c10:	d010      	beq.n	8006c34 <ADC_ConfigureBoostMode+0x78>
 8006c12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c16:	d873      	bhi.n	8006d00 <ADC_ConfigureBoostMode+0x144>
 8006c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c1c:	d002      	beq.n	8006c24 <ADC_ConfigureBoostMode+0x68>
 8006c1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c22:	d16d      	bne.n	8006d00 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	0c1b      	lsrs	r3, r3, #16
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c30:	60fb      	str	r3, [r7, #12]
        break;
 8006c32:	e068      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	089b      	lsrs	r3, r3, #2
 8006c38:	60fb      	str	r3, [r7, #12]
        break;
 8006c3a:	e064      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006c3c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006c40:	f04f 0100 	mov.w	r1, #0
 8006c44:	f003 ff78 	bl	800ab38 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c48:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006c52:	d051      	beq.n	8006cf8 <ADC_ConfigureBoostMode+0x13c>
 8006c54:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006c58:	d854      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006c5a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006c5e:	d047      	beq.n	8006cf0 <ADC_ConfigureBoostMode+0x134>
 8006c60:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006c64:	d84e      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006c66:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006c6a:	d03d      	beq.n	8006ce8 <ADC_ConfigureBoostMode+0x12c>
 8006c6c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006c70:	d848      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006c72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c76:	d033      	beq.n	8006ce0 <ADC_ConfigureBoostMode+0x124>
 8006c78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c7c:	d842      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006c7e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006c82:	d029      	beq.n	8006cd8 <ADC_ConfigureBoostMode+0x11c>
 8006c84:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006c88:	d83c      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006c8a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006c8e:	d01a      	beq.n	8006cc6 <ADC_ConfigureBoostMode+0x10a>
 8006c90:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006c94:	d836      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006c96:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006c9a:	d014      	beq.n	8006cc6 <ADC_ConfigureBoostMode+0x10a>
 8006c9c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006ca0:	d830      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ca6:	d00e      	beq.n	8006cc6 <ADC_ConfigureBoostMode+0x10a>
 8006ca8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cac:	d82a      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006cae:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006cb2:	d008      	beq.n	8006cc6 <ADC_ConfigureBoostMode+0x10a>
 8006cb4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006cb8:	d824      	bhi.n	8006d04 <ADC_ConfigureBoostMode+0x148>
 8006cba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cbe:	d002      	beq.n	8006cc6 <ADC_ConfigureBoostMode+0x10a>
 8006cc0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006cc4:	d11e      	bne.n	8006d04 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	0c9b      	lsrs	r3, r3, #18
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	68fa      	ldr	r2, [r7, #12]
 8006cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd4:	60fb      	str	r3, [r7, #12]
        break;
 8006cd6:	e016      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	091b      	lsrs	r3, r3, #4
 8006cdc:	60fb      	str	r3, [r7, #12]
        break;
 8006cde:	e012      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	095b      	lsrs	r3, r3, #5
 8006ce4:	60fb      	str	r3, [r7, #12]
        break;
 8006ce6:	e00e      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	099b      	lsrs	r3, r3, #6
 8006cec:	60fb      	str	r3, [r7, #12]
        break;
 8006cee:	e00a      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	09db      	lsrs	r3, r3, #7
 8006cf4:	60fb      	str	r3, [r7, #12]
        break;
 8006cf6:	e006      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	0a1b      	lsrs	r3, r3, #8
 8006cfc:	60fb      	str	r3, [r7, #12]
        break;
 8006cfe:	e002      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
        break;
 8006d00:	bf00      	nop
 8006d02:	e000      	b.n	8006d06 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006d04:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006d06:	f7fe fc99 	bl	800563c <HAL_GetREVID>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d815      	bhi.n	8006d40 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4a2b      	ldr	r2, [pc, #172]	@ (8006dc4 <ADC_ConfigureBoostMode+0x208>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d908      	bls.n	8006d2e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689a      	ldr	r2, [r3, #8]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d2a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006d2c:	e03e      	b.n	8006dac <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d3c:	609a      	str	r2, [r3, #8]
}
 8006d3e:	e035      	b.n	8006dac <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	085b      	lsrs	r3, r3, #1
 8006d44:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc8 <ADC_ConfigureBoostMode+0x20c>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d808      	bhi.n	8006d60 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689a      	ldr	r2, [r3, #8]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006d5c:	609a      	str	r2, [r3, #8]
}
 8006d5e:	e025      	b.n	8006dac <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	4a1a      	ldr	r2, [pc, #104]	@ (8006dcc <ADC_ConfigureBoostMode+0x210>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d80a      	bhi.n	8006d7e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d7a:	609a      	str	r2, [r3, #8]
}
 8006d7c:	e016      	b.n	8006dac <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	4a13      	ldr	r2, [pc, #76]	@ (8006dd0 <ADC_ConfigureBoostMode+0x214>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d80a      	bhi.n	8006d9c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d98:	609a      	str	r2, [r3, #8]
}
 8006d9a:	e007      	b.n	8006dac <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689a      	ldr	r2, [r3, #8]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006daa:	609a      	str	r2, [r3, #8]
}
 8006dac:	bf00      	nop
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	40022000 	.word	0x40022000
 8006db8:	40022100 	.word	0x40022100
 8006dbc:	40022300 	.word	0x40022300
 8006dc0:	58026300 	.word	0x58026300
 8006dc4:	01312d00 	.word	0x01312d00
 8006dc8:	005f5e10 	.word	0x005f5e10
 8006dcc:	00bebc20 	.word	0x00bebc20
 8006dd0:	017d7840 	.word	0x017d7840

08006dd4 <LL_ADC_IsEnabled>:
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d101      	bne.n	8006dec <LL_ADC_IsEnabled+0x18>
 8006de8:	2301      	movs	r3, #1
 8006dea:	e000      	b.n	8006dee <LL_ADC_IsEnabled+0x1a>
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	370c      	adds	r7, #12
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <LL_ADC_REG_IsConversionOngoing>:
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b083      	sub	sp, #12
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 0304 	and.w	r3, r3, #4
 8006e0a:	2b04      	cmp	r3, #4
 8006e0c:	d101      	bne.n	8006e12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e000      	b.n	8006e14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006e20:	b590      	push	{r4, r7, lr}
 8006e22:	b09f      	sub	sp, #124	@ 0x7c
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d101      	bne.n	8006e3e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e0be      	b.n	8006fbc <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006e46:	2300      	movs	r3, #0
 8006e48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a5c      	ldr	r2, [pc, #368]	@ (8006fc4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d102      	bne.n	8006e5e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006e58:	4b5b      	ldr	r3, [pc, #364]	@ (8006fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006e5a:	60bb      	str	r3, [r7, #8]
 8006e5c:	e001      	b.n	8006e62 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10b      	bne.n	8006e80 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e6c:	f043 0220 	orr.w	r2, r3, #32
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e09d      	b.n	8006fbc <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7ff ffb9 	bl	8006dfa <LL_ADC_REG_IsConversionOngoing>
 8006e88:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7ff ffb3 	bl	8006dfa <LL_ADC_REG_IsConversionOngoing>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d17f      	bne.n	8006f9a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006e9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d17c      	bne.n	8006f9a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a47      	ldr	r2, [pc, #284]	@ (8006fc4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d004      	beq.n	8006eb4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a46      	ldr	r2, [pc, #280]	@ (8006fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d101      	bne.n	8006eb8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006eb4:	4b45      	ldr	r3, [pc, #276]	@ (8006fcc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006eb6:	e000      	b.n	8006eba <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006eb8:	4b45      	ldr	r3, [pc, #276]	@ (8006fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006eba:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d039      	beq.n	8006f38 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006ec4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ed4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a3a      	ldr	r2, [pc, #232]	@ (8006fc4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d004      	beq.n	8006eea <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a38      	ldr	r2, [pc, #224]	@ (8006fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d10e      	bne.n	8006f08 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006eea:	4836      	ldr	r0, [pc, #216]	@ (8006fc4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006eec:	f7ff ff72 	bl	8006dd4 <LL_ADC_IsEnabled>
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	4835      	ldr	r0, [pc, #212]	@ (8006fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006ef4:	f7ff ff6e 	bl	8006dd4 <LL_ADC_IsEnabled>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	4323      	orrs	r3, r4
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	bf0c      	ite	eq
 8006f00:	2301      	moveq	r3, #1
 8006f02:	2300      	movne	r3, #0
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	e008      	b.n	8006f1a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8006f08:	4832      	ldr	r0, [pc, #200]	@ (8006fd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006f0a:	f7ff ff63 	bl	8006dd4 <LL_ADC_IsEnabled>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	bf0c      	ite	eq
 8006f14:	2301      	moveq	r3, #1
 8006f16:	2300      	movne	r3, #0
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d047      	beq.n	8006fae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006f1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f20:	689a      	ldr	r2, [r3, #8]
 8006f22:	4b2d      	ldr	r3, [pc, #180]	@ (8006fd8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006f24:	4013      	ands	r3, r2
 8006f26:	683a      	ldr	r2, [r7, #0]
 8006f28:	6811      	ldr	r1, [r2, #0]
 8006f2a:	683a      	ldr	r2, [r7, #0]
 8006f2c:	6892      	ldr	r2, [r2, #8]
 8006f2e:	430a      	orrs	r2, r1
 8006f30:	431a      	orrs	r2, r3
 8006f32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f34:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006f36:	e03a      	b.n	8006fae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006f38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006f40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f42:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a1e      	ldr	r2, [pc, #120]	@ (8006fc4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d004      	beq.n	8006f58 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a1d      	ldr	r2, [pc, #116]	@ (8006fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d10e      	bne.n	8006f76 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8006f58:	481a      	ldr	r0, [pc, #104]	@ (8006fc4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006f5a:	f7ff ff3b 	bl	8006dd4 <LL_ADC_IsEnabled>
 8006f5e:	4604      	mov	r4, r0
 8006f60:	4819      	ldr	r0, [pc, #100]	@ (8006fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006f62:	f7ff ff37 	bl	8006dd4 <LL_ADC_IsEnabled>
 8006f66:	4603      	mov	r3, r0
 8006f68:	4323      	orrs	r3, r4
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	bf0c      	ite	eq
 8006f6e:	2301      	moveq	r3, #1
 8006f70:	2300      	movne	r3, #0
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	e008      	b.n	8006f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8006f76:	4817      	ldr	r0, [pc, #92]	@ (8006fd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006f78:	f7ff ff2c 	bl	8006dd4 <LL_ADC_IsEnabled>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	bf0c      	ite	eq
 8006f82:	2301      	moveq	r3, #1
 8006f84:	2300      	movne	r3, #0
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d010      	beq.n	8006fae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006f8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f8e:	689a      	ldr	r2, [r3, #8]
 8006f90:	4b11      	ldr	r3, [pc, #68]	@ (8006fd8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006f92:	4013      	ands	r3, r2
 8006f94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006f96:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006f98:	e009      	b.n	8006fae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f9e:	f043 0220 	orr.w	r2, r3, #32
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8006fac:	e000      	b.n	8006fb0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006fae:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006fb8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	377c      	adds	r7, #124	@ 0x7c
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd90      	pop	{r4, r7, pc}
 8006fc4:	40022000 	.word	0x40022000
 8006fc8:	40022100 	.word	0x40022100
 8006fcc:	40022300 	.word	0x40022300
 8006fd0:	58026300 	.word	0x58026300
 8006fd4:	58026000 	.word	0x58026000
 8006fd8:	fffff0e0 	.word	0xfffff0e0

08006fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f003 0307 	and.w	r3, r3, #7
 8006fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006fec:	4b0b      	ldr	r3, [pc, #44]	@ (800701c <__NVIC_SetPriorityGrouping+0x40>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ff2:	68ba      	ldr	r2, [r7, #8]
 8006ff4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007004:	4b06      	ldr	r3, [pc, #24]	@ (8007020 <__NVIC_SetPriorityGrouping+0x44>)
 8007006:	4313      	orrs	r3, r2
 8007008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800700a:	4a04      	ldr	r2, [pc, #16]	@ (800701c <__NVIC_SetPriorityGrouping+0x40>)
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	60d3      	str	r3, [r2, #12]
}
 8007010:	bf00      	nop
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	e000ed00 	.word	0xe000ed00
 8007020:	05fa0000 	.word	0x05fa0000

08007024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007024:	b480      	push	{r7}
 8007026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007028:	4b04      	ldr	r3, [pc, #16]	@ (800703c <__NVIC_GetPriorityGrouping+0x18>)
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	0a1b      	lsrs	r3, r3, #8
 800702e:	f003 0307 	and.w	r3, r3, #7
}
 8007032:	4618      	mov	r0, r3
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	e000ed00 	.word	0xe000ed00

08007040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	4603      	mov	r3, r0
 8007048:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800704a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800704e:	2b00      	cmp	r3, #0
 8007050:	db0b      	blt.n	800706a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007052:	88fb      	ldrh	r3, [r7, #6]
 8007054:	f003 021f 	and.w	r2, r3, #31
 8007058:	4907      	ldr	r1, [pc, #28]	@ (8007078 <__NVIC_EnableIRQ+0x38>)
 800705a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800705e:	095b      	lsrs	r3, r3, #5
 8007060:	2001      	movs	r0, #1
 8007062:	fa00 f202 	lsl.w	r2, r0, r2
 8007066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800706a:	bf00      	nop
 800706c:	370c      	adds	r7, #12
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	e000e100 	.word	0xe000e100

0800707c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	4603      	mov	r3, r0
 8007084:	6039      	str	r1, [r7, #0]
 8007086:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007088:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800708c:	2b00      	cmp	r3, #0
 800708e:	db0a      	blt.n	80070a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	b2da      	uxtb	r2, r3
 8007094:	490c      	ldr	r1, [pc, #48]	@ (80070c8 <__NVIC_SetPriority+0x4c>)
 8007096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800709a:	0112      	lsls	r2, r2, #4
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	440b      	add	r3, r1
 80070a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80070a4:	e00a      	b.n	80070bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	b2da      	uxtb	r2, r3
 80070aa:	4908      	ldr	r1, [pc, #32]	@ (80070cc <__NVIC_SetPriority+0x50>)
 80070ac:	88fb      	ldrh	r3, [r7, #6]
 80070ae:	f003 030f 	and.w	r3, r3, #15
 80070b2:	3b04      	subs	r3, #4
 80070b4:	0112      	lsls	r2, r2, #4
 80070b6:	b2d2      	uxtb	r2, r2
 80070b8:	440b      	add	r3, r1
 80070ba:	761a      	strb	r2, [r3, #24]
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	e000e100 	.word	0xe000e100
 80070cc:	e000ed00 	.word	0xe000ed00

080070d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b089      	sub	sp, #36	@ 0x24
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	60b9      	str	r1, [r7, #8]
 80070da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	f1c3 0307 	rsb	r3, r3, #7
 80070ea:	2b04      	cmp	r3, #4
 80070ec:	bf28      	it	cs
 80070ee:	2304      	movcs	r3, #4
 80070f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	3304      	adds	r3, #4
 80070f6:	2b06      	cmp	r3, #6
 80070f8:	d902      	bls.n	8007100 <NVIC_EncodePriority+0x30>
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	3b03      	subs	r3, #3
 80070fe:	e000      	b.n	8007102 <NVIC_EncodePriority+0x32>
 8007100:	2300      	movs	r3, #0
 8007102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007104:	f04f 32ff 	mov.w	r2, #4294967295
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	fa02 f303 	lsl.w	r3, r2, r3
 800710e:	43da      	mvns	r2, r3
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	401a      	ands	r2, r3
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007118:	f04f 31ff 	mov.w	r1, #4294967295
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	fa01 f303 	lsl.w	r3, r1, r3
 8007122:	43d9      	mvns	r1, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007128:	4313      	orrs	r3, r2
         );
}
 800712a:	4618      	mov	r0, r3
 800712c:	3724      	adds	r7, #36	@ 0x24
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
	...

08007138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	3b01      	subs	r3, #1
 8007144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007148:	d301      	bcc.n	800714e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800714a:	2301      	movs	r3, #1
 800714c:	e00f      	b.n	800716e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800714e:	4a0a      	ldr	r2, [pc, #40]	@ (8007178 <SysTick_Config+0x40>)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	3b01      	subs	r3, #1
 8007154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007156:	210f      	movs	r1, #15
 8007158:	f04f 30ff 	mov.w	r0, #4294967295
 800715c:	f7ff ff8e 	bl	800707c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007160:	4b05      	ldr	r3, [pc, #20]	@ (8007178 <SysTick_Config+0x40>)
 8007162:	2200      	movs	r2, #0
 8007164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007166:	4b04      	ldr	r3, [pc, #16]	@ (8007178 <SysTick_Config+0x40>)
 8007168:	2207      	movs	r2, #7
 800716a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3708      	adds	r7, #8
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	e000e010 	.word	0xe000e010

0800717c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff ff29 	bl	8006fdc <__NVIC_SetPriorityGrouping>
}
 800718a:	bf00      	nop
 800718c:	3708      	adds	r7, #8
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b086      	sub	sp, #24
 8007196:	af00      	add	r7, sp, #0
 8007198:	4603      	mov	r3, r0
 800719a:	60b9      	str	r1, [r7, #8]
 800719c:	607a      	str	r2, [r7, #4]
 800719e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80071a0:	f7ff ff40 	bl	8007024 <__NVIC_GetPriorityGrouping>
 80071a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	68b9      	ldr	r1, [r7, #8]
 80071aa:	6978      	ldr	r0, [r7, #20]
 80071ac:	f7ff ff90 	bl	80070d0 <NVIC_EncodePriority>
 80071b0:	4602      	mov	r2, r0
 80071b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80071b6:	4611      	mov	r1, r2
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7ff ff5f 	bl	800707c <__NVIC_SetPriority>
}
 80071be:	bf00      	nop
 80071c0:	3718      	adds	r7, #24
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b082      	sub	sp, #8
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	4603      	mov	r3, r0
 80071ce:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80071d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071d4:	4618      	mov	r0, r3
 80071d6:	f7ff ff33 	bl	8007040 <__NVIC_EnableIRQ>
}
 80071da:	bf00      	nop
 80071dc:	3708      	adds	r7, #8
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b082      	sub	sp, #8
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7ff ffa4 	bl	8007138 <SysTick_Config>
 80071f0:	4603      	mov	r3, r0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
	...

080071fc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80071fc:	b480      	push	{r7}
 80071fe:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007200:	f3bf 8f5f 	dmb	sy
}
 8007204:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007206:	4b07      	ldr	r3, [pc, #28]	@ (8007224 <HAL_MPU_Disable+0x28>)
 8007208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800720a:	4a06      	ldr	r2, [pc, #24]	@ (8007224 <HAL_MPU_Disable+0x28>)
 800720c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007210:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007212:	4b05      	ldr	r3, [pc, #20]	@ (8007228 <HAL_MPU_Disable+0x2c>)
 8007214:	2200      	movs	r2, #0
 8007216:	605a      	str	r2, [r3, #4]
}
 8007218:	bf00      	nop
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	e000ed00 	.word	0xe000ed00
 8007228:	e000ed90 	.word	0xe000ed90

0800722c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007234:	4a0b      	ldr	r2, [pc, #44]	@ (8007264 <HAL_MPU_Enable+0x38>)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f043 0301 	orr.w	r3, r3, #1
 800723c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800723e:	4b0a      	ldr	r3, [pc, #40]	@ (8007268 <HAL_MPU_Enable+0x3c>)
 8007240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007242:	4a09      	ldr	r2, [pc, #36]	@ (8007268 <HAL_MPU_Enable+0x3c>)
 8007244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007248:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800724a:	f3bf 8f4f 	dsb	sy
}
 800724e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007250:	f3bf 8f6f 	isb	sy
}
 8007254:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007256:	bf00      	nop
 8007258:	370c      	adds	r7, #12
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	e000ed90 	.word	0xe000ed90
 8007268:	e000ed00 	.word	0xe000ed00

0800726c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	785a      	ldrb	r2, [r3, #1]
 8007278:	4b1b      	ldr	r3, [pc, #108]	@ (80072e8 <HAL_MPU_ConfigRegion+0x7c>)
 800727a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800727c:	4b1a      	ldr	r3, [pc, #104]	@ (80072e8 <HAL_MPU_ConfigRegion+0x7c>)
 800727e:	691b      	ldr	r3, [r3, #16]
 8007280:	4a19      	ldr	r2, [pc, #100]	@ (80072e8 <HAL_MPU_ConfigRegion+0x7c>)
 8007282:	f023 0301 	bic.w	r3, r3, #1
 8007286:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007288:	4a17      	ldr	r2, [pc, #92]	@ (80072e8 <HAL_MPU_ConfigRegion+0x7c>)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7b1b      	ldrb	r3, [r3, #12]
 8007294:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	7adb      	ldrb	r3, [r3, #11]
 800729a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800729c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	7a9b      	ldrb	r3, [r3, #10]
 80072a2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80072a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	7b5b      	ldrb	r3, [r3, #13]
 80072aa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80072ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	7b9b      	ldrb	r3, [r3, #14]
 80072b2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80072b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	7bdb      	ldrb	r3, [r3, #15]
 80072ba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80072bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	7a5b      	ldrb	r3, [r3, #9]
 80072c2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80072c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	7a1b      	ldrb	r3, [r3, #8]
 80072ca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80072cc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	7812      	ldrb	r2, [r2, #0]
 80072d2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80072d4:	4a04      	ldr	r2, [pc, #16]	@ (80072e8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80072d6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80072d8:	6113      	str	r3, [r2, #16]
}
 80072da:	bf00      	nop
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	e000ed90 	.word	0xe000ed90

080072ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b089      	sub	sp, #36	@ 0x24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80072fa:	4b89      	ldr	r3, [pc, #548]	@ (8007520 <HAL_GPIO_Init+0x234>)
 80072fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80072fe:	e194      	b.n	800762a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	2101      	movs	r1, #1
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	fa01 f303 	lsl.w	r3, r1, r3
 800730c:	4013      	ands	r3, r2
 800730e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 8186 	beq.w	8007624 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	f003 0303 	and.w	r3, r3, #3
 8007320:	2b01      	cmp	r3, #1
 8007322:	d005      	beq.n	8007330 <HAL_GPIO_Init+0x44>
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f003 0303 	and.w	r3, r3, #3
 800732c:	2b02      	cmp	r3, #2
 800732e:	d130      	bne.n	8007392 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	2203      	movs	r2, #3
 800733c:	fa02 f303 	lsl.w	r3, r2, r3
 8007340:	43db      	mvns	r3, r3
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	4013      	ands	r3, r2
 8007346:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	68da      	ldr	r2, [r3, #12]
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	005b      	lsls	r3, r3, #1
 8007350:	fa02 f303 	lsl.w	r3, r2, r3
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	4313      	orrs	r3, r2
 8007358:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	69ba      	ldr	r2, [r7, #24]
 800735e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007366:	2201      	movs	r2, #1
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	fa02 f303 	lsl.w	r3, r2, r3
 800736e:	43db      	mvns	r3, r3
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	4013      	ands	r3, r2
 8007374:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	091b      	lsrs	r3, r3, #4
 800737c:	f003 0201 	and.w	r2, r3, #1
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	fa02 f303 	lsl.w	r3, r2, r3
 8007386:	69ba      	ldr	r2, [r7, #24]
 8007388:	4313      	orrs	r3, r2
 800738a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	69ba      	ldr	r2, [r7, #24]
 8007390:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f003 0303 	and.w	r3, r3, #3
 800739a:	2b03      	cmp	r3, #3
 800739c:	d017      	beq.n	80073ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	005b      	lsls	r3, r3, #1
 80073a8:	2203      	movs	r2, #3
 80073aa:	fa02 f303 	lsl.w	r3, r2, r3
 80073ae:	43db      	mvns	r3, r3
 80073b0:	69ba      	ldr	r2, [r7, #24]
 80073b2:	4013      	ands	r3, r2
 80073b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	689a      	ldr	r2, [r3, #8]
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	fa02 f303 	lsl.w	r3, r2, r3
 80073c2:	69ba      	ldr	r2, [r7, #24]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f003 0303 	and.w	r3, r3, #3
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d123      	bne.n	8007422 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	08da      	lsrs	r2, r3, #3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	3208      	adds	r2, #8
 80073e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	f003 0307 	and.w	r3, r3, #7
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	220f      	movs	r2, #15
 80073f2:	fa02 f303 	lsl.w	r3, r2, r3
 80073f6:	43db      	mvns	r3, r3
 80073f8:	69ba      	ldr	r2, [r7, #24]
 80073fa:	4013      	ands	r3, r2
 80073fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	691a      	ldr	r2, [r3, #16]
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	f003 0307 	and.w	r3, r3, #7
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	4313      	orrs	r3, r2
 8007412:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	08da      	lsrs	r2, r3, #3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	3208      	adds	r2, #8
 800741c:	69b9      	ldr	r1, [r7, #24]
 800741e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	005b      	lsls	r3, r3, #1
 800742c:	2203      	movs	r2, #3
 800742e:	fa02 f303 	lsl.w	r3, r2, r3
 8007432:	43db      	mvns	r3, r3
 8007434:	69ba      	ldr	r2, [r7, #24]
 8007436:	4013      	ands	r3, r2
 8007438:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f003 0203 	and.w	r2, r3, #3
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	005b      	lsls	r3, r3, #1
 8007446:	fa02 f303 	lsl.w	r3, r2, r3
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	4313      	orrs	r3, r2
 800744e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	69ba      	ldr	r2, [r7, #24]
 8007454:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 80e0 	beq.w	8007624 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007464:	4b2f      	ldr	r3, [pc, #188]	@ (8007524 <HAL_GPIO_Init+0x238>)
 8007466:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800746a:	4a2e      	ldr	r2, [pc, #184]	@ (8007524 <HAL_GPIO_Init+0x238>)
 800746c:	f043 0302 	orr.w	r3, r3, #2
 8007470:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007474:	4b2b      	ldr	r3, [pc, #172]	@ (8007524 <HAL_GPIO_Init+0x238>)
 8007476:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	60fb      	str	r3, [r7, #12]
 8007480:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007482:	4a29      	ldr	r2, [pc, #164]	@ (8007528 <HAL_GPIO_Init+0x23c>)
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	089b      	lsrs	r3, r3, #2
 8007488:	3302      	adds	r3, #2
 800748a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800748e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	f003 0303 	and.w	r3, r3, #3
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	220f      	movs	r2, #15
 800749a:	fa02 f303 	lsl.w	r3, r2, r3
 800749e:	43db      	mvns	r3, r3
 80074a0:	69ba      	ldr	r2, [r7, #24]
 80074a2:	4013      	ands	r3, r2
 80074a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a20      	ldr	r2, [pc, #128]	@ (800752c <HAL_GPIO_Init+0x240>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d052      	beq.n	8007554 <HAL_GPIO_Init+0x268>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a1f      	ldr	r2, [pc, #124]	@ (8007530 <HAL_GPIO_Init+0x244>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d031      	beq.n	800751a <HAL_GPIO_Init+0x22e>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007534 <HAL_GPIO_Init+0x248>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d02b      	beq.n	8007516 <HAL_GPIO_Init+0x22a>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007538 <HAL_GPIO_Init+0x24c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d025      	beq.n	8007512 <HAL_GPIO_Init+0x226>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a1c      	ldr	r2, [pc, #112]	@ (800753c <HAL_GPIO_Init+0x250>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d01f      	beq.n	800750e <HAL_GPIO_Init+0x222>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007540 <HAL_GPIO_Init+0x254>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d019      	beq.n	800750a <HAL_GPIO_Init+0x21e>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a1a      	ldr	r2, [pc, #104]	@ (8007544 <HAL_GPIO_Init+0x258>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d013      	beq.n	8007506 <HAL_GPIO_Init+0x21a>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a19      	ldr	r2, [pc, #100]	@ (8007548 <HAL_GPIO_Init+0x25c>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d00d      	beq.n	8007502 <HAL_GPIO_Init+0x216>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a18      	ldr	r2, [pc, #96]	@ (800754c <HAL_GPIO_Init+0x260>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d007      	beq.n	80074fe <HAL_GPIO_Init+0x212>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a17      	ldr	r2, [pc, #92]	@ (8007550 <HAL_GPIO_Init+0x264>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d101      	bne.n	80074fa <HAL_GPIO_Init+0x20e>
 80074f6:	2309      	movs	r3, #9
 80074f8:	e02d      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 80074fa:	230a      	movs	r3, #10
 80074fc:	e02b      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 80074fe:	2308      	movs	r3, #8
 8007500:	e029      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 8007502:	2307      	movs	r3, #7
 8007504:	e027      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 8007506:	2306      	movs	r3, #6
 8007508:	e025      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 800750a:	2305      	movs	r3, #5
 800750c:	e023      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 800750e:	2304      	movs	r3, #4
 8007510:	e021      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 8007512:	2303      	movs	r3, #3
 8007514:	e01f      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 8007516:	2302      	movs	r3, #2
 8007518:	e01d      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 800751a:	2301      	movs	r3, #1
 800751c:	e01b      	b.n	8007556 <HAL_GPIO_Init+0x26a>
 800751e:	bf00      	nop
 8007520:	58000080 	.word	0x58000080
 8007524:	58024400 	.word	0x58024400
 8007528:	58000400 	.word	0x58000400
 800752c:	58020000 	.word	0x58020000
 8007530:	58020400 	.word	0x58020400
 8007534:	58020800 	.word	0x58020800
 8007538:	58020c00 	.word	0x58020c00
 800753c:	58021000 	.word	0x58021000
 8007540:	58021400 	.word	0x58021400
 8007544:	58021800 	.word	0x58021800
 8007548:	58021c00 	.word	0x58021c00
 800754c:	58022000 	.word	0x58022000
 8007550:	58022400 	.word	0x58022400
 8007554:	2300      	movs	r3, #0
 8007556:	69fa      	ldr	r2, [r7, #28]
 8007558:	f002 0203 	and.w	r2, r2, #3
 800755c:	0092      	lsls	r2, r2, #2
 800755e:	4093      	lsls	r3, r2
 8007560:	69ba      	ldr	r2, [r7, #24]
 8007562:	4313      	orrs	r3, r2
 8007564:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007566:	4938      	ldr	r1, [pc, #224]	@ (8007648 <HAL_GPIO_Init+0x35c>)
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	089b      	lsrs	r3, r3, #2
 800756c:	3302      	adds	r3, #2
 800756e:	69ba      	ldr	r2, [r7, #24]
 8007570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	43db      	mvns	r3, r3
 8007580:	69ba      	ldr	r2, [r7, #24]
 8007582:	4013      	ands	r3, r2
 8007584:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	4313      	orrs	r3, r2
 8007598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800759a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800759e:	69bb      	ldr	r3, [r7, #24]
 80075a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80075a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	43db      	mvns	r3, r3
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	4013      	ands	r3, r2
 80075b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d003      	beq.n	80075c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80075c0:	69ba      	ldr	r2, [r7, #24]
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80075c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	43db      	mvns	r3, r3
 80075da:	69ba      	ldr	r2, [r7, #24]
 80075dc:	4013      	ands	r3, r2
 80075de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d003      	beq.n	80075f4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80075ec:	69ba      	ldr	r2, [r7, #24]
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	69ba      	ldr	r2, [r7, #24]
 80075f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	43db      	mvns	r3, r3
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	4013      	ands	r3, r2
 8007608:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007616:	69ba      	ldr	r2, [r7, #24]
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	4313      	orrs	r3, r2
 800761c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007624:	69fb      	ldr	r3, [r7, #28]
 8007626:	3301      	adds	r3, #1
 8007628:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	fa22 f303 	lsr.w	r3, r2, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	f47f ae63 	bne.w	8007300 <HAL_GPIO_Init+0x14>
  }
}
 800763a:	bf00      	nop
 800763c:	bf00      	nop
 800763e:	3724      	adds	r7, #36	@ 0x24
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr
 8007648:	58000400 	.word	0x58000400

0800764c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	460b      	mov	r3, r1
 8007656:	807b      	strh	r3, [r7, #2]
 8007658:	4613      	mov	r3, r2
 800765a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800765c:	787b      	ldrb	r3, [r7, #1]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007662:	887a      	ldrh	r2, [r7, #2]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007668:	e003      	b.n	8007672 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800766a:	887b      	ldrh	r3, [r7, #2]
 800766c:	041a      	lsls	r2, r3, #16
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	619a      	str	r2, [r3, #24]
}
 8007672:	bf00      	nop
 8007674:	370c      	adds	r7, #12
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr

0800767e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b084      	sub	sp, #16
 8007682:	af02      	add	r7, sp, #8
 8007684:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e04f      	b.n	8007730 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007696:	b2db      	uxtb	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	d106      	bne.n	80076aa <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f00a fd9d 	bl	80121e4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2203      	movs	r2, #3
 80076ae:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4618      	mov	r0, r3
 80076b8:	f007 ff20 	bl	800f4fc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6818      	ldr	r0, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	7c1a      	ldrb	r2, [r3, #16]
 80076c4:	f88d 2000 	strb.w	r2, [sp]
 80076c8:	3304      	adds	r3, #4
 80076ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076cc:	f007 fea4 	bl	800f418 <USB_CoreInit>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d005      	beq.n	80076e2 <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2202      	movs	r2, #2
 80076da:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e026      	b.n	8007730 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2101      	movs	r1, #1
 80076e8:	4618      	mov	r0, r3
 80076ea:	f007 ff18 	bl	800f51e <USB_SetCurrentMode>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d005      	beq.n	8007700 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	e017      	b.n	8007730 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6818      	ldr	r0, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	7c1a      	ldrb	r2, [r3, #16]
 8007708:	f88d 2000 	strb.w	r2, [sp]
 800770c:	3304      	adds	r3, #4
 800770e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007710:	f007 fff0 	bl	800f6f4 <USB_HostInit>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d005      	beq.n	8007726 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2202      	movs	r2, #2
 800771e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	e004      	b.n	8007730 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e08b      	b.n	8007862 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d106      	bne.n	8007764 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f008 fc62 	bl	8010028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2224      	movs	r2, #36	@ 0x24
 8007768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f022 0201 	bic.w	r2, r2, #1
 800777a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007788:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	689a      	ldr	r2, [r3, #8]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007798:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d107      	bne.n	80077b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	689a      	ldr	r2, [r3, #8]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077ae:	609a      	str	r2, [r3, #8]
 80077b0:	e006      	b.n	80077c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	689a      	ldr	r2, [r3, #8]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80077be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d108      	bne.n	80077da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	685a      	ldr	r2, [r3, #4]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077d6:	605a      	str	r2, [r3, #4]
 80077d8:	e007      	b.n	80077ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	685a      	ldr	r2, [r3, #4]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80077e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6859      	ldr	r1, [r3, #4]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	4b1d      	ldr	r3, [pc, #116]	@ (800786c <HAL_I2C_Init+0x134>)
 80077f6:	430b      	orrs	r3, r1
 80077f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	68da      	ldr	r2, [r3, #12]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007808:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	691a      	ldr	r2, [r3, #16]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	695b      	ldr	r3, [r3, #20]
 8007812:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	430a      	orrs	r2, r1
 8007822:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	69d9      	ldr	r1, [r3, #28]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6a1a      	ldr	r2, [r3, #32]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	430a      	orrs	r2, r1
 8007832:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f042 0201 	orr.w	r2, r2, #1
 8007842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2220      	movs	r2, #32
 800784e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3708      	adds	r7, #8
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	02008000 	.word	0x02008000

08007870 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b088      	sub	sp, #32
 8007874:	af02      	add	r7, sp, #8
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	4608      	mov	r0, r1
 800787a:	4611      	mov	r1, r2
 800787c:	461a      	mov	r2, r3
 800787e:	4603      	mov	r3, r0
 8007880:	817b      	strh	r3, [r7, #10]
 8007882:	460b      	mov	r3, r1
 8007884:	813b      	strh	r3, [r7, #8]
 8007886:	4613      	mov	r3, r2
 8007888:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007890:	b2db      	uxtb	r3, r3
 8007892:	2b20      	cmp	r3, #32
 8007894:	f040 80f9 	bne.w	8007a8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007898:	6a3b      	ldr	r3, [r7, #32]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d002      	beq.n	80078a4 <HAL_I2C_Mem_Write+0x34>
 800789e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d105      	bne.n	80078b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078aa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	e0ed      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d101      	bne.n	80078be <HAL_I2C_Mem_Write+0x4e>
 80078ba:	2302      	movs	r3, #2
 80078bc:	e0e6      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80078c6:	f7fd fe89 	bl	80055dc <HAL_GetTick>
 80078ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	2319      	movs	r3, #25
 80078d2:	2201      	movs	r2, #1
 80078d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 fac3 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d001      	beq.n	80078e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e0d1      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2221      	movs	r2, #33	@ 0x21
 80078ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2240      	movs	r2, #64	@ 0x40
 80078f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6a3a      	ldr	r2, [r7, #32]
 8007902:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007908:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007910:	88f8      	ldrh	r0, [r7, #6]
 8007912:	893a      	ldrh	r2, [r7, #8]
 8007914:	8979      	ldrh	r1, [r7, #10]
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	9301      	str	r3, [sp, #4]
 800791a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800791c:	9300      	str	r3, [sp, #0]
 800791e:	4603      	mov	r3, r0
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 f9d3 	bl	8007ccc <I2C_RequestMemoryWrite>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d005      	beq.n	8007938 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e0a9      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800793c:	b29b      	uxth	r3, r3
 800793e:	2bff      	cmp	r3, #255	@ 0xff
 8007940:	d90e      	bls.n	8007960 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	22ff      	movs	r2, #255	@ 0xff
 8007946:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800794c:	b2da      	uxtb	r2, r3
 800794e:	8979      	ldrh	r1, [r7, #10]
 8007950:	2300      	movs	r3, #0
 8007952:	9300      	str	r3, [sp, #0]
 8007954:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f000 fc47 	bl	80081ec <I2C_TransferConfig>
 800795e:	e00f      	b.n	8007980 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007964:	b29a      	uxth	r2, r3
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800796e:	b2da      	uxtb	r2, r3
 8007970:	8979      	ldrh	r1, [r7, #10]
 8007972:	2300      	movs	r3, #0
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 fc36 	bl	80081ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007980:	697a      	ldr	r2, [r7, #20]
 8007982:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007984:	68f8      	ldr	r0, [r7, #12]
 8007986:	f000 fac6 	bl	8007f16 <I2C_WaitOnTXISFlagUntilTimeout>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d001      	beq.n	8007994 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e07b      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007998:	781a      	ldrb	r2, [r3, #0]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	3b01      	subs	r3, #1
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079bc:	3b01      	subs	r3, #1
 80079be:	b29a      	uxth	r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d034      	beq.n	8007a38 <HAL_I2C_Mem_Write+0x1c8>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d130      	bne.n	8007a38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	2200      	movs	r2, #0
 80079de:	2180      	movs	r1, #128	@ 0x80
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f000 fa3f 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d001      	beq.n	80079f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e04d      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	2bff      	cmp	r3, #255	@ 0xff
 80079f8:	d90e      	bls.n	8007a18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	22ff      	movs	r2, #255	@ 0xff
 80079fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	8979      	ldrh	r1, [r7, #10]
 8007a08:	2300      	movs	r3, #0
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 fbeb 	bl	80081ec <I2C_TransferConfig>
 8007a16:	e00f      	b.n	8007a38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a1c:	b29a      	uxth	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	8979      	ldrh	r1, [r7, #10]
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 fbda 	bl	80081ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d19e      	bne.n	8007980 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f000 faac 	bl	8007fa4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d001      	beq.n	8007a56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e01a      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2220      	movs	r2, #32
 8007a5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	6859      	ldr	r1, [r3, #4]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	4b0a      	ldr	r3, [pc, #40]	@ (8007a94 <HAL_I2C_Mem_Write+0x224>)
 8007a6a:	400b      	ands	r3, r1
 8007a6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2220      	movs	r2, #32
 8007a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007a86:	2300      	movs	r3, #0
 8007a88:	e000      	b.n	8007a8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007a8a:	2302      	movs	r3, #2
  }
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3718      	adds	r7, #24
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	fe00e800 	.word	0xfe00e800

08007a98 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b088      	sub	sp, #32
 8007a9c:	af02      	add	r7, sp, #8
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	4611      	mov	r1, r2
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	817b      	strh	r3, [r7, #10]
 8007aaa:	460b      	mov	r3, r1
 8007aac:	813b      	strh	r3, [r7, #8]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b20      	cmp	r3, #32
 8007abc:	f040 80fd 	bne.w	8007cba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ac0:	6a3b      	ldr	r3, [r7, #32]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d002      	beq.n	8007acc <HAL_I2C_Mem_Read+0x34>
 8007ac6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d105      	bne.n	8007ad8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ad2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e0f1      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d101      	bne.n	8007ae6 <HAL_I2C_Mem_Read+0x4e>
 8007ae2:	2302      	movs	r3, #2
 8007ae4:	e0ea      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007aee:	f7fd fd75 	bl	80055dc <HAL_GetTick>
 8007af2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	9300      	str	r3, [sp, #0]
 8007af8:	2319      	movs	r3, #25
 8007afa:	2201      	movs	r2, #1
 8007afc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f000 f9af 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 8007b06:	4603      	mov	r3, r0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d001      	beq.n	8007b10 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e0d5      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2222      	movs	r2, #34	@ 0x22
 8007b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2240      	movs	r2, #64	@ 0x40
 8007b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6a3a      	ldr	r2, [r7, #32]
 8007b2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007b30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2200      	movs	r2, #0
 8007b36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007b38:	88f8      	ldrh	r0, [r7, #6]
 8007b3a:	893a      	ldrh	r2, [r7, #8]
 8007b3c:	8979      	ldrh	r1, [r7, #10]
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	9301      	str	r3, [sp, #4]
 8007b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b44:	9300      	str	r3, [sp, #0]
 8007b46:	4603      	mov	r3, r0
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f000 f913 	bl	8007d74 <I2C_RequestMemoryRead>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d005      	beq.n	8007b60 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e0ad      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	2bff      	cmp	r3, #255	@ 0xff
 8007b68:	d90e      	bls.n	8007b88 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	22ff      	movs	r2, #255	@ 0xff
 8007b6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b74:	b2da      	uxtb	r2, r3
 8007b76:	8979      	ldrh	r1, [r7, #10]
 8007b78:	4b52      	ldr	r3, [pc, #328]	@ (8007cc4 <HAL_I2C_Mem_Read+0x22c>)
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f000 fb33 	bl	80081ec <I2C_TransferConfig>
 8007b86:	e00f      	b.n	8007ba8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	8979      	ldrh	r1, [r7, #10]
 8007b9a:	4b4a      	ldr	r3, [pc, #296]	@ (8007cc4 <HAL_I2C_Mem_Read+0x22c>)
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 fb22 	bl	80081ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bae:	2200      	movs	r2, #0
 8007bb0:	2104      	movs	r1, #4
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 f956 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d001      	beq.n	8007bc2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e07c      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bcc:	b2d2      	uxtb	r2, r2
 8007bce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd4:	1c5a      	adds	r2, r3, #1
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bde:	3b01      	subs	r3, #1
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	3b01      	subs	r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d034      	beq.n	8007c68 <HAL_I2C_Mem_Read+0x1d0>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d130      	bne.n	8007c68 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	2180      	movs	r1, #128	@ 0x80
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 f927 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e04d      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	2bff      	cmp	r3, #255	@ 0xff
 8007c28:	d90e      	bls.n	8007c48 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	22ff      	movs	r2, #255	@ 0xff
 8007c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c34:	b2da      	uxtb	r2, r3
 8007c36:	8979      	ldrh	r1, [r7, #10]
 8007c38:	2300      	movs	r3, #0
 8007c3a:	9300      	str	r3, [sp, #0]
 8007c3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f000 fad3 	bl	80081ec <I2C_TransferConfig>
 8007c46:	e00f      	b.n	8007c68 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c4c:	b29a      	uxth	r2, r3
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	8979      	ldrh	r1, [r7, #10]
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f000 fac2 	bl	80081ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d19a      	bne.n	8007ba8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f000 f994 	bl	8007fa4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	e01a      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6859      	ldr	r1, [r3, #4]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	4b0b      	ldr	r3, [pc, #44]	@ (8007cc8 <HAL_I2C_Mem_Read+0x230>)
 8007c9a:	400b      	ands	r3, r1
 8007c9c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	e000      	b.n	8007cbc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007cba:	2302      	movs	r3, #2
  }
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3718      	adds	r7, #24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	80002400 	.word	0x80002400
 8007cc8:	fe00e800 	.word	0xfe00e800

08007ccc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af02      	add	r7, sp, #8
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	4608      	mov	r0, r1
 8007cd6:	4611      	mov	r1, r2
 8007cd8:	461a      	mov	r2, r3
 8007cda:	4603      	mov	r3, r0
 8007cdc:	817b      	strh	r3, [r7, #10]
 8007cde:	460b      	mov	r3, r1
 8007ce0:	813b      	strh	r3, [r7, #8]
 8007ce2:	4613      	mov	r3, r2
 8007ce4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007ce6:	88fb      	ldrh	r3, [r7, #6]
 8007ce8:	b2da      	uxtb	r2, r3
 8007cea:	8979      	ldrh	r1, [r7, #10]
 8007cec:	4b20      	ldr	r3, [pc, #128]	@ (8007d70 <I2C_RequestMemoryWrite+0xa4>)
 8007cee:	9300      	str	r3, [sp, #0]
 8007cf0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 fa79 	bl	80081ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cfa:	69fa      	ldr	r2, [r7, #28]
 8007cfc:	69b9      	ldr	r1, [r7, #24]
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f000 f909 	bl	8007f16 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d001      	beq.n	8007d0e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e02c      	b.n	8007d68 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d0e:	88fb      	ldrh	r3, [r7, #6]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d105      	bne.n	8007d20 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d14:	893b      	ldrh	r3, [r7, #8]
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d1e:	e015      	b.n	8007d4c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007d20:	893b      	ldrh	r3, [r7, #8]
 8007d22:	0a1b      	lsrs	r3, r3, #8
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	b2da      	uxtb	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d2e:	69fa      	ldr	r2, [r7, #28]
 8007d30:	69b9      	ldr	r1, [r7, #24]
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f000 f8ef 	bl	8007f16 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d001      	beq.n	8007d42 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e012      	b.n	8007d68 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d42:	893b      	ldrh	r3, [r7, #8]
 8007d44:	b2da      	uxtb	r2, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	9300      	str	r3, [sp, #0]
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	2200      	movs	r2, #0
 8007d54:	2180      	movs	r1, #128	@ 0x80
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f000 f884 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d001      	beq.n	8007d66 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e000      	b.n	8007d68 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	80002000 	.word	0x80002000

08007d74 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af02      	add	r7, sp, #8
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	4608      	mov	r0, r1
 8007d7e:	4611      	mov	r1, r2
 8007d80:	461a      	mov	r2, r3
 8007d82:	4603      	mov	r3, r0
 8007d84:	817b      	strh	r3, [r7, #10]
 8007d86:	460b      	mov	r3, r1
 8007d88:	813b      	strh	r3, [r7, #8]
 8007d8a:	4613      	mov	r3, r2
 8007d8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007d8e:	88fb      	ldrh	r3, [r7, #6]
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	8979      	ldrh	r1, [r7, #10]
 8007d94:	4b20      	ldr	r3, [pc, #128]	@ (8007e18 <I2C_RequestMemoryRead+0xa4>)
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	2300      	movs	r3, #0
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 fa26 	bl	80081ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007da0:	69fa      	ldr	r2, [r7, #28]
 8007da2:	69b9      	ldr	r1, [r7, #24]
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f000 f8b6 	bl	8007f16 <I2C_WaitOnTXISFlagUntilTimeout>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e02c      	b.n	8007e0e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007db4:	88fb      	ldrh	r3, [r7, #6]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d105      	bne.n	8007dc6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007dba:	893b      	ldrh	r3, [r7, #8]
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8007dc4:	e015      	b.n	8007df2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007dc6:	893b      	ldrh	r3, [r7, #8]
 8007dc8:	0a1b      	lsrs	r3, r3, #8
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	b2da      	uxtb	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dd4:	69fa      	ldr	r2, [r7, #28]
 8007dd6:	69b9      	ldr	r1, [r7, #24]
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 f89c 	bl	8007f16 <I2C_WaitOnTXISFlagUntilTimeout>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d001      	beq.n	8007de8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e012      	b.n	8007e0e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007de8:	893b      	ldrh	r3, [r7, #8]
 8007dea:	b2da      	uxtb	r2, r3
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	2140      	movs	r1, #64	@ 0x40
 8007dfc:	68f8      	ldr	r0, [r7, #12]
 8007dfe:	f000 f831 	bl	8007e64 <I2C_WaitOnFlagUntilTimeout>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d001      	beq.n	8007e0c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e000      	b.n	8007e0e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	80002000 	.word	0x80002000

08007e1c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	699b      	ldr	r3, [r3, #24]
 8007e2a:	f003 0302 	and.w	r3, r3, #2
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d103      	bne.n	8007e3a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2200      	movs	r2, #0
 8007e38:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d007      	beq.n	8007e58 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	699a      	ldr	r2, [r3, #24]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f042 0201 	orr.w	r2, r2, #1
 8007e56:	619a      	str	r2, [r3, #24]
  }
}
 8007e58:	bf00      	nop
 8007e5a:	370c      	adds	r7, #12
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	603b      	str	r3, [r7, #0]
 8007e70:	4613      	mov	r3, r2
 8007e72:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e74:	e03b      	b.n	8007eee <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f000 f8d6 	bl	800802c <I2C_IsErrorOccurred>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d001      	beq.n	8007e8a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e041      	b.n	8007f0e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e90:	d02d      	beq.n	8007eee <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e92:	f7fd fba3 	bl	80055dc <HAL_GetTick>
 8007e96:	4602      	mov	r2, r0
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	1ad3      	subs	r3, r2, r3
 8007e9c:	683a      	ldr	r2, [r7, #0]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d302      	bcc.n	8007ea8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d122      	bne.n	8007eee <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	699a      	ldr	r2, [r3, #24]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	bf0c      	ite	eq
 8007eb8:	2301      	moveq	r3, #1
 8007eba:	2300      	movne	r3, #0
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	79fb      	ldrb	r3, [r7, #7]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d113      	bne.n	8007eee <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eca:	f043 0220 	orr.w	r2, r3, #32
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e00f      	b.n	8007f0e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	699a      	ldr	r2, [r3, #24]
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	68ba      	ldr	r2, [r7, #8]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	bf0c      	ite	eq
 8007efe:	2301      	moveq	r3, #1
 8007f00:	2300      	movne	r3, #0
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	461a      	mov	r2, r3
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d0b4      	beq.n	8007e76 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	60f8      	str	r0, [r7, #12]
 8007f1e:	60b9      	str	r1, [r7, #8]
 8007f20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007f22:	e033      	b.n	8007f8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	68b9      	ldr	r1, [r7, #8]
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f000 f87f 	bl	800802c <I2C_IsErrorOccurred>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d001      	beq.n	8007f38 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	e031      	b.n	8007f9c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f3e:	d025      	beq.n	8007f8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f40:	f7fd fb4c 	bl	80055dc <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d302      	bcc.n	8007f56 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d11a      	bne.n	8007f8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	699b      	ldr	r3, [r3, #24]
 8007f5c:	f003 0302 	and.w	r3, r3, #2
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d013      	beq.n	8007f8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f68:	f043 0220 	orr.w	r2, r3, #32
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2220      	movs	r2, #32
 8007f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e007      	b.n	8007f9c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	699b      	ldr	r3, [r3, #24]
 8007f92:	f003 0302 	and.w	r3, r3, #2
 8007f96:	2b02      	cmp	r3, #2
 8007f98:	d1c4      	bne.n	8007f24 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007fb0:	e02f      	b.n	8008012 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	68b9      	ldr	r1, [r7, #8]
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f000 f838 	bl	800802c <I2C_IsErrorOccurred>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e02d      	b.n	8008022 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fc6:	f7fd fb09 	bl	80055dc <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d302      	bcc.n	8007fdc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d11a      	bne.n	8008012 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	f003 0320 	and.w	r3, r3, #32
 8007fe6:	2b20      	cmp	r3, #32
 8007fe8:	d013      	beq.n	8008012 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fee:	f043 0220 	orr.w	r2, r3, #32
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e007      	b.n	8008022 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	699b      	ldr	r3, [r3, #24]
 8008018:	f003 0320 	and.w	r3, r3, #32
 800801c:	2b20      	cmp	r3, #32
 800801e:	d1c8      	bne.n	8007fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3710      	adds	r7, #16
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
	...

0800802c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b08a      	sub	sp, #40	@ 0x28
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008038:	2300      	movs	r3, #0
 800803a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008046:	2300      	movs	r3, #0
 8008048:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800804e:	69bb      	ldr	r3, [r7, #24]
 8008050:	f003 0310 	and.w	r3, r3, #16
 8008054:	2b00      	cmp	r3, #0
 8008056:	d068      	beq.n	800812a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2210      	movs	r2, #16
 800805e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008060:	e049      	b.n	80080f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008068:	d045      	beq.n	80080f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800806a:	f7fd fab7 	bl	80055dc <HAL_GetTick>
 800806e:	4602      	mov	r2, r0
 8008070:	69fb      	ldr	r3, [r7, #28]
 8008072:	1ad3      	subs	r3, r2, r3
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	429a      	cmp	r2, r3
 8008078:	d302      	bcc.n	8008080 <I2C_IsErrorOccurred+0x54>
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d13a      	bne.n	80080f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800808a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008092:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800809e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080a2:	d121      	bne.n	80080e8 <I2C_IsErrorOccurred+0xbc>
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080aa:	d01d      	beq.n	80080e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80080ac:	7cfb      	ldrb	r3, [r7, #19]
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d01a      	beq.n	80080e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	685a      	ldr	r2, [r3, #4]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80080c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80080c2:	f7fd fa8b 	bl	80055dc <HAL_GetTick>
 80080c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80080c8:	e00e      	b.n	80080e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80080ca:	f7fd fa87 	bl	80055dc <HAL_GetTick>
 80080ce:	4602      	mov	r2, r0
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	2b19      	cmp	r3, #25
 80080d6:	d907      	bls.n	80080e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	f043 0320 	orr.w	r3, r3, #32
 80080de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80080e6:	e006      	b.n	80080f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	f003 0320 	and.w	r3, r3, #32
 80080f2:	2b20      	cmp	r3, #32
 80080f4:	d1e9      	bne.n	80080ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	f003 0320 	and.w	r3, r3, #32
 8008100:	2b20      	cmp	r3, #32
 8008102:	d003      	beq.n	800810c <I2C_IsErrorOccurred+0xe0>
 8008104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008108:	2b00      	cmp	r3, #0
 800810a:	d0aa      	beq.n	8008062 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800810c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008110:	2b00      	cmp	r3, #0
 8008112:	d103      	bne.n	800811c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2220      	movs	r2, #32
 800811a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800811c:	6a3b      	ldr	r3, [r7, #32]
 800811e:	f043 0304 	orr.w	r3, r3, #4
 8008122:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00b      	beq.n	8008154 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800813c:	6a3b      	ldr	r3, [r7, #32]
 800813e:	f043 0301 	orr.w	r3, r3, #1
 8008142:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800814c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00b      	beq.n	8008176 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800815e:	6a3b      	ldr	r3, [r7, #32]
 8008160:	f043 0308 	orr.w	r3, r3, #8
 8008164:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800816e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008170:	2301      	movs	r3, #1
 8008172:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008180:	6a3b      	ldr	r3, [r7, #32]
 8008182:	f043 0302 	orr.w	r3, r3, #2
 8008186:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008190:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008198:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800819c:	2b00      	cmp	r3, #0
 800819e:	d01c      	beq.n	80081da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f7ff fe3b 	bl	8007e1c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6859      	ldr	r1, [r3, #4]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	4b0d      	ldr	r3, [pc, #52]	@ (80081e8 <I2C_IsErrorOccurred+0x1bc>)
 80081b2:	400b      	ands	r3, r1
 80081b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081ba:	6a3b      	ldr	r3, [r7, #32]
 80081bc:	431a      	orrs	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2220      	movs	r2, #32
 80081c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80081da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3728      	adds	r7, #40	@ 0x28
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	fe00e800 	.word	0xfe00e800

080081ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b087      	sub	sp, #28
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	607b      	str	r3, [r7, #4]
 80081f6:	460b      	mov	r3, r1
 80081f8:	817b      	strh	r3, [r7, #10]
 80081fa:	4613      	mov	r3, r2
 80081fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80081fe:	897b      	ldrh	r3, [r7, #10]
 8008200:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008204:	7a7b      	ldrb	r3, [r7, #9]
 8008206:	041b      	lsls	r3, r3, #16
 8008208:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800820c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	4313      	orrs	r3, r2
 8008216:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800821a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	6a3b      	ldr	r3, [r7, #32]
 8008224:	0d5b      	lsrs	r3, r3, #21
 8008226:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800822a:	4b08      	ldr	r3, [pc, #32]	@ (800824c <I2C_TransferConfig+0x60>)
 800822c:	430b      	orrs	r3, r1
 800822e:	43db      	mvns	r3, r3
 8008230:	ea02 0103 	and.w	r1, r2, r3
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	697a      	ldr	r2, [r7, #20]
 800823a:	430a      	orrs	r2, r1
 800823c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800823e:	bf00      	nop
 8008240:	371c      	adds	r7, #28
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	03ff63ff 	.word	0x03ff63ff

08008250 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b20      	cmp	r3, #32
 8008264:	d138      	bne.n	80082d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800826c:	2b01      	cmp	r3, #1
 800826e:	d101      	bne.n	8008274 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008270:	2302      	movs	r3, #2
 8008272:	e032      	b.n	80082da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2224      	movs	r2, #36	@ 0x24
 8008280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f022 0201 	bic.w	r2, r2, #1
 8008292:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80082a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6819      	ldr	r1, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	683a      	ldr	r2, [r7, #0]
 80082b0:	430a      	orrs	r2, r1
 80082b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f042 0201 	orr.w	r2, r2, #1
 80082c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80082d4:	2300      	movs	r3, #0
 80082d6:	e000      	b.n	80082da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80082d8:	2302      	movs	r3, #2
  }
}
 80082da:	4618      	mov	r0, r3
 80082dc:	370c      	adds	r7, #12
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80082e6:	b480      	push	{r7}
 80082e8:	b085      	sub	sp, #20
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
 80082ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	2b20      	cmp	r3, #32
 80082fa:	d139      	bne.n	8008370 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008302:	2b01      	cmp	r3, #1
 8008304:	d101      	bne.n	800830a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008306:	2302      	movs	r3, #2
 8008308:	e033      	b.n	8008372 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2224      	movs	r2, #36	@ 0x24
 8008316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	681a      	ldr	r2, [r3, #0]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f022 0201 	bic.w	r2, r2, #1
 8008328:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008338:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	021b      	lsls	r3, r3, #8
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	4313      	orrs	r3, r2
 8008342:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f042 0201 	orr.w	r2, r2, #1
 800835a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2220      	movs	r2, #32
 8008360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	e000      	b.n	8008372 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008370:	2302      	movs	r3, #2
  }
}
 8008372:	4618      	mov	r0, r3
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
	...

08008380 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e097      	b.n	80084c2 <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d106      	bne.n	80083b2 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f007 ff85 	bl	80102bc <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2202      	movs	r2, #2
 80083b6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d004      	beq.n	80083d4 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80083d2:	d103      	bne.n	80083dc <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f023 031e 	bic.w	r3, r3, #30
 80083da:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d003      	beq.n	80083f0 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	4b38      	ldr	r3, [pc, #224]	@ (80084cc <HAL_LPTIM_Init+0x14c>)
 80083ec:	4013      	ands	r3, r2
 80083ee:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	4b37      	ldr	r3, [pc, #220]	@ (80084d0 <HAL_LPTIM_Init+0x150>)
 80083f4:	4013      	ands	r3, r2
 80083f6:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008400:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008406:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 800840c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8008412:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	4313      	orrs	r3, r2
 8008418:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d107      	bne.n	8008432 <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800842a:	4313      	orrs	r3, r2
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	4313      	orrs	r3, r2
 8008430:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	2b01      	cmp	r3, #1
 8008438:	d004      	beq.n	8008444 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800843e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008442:	d107      	bne.n	8008454 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800844c:	4313      	orrs	r3, r2
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	4313      	orrs	r3, r2
 8008452:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800845c:	4293      	cmp	r3, r2
 800845e:	d00a      	beq.n	8008476 <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008468:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800846e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	4313      	orrs	r3, r2
 8008474:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a14      	ldr	r2, [pc, #80]	@ (80084d4 <HAL_LPTIM_Init+0x154>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d004      	beq.n	8008492 <HAL_LPTIM_Init+0x112>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a12      	ldr	r2, [pc, #72]	@ (80084d8 <HAL_LPTIM_Init+0x158>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d108      	bne.n	80084a4 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	430a      	orrs	r2, r1
 80084a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80084a2:	e009      	b.n	80084b8 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a0c      	ldr	r2, [pc, #48]	@ (80084dc <HAL_LPTIM_Init+0x15c>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d104      	bne.n	80084b8 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80084b6:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	ffff1f3f 	.word	0xffff1f3f
 80084d0:	ff19f1fe 	.word	0xff19f1fe
 80084d4:	40002400 	.word	0x40002400
 80084d8:	58002400 	.word	0x58002400
 80084dc:	58002800 	.word	0x58002800

080084e0 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b082      	sub	sp, #8
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0301 	and.w	r3, r3, #1
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d10d      	bne.n	8008512 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	f003 0301 	and.w	r3, r3, #1
 8008500:	2b01      	cmp	r3, #1
 8008502:	d106      	bne.n	8008512 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2201      	movs	r2, #1
 800850a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 f882 	bl	8008616 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0302 	and.w	r3, r3, #2
 800851c:	2b02      	cmp	r3, #2
 800851e:	d10d      	bne.n	800853c <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	2b02      	cmp	r3, #2
 800852c:	d106      	bne.n	800853c <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2202      	movs	r2, #2
 8008534:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f877 	bl	800862a <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 0304 	and.w	r3, r3, #4
 8008546:	2b04      	cmp	r3, #4
 8008548:	d10d      	bne.n	8008566 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f003 0304 	and.w	r3, r3, #4
 8008554:	2b04      	cmp	r3, #4
 8008556:	d106      	bne.n	8008566 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2204      	movs	r2, #4
 800855e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 f86c 	bl	800863e <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 0308 	and.w	r3, r3, #8
 8008570:	2b08      	cmp	r3, #8
 8008572:	d10d      	bne.n	8008590 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	f003 0308 	and.w	r3, r3, #8
 800857e:	2b08      	cmp	r3, #8
 8008580:	d106      	bne.n	8008590 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2208      	movs	r2, #8
 8008588:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 f861 	bl	8008652 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0310 	and.w	r3, r3, #16
 800859a:	2b10      	cmp	r3, #16
 800859c:	d10d      	bne.n	80085ba <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	f003 0310 	and.w	r3, r3, #16
 80085a8:	2b10      	cmp	r3, #16
 80085aa:	d106      	bne.n	80085ba <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	2210      	movs	r2, #16
 80085b2:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 f856 	bl	8008666 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0320 	and.w	r3, r3, #32
 80085c4:	2b20      	cmp	r3, #32
 80085c6:	d10d      	bne.n	80085e4 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	f003 0320 	and.w	r3, r3, #32
 80085d2:	2b20      	cmp	r3, #32
 80085d4:	d106      	bne.n	80085e4 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2220      	movs	r2, #32
 80085dc:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f84b 	bl	800867a <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ee:	2b40      	cmp	r3, #64	@ 0x40
 80085f0:	d10d      	bne.n	800860e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085fc:	2b40      	cmp	r3, #64	@ 0x40
 80085fe:	d106      	bne.n	800860e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2240      	movs	r2, #64	@ 0x40
 8008606:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f840 	bl	800868e <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 800860e:	bf00      	nop
 8008610:	3708      	adds	r7, #8
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008616:	b480      	push	{r7}
 8008618:	b083      	sub	sp, #12
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800861e:	bf00      	nop
 8008620:	370c      	adds	r7, #12
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr

0800862a <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800862a:	b480      	push	{r7}
 800862c:	b083      	sub	sp, #12
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8008632:	bf00      	nop
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr

0800863e <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800863e:	b480      	push	{r7}
 8008640:	b083      	sub	sp, #12
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008646:	bf00      	nop
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr

08008652 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008652:	b480      	push	{r7}
 8008654:	b083      	sub	sp, #12
 8008656:	af00      	add	r7, sp, #0
 8008658:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 800865a:	bf00      	nop
 800865c:	370c      	adds	r7, #12
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr

08008666 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008666:	b480      	push	{r7}
 8008668:	b083      	sub	sp, #12
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800866e:	bf00      	nop
 8008670:	370c      	adds	r7, #12
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800867a:	b480      	push	{r7}
 800867c:	b083      	sub	sp, #12
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8008682:	bf00      	nop
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr

0800868e <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800868e:	b480      	push	{r7}
 8008690:	b083      	sub	sp, #12
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8008696:	bf00      	nop
 8008698:	370c      	adds	r7, #12
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
	...

080086a4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 80086a4:	b480      	push	{r7}
 80086a6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 80086a8:	4b05      	ldr	r3, [pc, #20]	@ (80086c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a04      	ldr	r2, [pc, #16]	@ (80086c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80086ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086b2:	6013      	str	r3, [r2, #0]
}
 80086b4:	bf00      	nop
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	58024800 	.word	0x58024800

080086c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80086cc:	4b19      	ldr	r3, [pc, #100]	@ (8008734 <HAL_PWREx_ConfigSupply+0x70>)
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	f003 0304 	and.w	r3, r3, #4
 80086d4:	2b04      	cmp	r3, #4
 80086d6:	d00a      	beq.n	80086ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80086d8:	4b16      	ldr	r3, [pc, #88]	@ (8008734 <HAL_PWREx_ConfigSupply+0x70>)
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	f003 0307 	and.w	r3, r3, #7
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d001      	beq.n	80086ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e01f      	b.n	800872a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80086ea:	2300      	movs	r3, #0
 80086ec:	e01d      	b.n	800872a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80086ee:	4b11      	ldr	r3, [pc, #68]	@ (8008734 <HAL_PWREx_ConfigSupply+0x70>)
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	f023 0207 	bic.w	r2, r3, #7
 80086f6:	490f      	ldr	r1, [pc, #60]	@ (8008734 <HAL_PWREx_ConfigSupply+0x70>)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80086fe:	f7fc ff6d 	bl	80055dc <HAL_GetTick>
 8008702:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008704:	e009      	b.n	800871a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008706:	f7fc ff69 	bl	80055dc <HAL_GetTick>
 800870a:	4602      	mov	r2, r0
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	1ad3      	subs	r3, r2, r3
 8008710:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008714:	d901      	bls.n	800871a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e007      	b.n	800872a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800871a:	4b06      	ldr	r3, [pc, #24]	@ (8008734 <HAL_PWREx_ConfigSupply+0x70>)
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008726:	d1ee      	bne.n	8008706 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	58024800 	.word	0x58024800

08008738 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8008738:	b480      	push	{r7}
 800873a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800873c:	4b05      	ldr	r3, [pc, #20]	@ (8008754 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	4a04      	ldr	r2, [pc, #16]	@ (8008754 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8008742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008746:	60d3      	str	r3, [r2, #12]
}
 8008748:	bf00      	nop
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	58024800 	.word	0x58024800

08008758 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b08c      	sub	sp, #48	@ 0x30
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d102      	bne.n	800876c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	f000 bc48 	b.w	8008ffc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 0301 	and.w	r3, r3, #1
 8008774:	2b00      	cmp	r3, #0
 8008776:	f000 8088 	beq.w	800888a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800877a:	4b99      	ldr	r3, [pc, #612]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008784:	4b96      	ldr	r3, [pc, #600]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008788:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800878a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878c:	2b10      	cmp	r3, #16
 800878e:	d007      	beq.n	80087a0 <HAL_RCC_OscConfig+0x48>
 8008790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008792:	2b18      	cmp	r3, #24
 8008794:	d111      	bne.n	80087ba <HAL_RCC_OscConfig+0x62>
 8008796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008798:	f003 0303 	and.w	r3, r3, #3
 800879c:	2b02      	cmp	r3, #2
 800879e:	d10c      	bne.n	80087ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087a0:	4b8f      	ldr	r3, [pc, #572]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d06d      	beq.n	8008888 <HAL_RCC_OscConfig+0x130>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d169      	bne.n	8008888 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	f000 bc21 	b.w	8008ffc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087c2:	d106      	bne.n	80087d2 <HAL_RCC_OscConfig+0x7a>
 80087c4:	4b86      	ldr	r3, [pc, #536]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a85      	ldr	r2, [pc, #532]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087ce:	6013      	str	r3, [r2, #0]
 80087d0:	e02e      	b.n	8008830 <HAL_RCC_OscConfig+0xd8>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d10c      	bne.n	80087f4 <HAL_RCC_OscConfig+0x9c>
 80087da:	4b81      	ldr	r3, [pc, #516]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a80      	ldr	r2, [pc, #512]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	4b7e      	ldr	r3, [pc, #504]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a7d      	ldr	r2, [pc, #500]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80087ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80087f0:	6013      	str	r3, [r2, #0]
 80087f2:	e01d      	b.n	8008830 <HAL_RCC_OscConfig+0xd8>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80087fc:	d10c      	bne.n	8008818 <HAL_RCC_OscConfig+0xc0>
 80087fe:	4b78      	ldr	r3, [pc, #480]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a77      	ldr	r2, [pc, #476]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008804:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	4b75      	ldr	r3, [pc, #468]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a74      	ldr	r2, [pc, #464]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008814:	6013      	str	r3, [r2, #0]
 8008816:	e00b      	b.n	8008830 <HAL_RCC_OscConfig+0xd8>
 8008818:	4b71      	ldr	r3, [pc, #452]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a70      	ldr	r2, [pc, #448]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800881e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008822:	6013      	str	r3, [r2, #0]
 8008824:	4b6e      	ldr	r3, [pc, #440]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a6d      	ldr	r2, [pc, #436]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800882a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800882e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d013      	beq.n	8008860 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008838:	f7fc fed0 	bl	80055dc <HAL_GetTick>
 800883c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800883e:	e008      	b.n	8008852 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008840:	f7fc fecc 	bl	80055dc <HAL_GetTick>
 8008844:	4602      	mov	r2, r0
 8008846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	2b64      	cmp	r3, #100	@ 0x64
 800884c:	d901      	bls.n	8008852 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800884e:	2303      	movs	r3, #3
 8008850:	e3d4      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008852:	4b63      	ldr	r3, [pc, #396]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800885a:	2b00      	cmp	r3, #0
 800885c:	d0f0      	beq.n	8008840 <HAL_RCC_OscConfig+0xe8>
 800885e:	e014      	b.n	800888a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008860:	f7fc febc 	bl	80055dc <HAL_GetTick>
 8008864:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008866:	e008      	b.n	800887a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008868:	f7fc feb8 	bl	80055dc <HAL_GetTick>
 800886c:	4602      	mov	r2, r0
 800886e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	2b64      	cmp	r3, #100	@ 0x64
 8008874:	d901      	bls.n	800887a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e3c0      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800887a:	4b59      	ldr	r3, [pc, #356]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1f0      	bne.n	8008868 <HAL_RCC_OscConfig+0x110>
 8008886:	e000      	b.n	800888a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 0302 	and.w	r3, r3, #2
 8008892:	2b00      	cmp	r3, #0
 8008894:	f000 80ca 	beq.w	8008a2c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008898:	4b51      	ldr	r3, [pc, #324]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800889a:	691b      	ldr	r3, [r3, #16]
 800889c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80088a2:	4b4f      	ldr	r3, [pc, #316]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80088a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80088a8:	6a3b      	ldr	r3, [r7, #32]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d007      	beq.n	80088be <HAL_RCC_OscConfig+0x166>
 80088ae:	6a3b      	ldr	r3, [r7, #32]
 80088b0:	2b18      	cmp	r3, #24
 80088b2:	d156      	bne.n	8008962 <HAL_RCC_OscConfig+0x20a>
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	f003 0303 	and.w	r3, r3, #3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d151      	bne.n	8008962 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80088be:	4b48      	ldr	r3, [pc, #288]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0304 	and.w	r3, r3, #4
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d005      	beq.n	80088d6 <HAL_RCC_OscConfig+0x17e>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d101      	bne.n	80088d6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	e392      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80088d6:	4b42      	ldr	r3, [pc, #264]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f023 0219 	bic.w	r2, r3, #25
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	493f      	ldr	r1, [pc, #252]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80088e4:	4313      	orrs	r3, r2
 80088e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088e8:	f7fc fe78 	bl	80055dc <HAL_GetTick>
 80088ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088ee:	e008      	b.n	8008902 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088f0:	f7fc fe74 	bl	80055dc <HAL_GetTick>
 80088f4:	4602      	mov	r2, r0
 80088f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f8:	1ad3      	subs	r3, r2, r3
 80088fa:	2b02      	cmp	r3, #2
 80088fc:	d901      	bls.n	8008902 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80088fe:	2303      	movs	r3, #3
 8008900:	e37c      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008902:	4b37      	ldr	r3, [pc, #220]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 0304 	and.w	r3, r3, #4
 800890a:	2b00      	cmp	r3, #0
 800890c:	d0f0      	beq.n	80088f0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800890e:	f7fc fe95 	bl	800563c <HAL_GetREVID>
 8008912:	4603      	mov	r3, r0
 8008914:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008918:	4293      	cmp	r3, r2
 800891a:	d817      	bhi.n	800894c <HAL_RCC_OscConfig+0x1f4>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	691b      	ldr	r3, [r3, #16]
 8008920:	2b40      	cmp	r3, #64	@ 0x40
 8008922:	d108      	bne.n	8008936 <HAL_RCC_OscConfig+0x1de>
 8008924:	4b2e      	ldr	r3, [pc, #184]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800892c:	4a2c      	ldr	r2, [pc, #176]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800892e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008932:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008934:	e07a      	b.n	8008a2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008936:	4b2a      	ldr	r3, [pc, #168]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	031b      	lsls	r3, r3, #12
 8008944:	4926      	ldr	r1, [pc, #152]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008946:	4313      	orrs	r3, r2
 8008948:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800894a:	e06f      	b.n	8008a2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800894c:	4b24      	ldr	r3, [pc, #144]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	061b      	lsls	r3, r3, #24
 800895a:	4921      	ldr	r1, [pc, #132]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800895c:	4313      	orrs	r3, r2
 800895e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008960:	e064      	b.n	8008a2c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d047      	beq.n	80089fa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800896a:	4b1d      	ldr	r3, [pc, #116]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f023 0219 	bic.w	r2, r3, #25
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	491a      	ldr	r1, [pc, #104]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008978:	4313      	orrs	r3, r2
 800897a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800897c:	f7fc fe2e 	bl	80055dc <HAL_GetTick>
 8008980:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008982:	e008      	b.n	8008996 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008984:	f7fc fe2a 	bl	80055dc <HAL_GetTick>
 8008988:	4602      	mov	r2, r0
 800898a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898c:	1ad3      	subs	r3, r2, r3
 800898e:	2b02      	cmp	r3, #2
 8008990:	d901      	bls.n	8008996 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008992:	2303      	movs	r3, #3
 8008994:	e332      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008996:	4b12      	ldr	r3, [pc, #72]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f003 0304 	and.w	r3, r3, #4
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d0f0      	beq.n	8008984 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089a2:	f7fc fe4b 	bl	800563c <HAL_GetREVID>
 80089a6:	4603      	mov	r3, r0
 80089a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d819      	bhi.n	80089e4 <HAL_RCC_OscConfig+0x28c>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	2b40      	cmp	r3, #64	@ 0x40
 80089b6:	d108      	bne.n	80089ca <HAL_RCC_OscConfig+0x272>
 80089b8:	4b09      	ldr	r3, [pc, #36]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80089c0:	4a07      	ldr	r2, [pc, #28]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80089c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089c6:	6053      	str	r3, [r2, #4]
 80089c8:	e030      	b.n	8008a2c <HAL_RCC_OscConfig+0x2d4>
 80089ca:	4b05      	ldr	r3, [pc, #20]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	691b      	ldr	r3, [r3, #16]
 80089d6:	031b      	lsls	r3, r3, #12
 80089d8:	4901      	ldr	r1, [pc, #4]	@ (80089e0 <HAL_RCC_OscConfig+0x288>)
 80089da:	4313      	orrs	r3, r2
 80089dc:	604b      	str	r3, [r1, #4]
 80089de:	e025      	b.n	8008a2c <HAL_RCC_OscConfig+0x2d4>
 80089e0:	58024400 	.word	0x58024400
 80089e4:	4b9a      	ldr	r3, [pc, #616]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	061b      	lsls	r3, r3, #24
 80089f2:	4997      	ldr	r1, [pc, #604]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 80089f4:	4313      	orrs	r3, r2
 80089f6:	604b      	str	r3, [r1, #4]
 80089f8:	e018      	b.n	8008a2c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089fa:	4b95      	ldr	r3, [pc, #596]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a94      	ldr	r2, [pc, #592]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a00:	f023 0301 	bic.w	r3, r3, #1
 8008a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a06:	f7fc fde9 	bl	80055dc <HAL_GetTick>
 8008a0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008a0c:	e008      	b.n	8008a20 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a0e:	f7fc fde5 	bl	80055dc <HAL_GetTick>
 8008a12:	4602      	mov	r2, r0
 8008a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d901      	bls.n	8008a20 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e2ed      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008a20:	4b8b      	ldr	r3, [pc, #556]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 0304 	and.w	r3, r3, #4
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1f0      	bne.n	8008a0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 0310 	and.w	r3, r3, #16
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 80a9 	beq.w	8008b8c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a3a:	4b85      	ldr	r3, [pc, #532]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a42:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008a44:	4b82      	ldr	r3, [pc, #520]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a48:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	2b08      	cmp	r3, #8
 8008a4e:	d007      	beq.n	8008a60 <HAL_RCC_OscConfig+0x308>
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	2b18      	cmp	r3, #24
 8008a54:	d13a      	bne.n	8008acc <HAL_RCC_OscConfig+0x374>
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	f003 0303 	and.w	r3, r3, #3
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d135      	bne.n	8008acc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a60:	4b7b      	ldr	r3, [pc, #492]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d005      	beq.n	8008a78 <HAL_RCC_OscConfig+0x320>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	2b80      	cmp	r3, #128	@ 0x80
 8008a72:	d001      	beq.n	8008a78 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	e2c1      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008a78:	f7fc fde0 	bl	800563c <HAL_GetREVID>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d817      	bhi.n	8008ab6 <HAL_RCC_OscConfig+0x35e>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a1b      	ldr	r3, [r3, #32]
 8008a8a:	2b20      	cmp	r3, #32
 8008a8c:	d108      	bne.n	8008aa0 <HAL_RCC_OscConfig+0x348>
 8008a8e:	4b70      	ldr	r3, [pc, #448]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008a96:	4a6e      	ldr	r2, [pc, #440]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008a98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a9c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a9e:	e075      	b.n	8008b8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008aa0:	4b6b      	ldr	r3, [pc, #428]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6a1b      	ldr	r3, [r3, #32]
 8008aac:	069b      	lsls	r3, r3, #26
 8008aae:	4968      	ldr	r1, [pc, #416]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008ab4:	e06a      	b.n	8008b8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ab6:	4b66      	ldr	r3, [pc, #408]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	061b      	lsls	r3, r3, #24
 8008ac4:	4962      	ldr	r1, [pc, #392]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008aca:	e05f      	b.n	8008b8c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	69db      	ldr	r3, [r3, #28]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d042      	beq.n	8008b5a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008ad4:	4b5e      	ldr	r3, [pc, #376]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a5d      	ldr	r2, [pc, #372]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ae0:	f7fc fd7c 	bl	80055dc <HAL_GetTick>
 8008ae4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ae6:	e008      	b.n	8008afa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008ae8:	f7fc fd78 	bl	80055dc <HAL_GetTick>
 8008aec:	4602      	mov	r2, r0
 8008aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af0:	1ad3      	subs	r3, r2, r3
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d901      	bls.n	8008afa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e280      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008afa:	4b55      	ldr	r3, [pc, #340]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d0f0      	beq.n	8008ae8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008b06:	f7fc fd99 	bl	800563c <HAL_GetREVID>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d817      	bhi.n	8008b44 <HAL_RCC_OscConfig+0x3ec>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a1b      	ldr	r3, [r3, #32]
 8008b18:	2b20      	cmp	r3, #32
 8008b1a:	d108      	bne.n	8008b2e <HAL_RCC_OscConfig+0x3d6>
 8008b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008b24:	4a4a      	ldr	r2, [pc, #296]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b2a:	6053      	str	r3, [r2, #4]
 8008b2c:	e02e      	b.n	8008b8c <HAL_RCC_OscConfig+0x434>
 8008b2e:	4b48      	ldr	r3, [pc, #288]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a1b      	ldr	r3, [r3, #32]
 8008b3a:	069b      	lsls	r3, r3, #26
 8008b3c:	4944      	ldr	r1, [pc, #272]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	604b      	str	r3, [r1, #4]
 8008b42:	e023      	b.n	8008b8c <HAL_RCC_OscConfig+0x434>
 8008b44:	4b42      	ldr	r3, [pc, #264]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a1b      	ldr	r3, [r3, #32]
 8008b50:	061b      	lsls	r3, r3, #24
 8008b52:	493f      	ldr	r1, [pc, #252]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b54:	4313      	orrs	r3, r2
 8008b56:	60cb      	str	r3, [r1, #12]
 8008b58:	e018      	b.n	8008b8c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008b5a:	4b3d      	ldr	r3, [pc, #244]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a3c      	ldr	r2, [pc, #240]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b66:	f7fc fd39 	bl	80055dc <HAL_GetTick>
 8008b6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008b6c:	e008      	b.n	8008b80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008b6e:	f7fc fd35 	bl	80055dc <HAL_GetTick>
 8008b72:	4602      	mov	r2, r0
 8008b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b76:	1ad3      	subs	r3, r2, r3
 8008b78:	2b02      	cmp	r3, #2
 8008b7a:	d901      	bls.n	8008b80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e23d      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008b80:	4b33      	ldr	r3, [pc, #204]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1f0      	bne.n	8008b6e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d036      	beq.n	8008c06 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	695b      	ldr	r3, [r3, #20]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d019      	beq.n	8008bd4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ba2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ba4:	4a2a      	ldr	r2, [pc, #168]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008ba6:	f043 0301 	orr.w	r3, r3, #1
 8008baa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bac:	f7fc fd16 	bl	80055dc <HAL_GetTick>
 8008bb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008bb2:	e008      	b.n	8008bc6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008bb4:	f7fc fd12 	bl	80055dc <HAL_GetTick>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbc:	1ad3      	subs	r3, r2, r3
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d901      	bls.n	8008bc6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e21a      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008bc6:	4b22      	ldr	r3, [pc, #136]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bca:	f003 0302 	and.w	r3, r3, #2
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d0f0      	beq.n	8008bb4 <HAL_RCC_OscConfig+0x45c>
 8008bd2:	e018      	b.n	8008c06 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008bd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008bda:	f023 0301 	bic.w	r3, r3, #1
 8008bde:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008be0:	f7fc fcfc 	bl	80055dc <HAL_GetTick>
 8008be4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008be6:	e008      	b.n	8008bfa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008be8:	f7fc fcf8 	bl	80055dc <HAL_GetTick>
 8008bec:	4602      	mov	r2, r0
 8008bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf0:	1ad3      	subs	r3, r2, r3
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d901      	bls.n	8008bfa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008bf6:	2303      	movs	r3, #3
 8008bf8:	e200      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008bfa:	4b15      	ldr	r3, [pc, #84]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bfe:	f003 0302 	and.w	r3, r3, #2
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1f0      	bne.n	8008be8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f003 0320 	and.w	r3, r3, #32
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d039      	beq.n	8008c86 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d01c      	beq.n	8008c54 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008c20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008c24:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008c26:	f7fc fcd9 	bl	80055dc <HAL_GetTick>
 8008c2a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008c2c:	e008      	b.n	8008c40 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c2e:	f7fc fcd5 	bl	80055dc <HAL_GetTick>
 8008c32:	4602      	mov	r2, r0
 8008c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c36:	1ad3      	subs	r3, r2, r3
 8008c38:	2b02      	cmp	r3, #2
 8008c3a:	d901      	bls.n	8008c40 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	e1dd      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008c40:	4b03      	ldr	r3, [pc, #12]	@ (8008c50 <HAL_RCC_OscConfig+0x4f8>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d0f0      	beq.n	8008c2e <HAL_RCC_OscConfig+0x4d6>
 8008c4c:	e01b      	b.n	8008c86 <HAL_RCC_OscConfig+0x52e>
 8008c4e:	bf00      	nop
 8008c50:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008c54:	4b9b      	ldr	r3, [pc, #620]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a9a      	ldr	r2, [pc, #616]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008c5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008c60:	f7fc fcbc 	bl	80055dc <HAL_GetTick>
 8008c64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008c66:	e008      	b.n	8008c7a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c68:	f7fc fcb8 	bl	80055dc <HAL_GetTick>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	2b02      	cmp	r3, #2
 8008c74:	d901      	bls.n	8008c7a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	e1c0      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008c7a:	4b92      	ldr	r3, [pc, #584]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1f0      	bne.n	8008c68 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 0304 	and.w	r3, r3, #4
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 8081 	beq.w	8008d96 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008c94:	4b8c      	ldr	r3, [pc, #560]	@ (8008ec8 <HAL_RCC_OscConfig+0x770>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a8b      	ldr	r2, [pc, #556]	@ (8008ec8 <HAL_RCC_OscConfig+0x770>)
 8008c9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ca0:	f7fc fc9c 	bl	80055dc <HAL_GetTick>
 8008ca4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ca6:	e008      	b.n	8008cba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ca8:	f7fc fc98 	bl	80055dc <HAL_GetTick>
 8008cac:	4602      	mov	r2, r0
 8008cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb0:	1ad3      	subs	r3, r2, r3
 8008cb2:	2b64      	cmp	r3, #100	@ 0x64
 8008cb4:	d901      	bls.n	8008cba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008cb6:	2303      	movs	r3, #3
 8008cb8:	e1a0      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008cba:	4b83      	ldr	r3, [pc, #524]	@ (8008ec8 <HAL_RCC_OscConfig+0x770>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d0f0      	beq.n	8008ca8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d106      	bne.n	8008cdc <HAL_RCC_OscConfig+0x584>
 8008cce:	4b7d      	ldr	r3, [pc, #500]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cd2:	4a7c      	ldr	r2, [pc, #496]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008cd4:	f043 0301 	orr.w	r3, r3, #1
 8008cd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cda:	e02d      	b.n	8008d38 <HAL_RCC_OscConfig+0x5e0>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10c      	bne.n	8008cfe <HAL_RCC_OscConfig+0x5a6>
 8008ce4:	4b77      	ldr	r3, [pc, #476]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ce8:	4a76      	ldr	r2, [pc, #472]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008cea:	f023 0301 	bic.w	r3, r3, #1
 8008cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cf0:	4b74      	ldr	r3, [pc, #464]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cf4:	4a73      	ldr	r2, [pc, #460]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008cf6:	f023 0304 	bic.w	r3, r3, #4
 8008cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cfc:	e01c      	b.n	8008d38 <HAL_RCC_OscConfig+0x5e0>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	689b      	ldr	r3, [r3, #8]
 8008d02:	2b05      	cmp	r3, #5
 8008d04:	d10c      	bne.n	8008d20 <HAL_RCC_OscConfig+0x5c8>
 8008d06:	4b6f      	ldr	r3, [pc, #444]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d0a:	4a6e      	ldr	r2, [pc, #440]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d0c:	f043 0304 	orr.w	r3, r3, #4
 8008d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d12:	4b6c      	ldr	r3, [pc, #432]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d16:	4a6b      	ldr	r2, [pc, #428]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d18:	f043 0301 	orr.w	r3, r3, #1
 8008d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d1e:	e00b      	b.n	8008d38 <HAL_RCC_OscConfig+0x5e0>
 8008d20:	4b68      	ldr	r3, [pc, #416]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d24:	4a67      	ldr	r2, [pc, #412]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d26:	f023 0301 	bic.w	r3, r3, #1
 8008d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d2c:	4b65      	ldr	r3, [pc, #404]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d30:	4a64      	ldr	r2, [pc, #400]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d32:	f023 0304 	bic.w	r3, r3, #4
 8008d36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d015      	beq.n	8008d6c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d40:	f7fc fc4c 	bl	80055dc <HAL_GetTick>
 8008d44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d46:	e00a      	b.n	8008d5e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d48:	f7fc fc48 	bl	80055dc <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d901      	bls.n	8008d5e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e14e      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d5e:	4b59      	ldr	r3, [pc, #356]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d62:	f003 0302 	and.w	r3, r3, #2
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d0ee      	beq.n	8008d48 <HAL_RCC_OscConfig+0x5f0>
 8008d6a:	e014      	b.n	8008d96 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d6c:	f7fc fc36 	bl	80055dc <HAL_GetTick>
 8008d70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008d72:	e00a      	b.n	8008d8a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d74:	f7fc fc32 	bl	80055dc <HAL_GetTick>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d901      	bls.n	8008d8a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e138      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008d8a:	4b4e      	ldr	r3, [pc, #312]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d8e:	f003 0302 	and.w	r3, r3, #2
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1ee      	bne.n	8008d74 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f000 812d 	beq.w	8008ffa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008da0:	4b48      	ldr	r3, [pc, #288]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008da8:	2b18      	cmp	r3, #24
 8008daa:	f000 80bd 	beq.w	8008f28 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	f040 809e 	bne.w	8008ef4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008db8:	4b42      	ldr	r3, [pc, #264]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a41      	ldr	r2, [pc, #260]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008dbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008dc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dc4:	f7fc fc0a 	bl	80055dc <HAL_GetTick>
 8008dc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008dca:	e008      	b.n	8008dde <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dcc:	f7fc fc06 	bl	80055dc <HAL_GetTick>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd4:	1ad3      	subs	r3, r2, r3
 8008dd6:	2b02      	cmp	r3, #2
 8008dd8:	d901      	bls.n	8008dde <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	e10e      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008dde:	4b39      	ldr	r3, [pc, #228]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1f0      	bne.n	8008dcc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008dea:	4b36      	ldr	r3, [pc, #216]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008dec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008dee:	4b37      	ldr	r3, [pc, #220]	@ (8008ecc <HAL_RCC_OscConfig+0x774>)
 8008df0:	4013      	ands	r3, r2
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008df6:	687a      	ldr	r2, [r7, #4]
 8008df8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008dfa:	0112      	lsls	r2, r2, #4
 8008dfc:	430a      	orrs	r2, r1
 8008dfe:	4931      	ldr	r1, [pc, #196]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e00:	4313      	orrs	r3, r2
 8008e02:	628b      	str	r3, [r1, #40]	@ 0x28
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e12:	3b01      	subs	r3, #1
 8008e14:	025b      	lsls	r3, r3, #9
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	431a      	orrs	r2, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	041b      	lsls	r3, r3, #16
 8008e22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008e26:	431a      	orrs	r2, r3
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e2c:	3b01      	subs	r3, #1
 8008e2e:	061b      	lsls	r3, r3, #24
 8008e30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008e34:	4923      	ldr	r1, [pc, #140]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e36:	4313      	orrs	r3, r2
 8008e38:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008e3a:	4b22      	ldr	r3, [pc, #136]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e3e:	4a21      	ldr	r2, [pc, #132]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e40:	f023 0301 	bic.w	r3, r3, #1
 8008e44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008e46:	4b1f      	ldr	r3, [pc, #124]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e4a:	4b21      	ldr	r3, [pc, #132]	@ (8008ed0 <HAL_RCC_OscConfig+0x778>)
 8008e4c:	4013      	ands	r3, r2
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008e52:	00d2      	lsls	r2, r2, #3
 8008e54:	491b      	ldr	r1, [pc, #108]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e56:	4313      	orrs	r3, r2
 8008e58:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e5e:	f023 020c 	bic.w	r2, r3, #12
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e66:	4917      	ldr	r1, [pc, #92]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008e6c:	4b15      	ldr	r3, [pc, #84]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e70:	f023 0202 	bic.w	r2, r3, #2
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e78:	4912      	ldr	r1, [pc, #72]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008e7e:	4b11      	ldr	r3, [pc, #68]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e82:	4a10      	ldr	r2, [pc, #64]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e8e:	4a0d      	ldr	r2, [pc, #52]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008e96:	4b0b      	ldr	r3, [pc, #44]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008ea0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008ea2:	4b08      	ldr	r3, [pc, #32]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea6:	4a07      	ldr	r2, [pc, #28]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008ea8:	f043 0301 	orr.w	r3, r3, #1
 8008eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008eae:	4b05      	ldr	r3, [pc, #20]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a04      	ldr	r2, [pc, #16]	@ (8008ec4 <HAL_RCC_OscConfig+0x76c>)
 8008eb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eba:	f7fc fb8f 	bl	80055dc <HAL_GetTick>
 8008ebe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ec0:	e011      	b.n	8008ee6 <HAL_RCC_OscConfig+0x78e>
 8008ec2:	bf00      	nop
 8008ec4:	58024400 	.word	0x58024400
 8008ec8:	58024800 	.word	0x58024800
 8008ecc:	fffffc0c 	.word	0xfffffc0c
 8008ed0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ed4:	f7fc fb82 	bl	80055dc <HAL_GetTick>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	1ad3      	subs	r3, r2, r3
 8008ede:	2b02      	cmp	r3, #2
 8008ee0:	d901      	bls.n	8008ee6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e08a      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ee6:	4b47      	ldr	r3, [pc, #284]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d0f0      	beq.n	8008ed4 <HAL_RCC_OscConfig+0x77c>
 8008ef2:	e082      	b.n	8008ffa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ef4:	4b43      	ldr	r3, [pc, #268]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a42      	ldr	r2, [pc, #264]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008efa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f00:	f7fc fb6c 	bl	80055dc <HAL_GetTick>
 8008f04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008f06:	e008      	b.n	8008f1a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f08:	f7fc fb68 	bl	80055dc <HAL_GetTick>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f10:	1ad3      	subs	r3, r2, r3
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	d901      	bls.n	8008f1a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008f16:	2303      	movs	r3, #3
 8008f18:	e070      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008f1a:	4b3a      	ldr	r3, [pc, #232]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1f0      	bne.n	8008f08 <HAL_RCC_OscConfig+0x7b0>
 8008f26:	e068      	b.n	8008ffa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008f28:	4b36      	ldr	r3, [pc, #216]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f2c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008f2e:	4b35      	ldr	r3, [pc, #212]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f32:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d031      	beq.n	8008fa0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	f003 0203 	and.w	r2, r3, #3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d12a      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	091b      	lsrs	r3, r3, #4
 8008f4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d122      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f64:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d11a      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	0a5b      	lsrs	r3, r3, #9
 8008f6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f76:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d111      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	0c1b      	lsrs	r3, r3, #16
 8008f80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f88:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d108      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	0e1b      	lsrs	r3, r3, #24
 8008f92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f9a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d001      	beq.n	8008fa4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e02b      	b.n	8008ffc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008fa4:	4b17      	ldr	r3, [pc, #92]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fa8:	08db      	lsrs	r3, r3, #3
 8008faa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008fae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d01f      	beq.n	8008ffa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008fba:	4b12      	ldr	r3, [pc, #72]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fbe:	4a11      	ldr	r2, [pc, #68]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008fc0:	f023 0301 	bic.w	r3, r3, #1
 8008fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008fc6:	f7fc fb09 	bl	80055dc <HAL_GetTick>
 8008fca:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008fcc:	bf00      	nop
 8008fce:	f7fc fb05 	bl	80055dc <HAL_GetTick>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d0f9      	beq.n	8008fce <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008fda:	4b0a      	ldr	r3, [pc, #40]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008fdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fde:	4b0a      	ldr	r3, [pc, #40]	@ (8009008 <HAL_RCC_OscConfig+0x8b0>)
 8008fe0:	4013      	ands	r3, r2
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008fe6:	00d2      	lsls	r2, r2, #3
 8008fe8:	4906      	ldr	r1, [pc, #24]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008fea:	4313      	orrs	r3, r2
 8008fec:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008fee:	4b05      	ldr	r3, [pc, #20]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff2:	4a04      	ldr	r2, [pc, #16]	@ (8009004 <HAL_RCC_OscConfig+0x8ac>)
 8008ff4:	f043 0301 	orr.w	r3, r3, #1
 8008ff8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3730      	adds	r7, #48	@ 0x30
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}
 8009004:	58024400 	.word	0x58024400
 8009008:	ffff0007 	.word	0xffff0007

0800900c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b086      	sub	sp, #24
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d101      	bne.n	8009020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	e19c      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009020:	4b8a      	ldr	r3, [pc, #552]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 030f 	and.w	r3, r3, #15
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	429a      	cmp	r2, r3
 800902c:	d910      	bls.n	8009050 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800902e:	4b87      	ldr	r3, [pc, #540]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f023 020f 	bic.w	r2, r3, #15
 8009036:	4985      	ldr	r1, [pc, #532]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	4313      	orrs	r3, r2
 800903c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800903e:	4b83      	ldr	r3, [pc, #524]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 030f 	and.w	r3, r3, #15
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	429a      	cmp	r2, r3
 800904a:	d001      	beq.n	8009050 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800904c:	2301      	movs	r3, #1
 800904e:	e184      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0304 	and.w	r3, r3, #4
 8009058:	2b00      	cmp	r3, #0
 800905a:	d010      	beq.n	800907e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	691a      	ldr	r2, [r3, #16]
 8009060:	4b7b      	ldr	r3, [pc, #492]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009062:	699b      	ldr	r3, [r3, #24]
 8009064:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009068:	429a      	cmp	r2, r3
 800906a:	d908      	bls.n	800907e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800906c:	4b78      	ldr	r3, [pc, #480]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	4975      	ldr	r1, [pc, #468]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800907a:	4313      	orrs	r3, r2
 800907c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f003 0308 	and.w	r3, r3, #8
 8009086:	2b00      	cmp	r3, #0
 8009088:	d010      	beq.n	80090ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	695a      	ldr	r2, [r3, #20]
 800908e:	4b70      	ldr	r3, [pc, #448]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009090:	69db      	ldr	r3, [r3, #28]
 8009092:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009096:	429a      	cmp	r2, r3
 8009098:	d908      	bls.n	80090ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800909a:	4b6d      	ldr	r3, [pc, #436]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800909c:	69db      	ldr	r3, [r3, #28]
 800909e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	695b      	ldr	r3, [r3, #20]
 80090a6:	496a      	ldr	r1, [pc, #424]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80090a8:	4313      	orrs	r3, r2
 80090aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0310 	and.w	r3, r3, #16
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d010      	beq.n	80090da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	699a      	ldr	r2, [r3, #24]
 80090bc:	4b64      	ldr	r3, [pc, #400]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80090be:	69db      	ldr	r3, [r3, #28]
 80090c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d908      	bls.n	80090da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80090c8:	4b61      	ldr	r3, [pc, #388]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80090ca:	69db      	ldr	r3, [r3, #28]
 80090cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	699b      	ldr	r3, [r3, #24]
 80090d4:	495e      	ldr	r1, [pc, #376]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80090d6:	4313      	orrs	r3, r2
 80090d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f003 0320 	and.w	r3, r3, #32
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d010      	beq.n	8009108 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	69da      	ldr	r2, [r3, #28]
 80090ea:	4b59      	ldr	r3, [pc, #356]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80090ec:	6a1b      	ldr	r3, [r3, #32]
 80090ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d908      	bls.n	8009108 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80090f6:	4b56      	ldr	r3, [pc, #344]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	69db      	ldr	r3, [r3, #28]
 8009102:	4953      	ldr	r1, [pc, #332]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009104:	4313      	orrs	r3, r2
 8009106:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f003 0302 	and.w	r3, r3, #2
 8009110:	2b00      	cmp	r3, #0
 8009112:	d010      	beq.n	8009136 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68da      	ldr	r2, [r3, #12]
 8009118:	4b4d      	ldr	r3, [pc, #308]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800911a:	699b      	ldr	r3, [r3, #24]
 800911c:	f003 030f 	and.w	r3, r3, #15
 8009120:	429a      	cmp	r2, r3
 8009122:	d908      	bls.n	8009136 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009124:	4b4a      	ldr	r3, [pc, #296]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009126:	699b      	ldr	r3, [r3, #24]
 8009128:	f023 020f 	bic.w	r2, r3, #15
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	4947      	ldr	r1, [pc, #284]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009132:	4313      	orrs	r3, r2
 8009134:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f003 0301 	and.w	r3, r3, #1
 800913e:	2b00      	cmp	r3, #0
 8009140:	d055      	beq.n	80091ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009142:	4b43      	ldr	r3, [pc, #268]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009144:	699b      	ldr	r3, [r3, #24]
 8009146:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	4940      	ldr	r1, [pc, #256]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009150:	4313      	orrs	r3, r2
 8009152:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	2b02      	cmp	r3, #2
 800915a:	d107      	bne.n	800916c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800915c:	4b3c      	ldr	r3, [pc, #240]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009164:	2b00      	cmp	r3, #0
 8009166:	d121      	bne.n	80091ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e0f6      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	2b03      	cmp	r3, #3
 8009172:	d107      	bne.n	8009184 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009174:	4b36      	ldr	r3, [pc, #216]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800917c:	2b00      	cmp	r3, #0
 800917e:	d115      	bne.n	80091ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009180:	2301      	movs	r3, #1
 8009182:	e0ea      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	2b01      	cmp	r3, #1
 800918a:	d107      	bne.n	800919c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800918c:	4b30      	ldr	r3, [pc, #192]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009194:	2b00      	cmp	r3, #0
 8009196:	d109      	bne.n	80091ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	e0de      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800919c:	4b2c      	ldr	r3, [pc, #176]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f003 0304 	and.w	r3, r3, #4
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d101      	bne.n	80091ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80091a8:	2301      	movs	r3, #1
 80091aa:	e0d6      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80091ac:	4b28      	ldr	r3, [pc, #160]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80091ae:	691b      	ldr	r3, [r3, #16]
 80091b0:	f023 0207 	bic.w	r2, r3, #7
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	4925      	ldr	r1, [pc, #148]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80091ba:	4313      	orrs	r3, r2
 80091bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091be:	f7fc fa0d 	bl	80055dc <HAL_GetTick>
 80091c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091c4:	e00a      	b.n	80091dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091c6:	f7fc fa09 	bl	80055dc <HAL_GetTick>
 80091ca:	4602      	mov	r2, r0
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	1ad3      	subs	r3, r2, r3
 80091d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d901      	bls.n	80091dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	e0be      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091dc:	4b1c      	ldr	r3, [pc, #112]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	00db      	lsls	r3, r3, #3
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d1eb      	bne.n	80091c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d010      	beq.n	800921c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	68da      	ldr	r2, [r3, #12]
 80091fe:	4b14      	ldr	r3, [pc, #80]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009200:	699b      	ldr	r3, [r3, #24]
 8009202:	f003 030f 	and.w	r3, r3, #15
 8009206:	429a      	cmp	r2, r3
 8009208:	d208      	bcs.n	800921c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800920a:	4b11      	ldr	r3, [pc, #68]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 800920c:	699b      	ldr	r3, [r3, #24]
 800920e:	f023 020f 	bic.w	r2, r3, #15
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	490e      	ldr	r1, [pc, #56]	@ (8009250 <HAL_RCC_ClockConfig+0x244>)
 8009218:	4313      	orrs	r3, r2
 800921a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800921c:	4b0b      	ldr	r3, [pc, #44]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f003 030f 	and.w	r3, r3, #15
 8009224:	683a      	ldr	r2, [r7, #0]
 8009226:	429a      	cmp	r2, r3
 8009228:	d214      	bcs.n	8009254 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800922a:	4b08      	ldr	r3, [pc, #32]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f023 020f 	bic.w	r2, r3, #15
 8009232:	4906      	ldr	r1, [pc, #24]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	4313      	orrs	r3, r2
 8009238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800923a:	4b04      	ldr	r3, [pc, #16]	@ (800924c <HAL_RCC_ClockConfig+0x240>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 030f 	and.w	r3, r3, #15
 8009242:	683a      	ldr	r2, [r7, #0]
 8009244:	429a      	cmp	r2, r3
 8009246:	d005      	beq.n	8009254 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	e086      	b.n	800935a <HAL_RCC_ClockConfig+0x34e>
 800924c:	52002000 	.word	0x52002000
 8009250:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f003 0304 	and.w	r3, r3, #4
 800925c:	2b00      	cmp	r3, #0
 800925e:	d010      	beq.n	8009282 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	691a      	ldr	r2, [r3, #16]
 8009264:	4b3f      	ldr	r3, [pc, #252]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800926c:	429a      	cmp	r2, r3
 800926e:	d208      	bcs.n	8009282 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009270:	4b3c      	ldr	r3, [pc, #240]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 8009272:	699b      	ldr	r3, [r3, #24]
 8009274:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	691b      	ldr	r3, [r3, #16]
 800927c:	4939      	ldr	r1, [pc, #228]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 800927e:	4313      	orrs	r3, r2
 8009280:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 0308 	and.w	r3, r3, #8
 800928a:	2b00      	cmp	r3, #0
 800928c:	d010      	beq.n	80092b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	695a      	ldr	r2, [r3, #20]
 8009292:	4b34      	ldr	r3, [pc, #208]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 8009294:	69db      	ldr	r3, [r3, #28]
 8009296:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800929a:	429a      	cmp	r2, r3
 800929c:	d208      	bcs.n	80092b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800929e:	4b31      	ldr	r3, [pc, #196]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092a0:	69db      	ldr	r3, [r3, #28]
 80092a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	695b      	ldr	r3, [r3, #20]
 80092aa:	492e      	ldr	r1, [pc, #184]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092ac:	4313      	orrs	r3, r2
 80092ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f003 0310 	and.w	r3, r3, #16
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d010      	beq.n	80092de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	699a      	ldr	r2, [r3, #24]
 80092c0:	4b28      	ldr	r3, [pc, #160]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092c2:	69db      	ldr	r3, [r3, #28]
 80092c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d208      	bcs.n	80092de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80092cc:	4b25      	ldr	r3, [pc, #148]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092ce:	69db      	ldr	r3, [r3, #28]
 80092d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	699b      	ldr	r3, [r3, #24]
 80092d8:	4922      	ldr	r1, [pc, #136]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092da:	4313      	orrs	r3, r2
 80092dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 0320 	and.w	r3, r3, #32
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d010      	beq.n	800930c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	69da      	ldr	r2, [r3, #28]
 80092ee:	4b1d      	ldr	r3, [pc, #116]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092f0:	6a1b      	ldr	r3, [r3, #32]
 80092f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d208      	bcs.n	800930c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80092fa:	4b1a      	ldr	r3, [pc, #104]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 80092fc:	6a1b      	ldr	r3, [r3, #32]
 80092fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	69db      	ldr	r3, [r3, #28]
 8009306:	4917      	ldr	r1, [pc, #92]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 8009308:	4313      	orrs	r3, r2
 800930a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800930c:	f000 f834 	bl	8009378 <HAL_RCC_GetSysClockFreq>
 8009310:	4602      	mov	r2, r0
 8009312:	4b14      	ldr	r3, [pc, #80]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 8009314:	699b      	ldr	r3, [r3, #24]
 8009316:	0a1b      	lsrs	r3, r3, #8
 8009318:	f003 030f 	and.w	r3, r3, #15
 800931c:	4912      	ldr	r1, [pc, #72]	@ (8009368 <HAL_RCC_ClockConfig+0x35c>)
 800931e:	5ccb      	ldrb	r3, [r1, r3]
 8009320:	f003 031f 	and.w	r3, r3, #31
 8009324:	fa22 f303 	lsr.w	r3, r2, r3
 8009328:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800932a:	4b0e      	ldr	r3, [pc, #56]	@ (8009364 <HAL_RCC_ClockConfig+0x358>)
 800932c:	699b      	ldr	r3, [r3, #24]
 800932e:	f003 030f 	and.w	r3, r3, #15
 8009332:	4a0d      	ldr	r2, [pc, #52]	@ (8009368 <HAL_RCC_ClockConfig+0x35c>)
 8009334:	5cd3      	ldrb	r3, [r2, r3]
 8009336:	f003 031f 	and.w	r3, r3, #31
 800933a:	693a      	ldr	r2, [r7, #16]
 800933c:	fa22 f303 	lsr.w	r3, r2, r3
 8009340:	4a0a      	ldr	r2, [pc, #40]	@ (800936c <HAL_RCC_ClockConfig+0x360>)
 8009342:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009344:	4a0a      	ldr	r2, [pc, #40]	@ (8009370 <HAL_RCC_ClockConfig+0x364>)
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800934a:	4b0a      	ldr	r3, [pc, #40]	@ (8009374 <HAL_RCC_ClockConfig+0x368>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4618      	mov	r0, r3
 8009350:	f7fc f8fa 	bl	8005548 <HAL_InitTick>
 8009354:	4603      	mov	r3, r0
 8009356:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009358:	7bfb      	ldrb	r3, [r7, #15]
}
 800935a:	4618      	mov	r0, r3
 800935c:	3718      	adds	r7, #24
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	58024400 	.word	0x58024400
 8009368:	08015634 	.word	0x08015634
 800936c:	240002c8 	.word	0x240002c8
 8009370:	240002c4 	.word	0x240002c4
 8009374:	240002bc 	.word	0x240002bc

08009378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009378:	b480      	push	{r7}
 800937a:	b089      	sub	sp, #36	@ 0x24
 800937c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800937e:	4bb3      	ldr	r3, [pc, #716]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009386:	2b18      	cmp	r3, #24
 8009388:	f200 8155 	bhi.w	8009636 <HAL_RCC_GetSysClockFreq+0x2be>
 800938c:	a201      	add	r2, pc, #4	@ (adr r2, 8009394 <HAL_RCC_GetSysClockFreq+0x1c>)
 800938e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009392:	bf00      	nop
 8009394:	080093f9 	.word	0x080093f9
 8009398:	08009637 	.word	0x08009637
 800939c:	08009637 	.word	0x08009637
 80093a0:	08009637 	.word	0x08009637
 80093a4:	08009637 	.word	0x08009637
 80093a8:	08009637 	.word	0x08009637
 80093ac:	08009637 	.word	0x08009637
 80093b0:	08009637 	.word	0x08009637
 80093b4:	0800941f 	.word	0x0800941f
 80093b8:	08009637 	.word	0x08009637
 80093bc:	08009637 	.word	0x08009637
 80093c0:	08009637 	.word	0x08009637
 80093c4:	08009637 	.word	0x08009637
 80093c8:	08009637 	.word	0x08009637
 80093cc:	08009637 	.word	0x08009637
 80093d0:	08009637 	.word	0x08009637
 80093d4:	08009425 	.word	0x08009425
 80093d8:	08009637 	.word	0x08009637
 80093dc:	08009637 	.word	0x08009637
 80093e0:	08009637 	.word	0x08009637
 80093e4:	08009637 	.word	0x08009637
 80093e8:	08009637 	.word	0x08009637
 80093ec:	08009637 	.word	0x08009637
 80093f0:	08009637 	.word	0x08009637
 80093f4:	0800942b 	.word	0x0800942b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093f8:	4b94      	ldr	r3, [pc, #592]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f003 0320 	and.w	r3, r3, #32
 8009400:	2b00      	cmp	r3, #0
 8009402:	d009      	beq.n	8009418 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009404:	4b91      	ldr	r3, [pc, #580]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	08db      	lsrs	r3, r3, #3
 800940a:	f003 0303 	and.w	r3, r3, #3
 800940e:	4a90      	ldr	r2, [pc, #576]	@ (8009650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009410:	fa22 f303 	lsr.w	r3, r2, r3
 8009414:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009416:	e111      	b.n	800963c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009418:	4b8d      	ldr	r3, [pc, #564]	@ (8009650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800941a:	61bb      	str	r3, [r7, #24]
      break;
 800941c:	e10e      	b.n	800963c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800941e:	4b8d      	ldr	r3, [pc, #564]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009420:	61bb      	str	r3, [r7, #24]
      break;
 8009422:	e10b      	b.n	800963c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009424:	4b8c      	ldr	r3, [pc, #560]	@ (8009658 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009426:	61bb      	str	r3, [r7, #24]
      break;
 8009428:	e108      	b.n	800963c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800942a:	4b88      	ldr	r3, [pc, #544]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800942c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800942e:	f003 0303 	and.w	r3, r3, #3
 8009432:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009434:	4b85      	ldr	r3, [pc, #532]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009438:	091b      	lsrs	r3, r3, #4
 800943a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800943e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009440:	4b82      	ldr	r3, [pc, #520]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009444:	f003 0301 	and.w	r3, r3, #1
 8009448:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800944a:	4b80      	ldr	r3, [pc, #512]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800944c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800944e:	08db      	lsrs	r3, r3, #3
 8009450:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	fb02 f303 	mul.w	r3, r2, r3
 800945a:	ee07 3a90 	vmov	s15, r3
 800945e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009462:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	2b00      	cmp	r3, #0
 800946a:	f000 80e1 	beq.w	8009630 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800946e:	697b      	ldr	r3, [r7, #20]
 8009470:	2b02      	cmp	r3, #2
 8009472:	f000 8083 	beq.w	800957c <HAL_RCC_GetSysClockFreq+0x204>
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	2b02      	cmp	r3, #2
 800947a:	f200 80a1 	bhi.w	80095c0 <HAL_RCC_GetSysClockFreq+0x248>
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d003      	beq.n	800948c <HAL_RCC_GetSysClockFreq+0x114>
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d056      	beq.n	8009538 <HAL_RCC_GetSysClockFreq+0x1c0>
 800948a:	e099      	b.n	80095c0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800948c:	4b6f      	ldr	r3, [pc, #444]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f003 0320 	and.w	r3, r3, #32
 8009494:	2b00      	cmp	r3, #0
 8009496:	d02d      	beq.n	80094f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009498:	4b6c      	ldr	r3, [pc, #432]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	08db      	lsrs	r3, r3, #3
 800949e:	f003 0303 	and.w	r3, r3, #3
 80094a2:	4a6b      	ldr	r2, [pc, #428]	@ (8009650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80094a4:	fa22 f303 	lsr.w	r3, r2, r3
 80094a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	ee07 3a90 	vmov	s15, r3
 80094b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	ee07 3a90 	vmov	s15, r3
 80094ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094c2:	4b62      	ldr	r3, [pc, #392]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ca:	ee07 3a90 	vmov	s15, r3
 80094ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80094d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800965c <HAL_RCC_GetSysClockFreq+0x2e4>
 80094da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80094f2:	e087      	b.n	8009604 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	ee07 3a90 	vmov	s15, r3
 80094fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009660 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009506:	4b51      	ldr	r3, [pc, #324]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800950a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800950e:	ee07 3a90 	vmov	s15, r3
 8009512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009516:	ed97 6a02 	vldr	s12, [r7, #8]
 800951a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800965c <HAL_RCC_GetSysClockFreq+0x2e4>
 800951e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800952a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800952e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009532:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009536:	e065      	b.n	8009604 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	ee07 3a90 	vmov	s15, r3
 800953e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009542:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009664 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800954a:	4b40      	ldr	r3, [pc, #256]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800954c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800954e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009552:	ee07 3a90 	vmov	s15, r3
 8009556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800955a:	ed97 6a02 	vldr	s12, [r7, #8]
 800955e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800965c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800956a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800956e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009576:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800957a:	e043      	b.n	8009604 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	ee07 3a90 	vmov	s15, r3
 8009582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009586:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009668 <HAL_RCC_GetSysClockFreq+0x2f0>
 800958a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800958e:	4b2f      	ldr	r3, [pc, #188]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009596:	ee07 3a90 	vmov	s15, r3
 800959a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800959e:	ed97 6a02 	vldr	s12, [r7, #8]
 80095a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800965c <HAL_RCC_GetSysClockFreq+0x2e4>
 80095a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80095be:	e021      	b.n	8009604 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	ee07 3a90 	vmov	s15, r3
 80095c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009664 <HAL_RCC_GetSysClockFreq+0x2ec>
 80095ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095d2:	4b1e      	ldr	r3, [pc, #120]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095da:	ee07 3a90 	vmov	s15, r3
 80095de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80095e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800965c <HAL_RCC_GetSysClockFreq+0x2e4>
 80095ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009602:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009604:	4b11      	ldr	r3, [pc, #68]	@ (800964c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009608:	0a5b      	lsrs	r3, r3, #9
 800960a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800960e:	3301      	adds	r3, #1
 8009610:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	ee07 3a90 	vmov	s15, r3
 8009618:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800961c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009628:	ee17 3a90 	vmov	r3, s15
 800962c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800962e:	e005      	b.n	800963c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009630:	2300      	movs	r3, #0
 8009632:	61bb      	str	r3, [r7, #24]
      break;
 8009634:	e002      	b.n	800963c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009636:	4b07      	ldr	r3, [pc, #28]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009638:	61bb      	str	r3, [r7, #24]
      break;
 800963a:	bf00      	nop
  }

  return sysclockfreq;
 800963c:	69bb      	ldr	r3, [r7, #24]
}
 800963e:	4618      	mov	r0, r3
 8009640:	3724      	adds	r7, #36	@ 0x24
 8009642:	46bd      	mov	sp, r7
 8009644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009648:	4770      	bx	lr
 800964a:	bf00      	nop
 800964c:	58024400 	.word	0x58024400
 8009650:	03d09000 	.word	0x03d09000
 8009654:	003d0900 	.word	0x003d0900
 8009658:	017d7840 	.word	0x017d7840
 800965c:	46000000 	.word	0x46000000
 8009660:	4c742400 	.word	0x4c742400
 8009664:	4a742400 	.word	0x4a742400
 8009668:	4bbebc20 	.word	0x4bbebc20

0800966c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009672:	f7ff fe81 	bl	8009378 <HAL_RCC_GetSysClockFreq>
 8009676:	4602      	mov	r2, r0
 8009678:	4b10      	ldr	r3, [pc, #64]	@ (80096bc <HAL_RCC_GetHCLKFreq+0x50>)
 800967a:	699b      	ldr	r3, [r3, #24]
 800967c:	0a1b      	lsrs	r3, r3, #8
 800967e:	f003 030f 	and.w	r3, r3, #15
 8009682:	490f      	ldr	r1, [pc, #60]	@ (80096c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8009684:	5ccb      	ldrb	r3, [r1, r3]
 8009686:	f003 031f 	and.w	r3, r3, #31
 800968a:	fa22 f303 	lsr.w	r3, r2, r3
 800968e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009690:	4b0a      	ldr	r3, [pc, #40]	@ (80096bc <HAL_RCC_GetHCLKFreq+0x50>)
 8009692:	699b      	ldr	r3, [r3, #24]
 8009694:	f003 030f 	and.w	r3, r3, #15
 8009698:	4a09      	ldr	r2, [pc, #36]	@ (80096c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800969a:	5cd3      	ldrb	r3, [r2, r3]
 800969c:	f003 031f 	and.w	r3, r3, #31
 80096a0:	687a      	ldr	r2, [r7, #4]
 80096a2:	fa22 f303 	lsr.w	r3, r2, r3
 80096a6:	4a07      	ldr	r2, [pc, #28]	@ (80096c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80096a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80096aa:	4a07      	ldr	r2, [pc, #28]	@ (80096c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80096b0:	4b04      	ldr	r3, [pc, #16]	@ (80096c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80096b2:	681b      	ldr	r3, [r3, #0]
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3708      	adds	r7, #8
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}
 80096bc:	58024400 	.word	0x58024400
 80096c0:	08015634 	.word	0x08015634
 80096c4:	240002c8 	.word	0x240002c8
 80096c8:	240002c4 	.word	0x240002c4

080096cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80096d0:	f7ff ffcc 	bl	800966c <HAL_RCC_GetHCLKFreq>
 80096d4:	4602      	mov	r2, r0
 80096d6:	4b06      	ldr	r3, [pc, #24]	@ (80096f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	091b      	lsrs	r3, r3, #4
 80096dc:	f003 0307 	and.w	r3, r3, #7
 80096e0:	4904      	ldr	r1, [pc, #16]	@ (80096f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80096e2:	5ccb      	ldrb	r3, [r1, r3]
 80096e4:	f003 031f 	and.w	r3, r3, #31
 80096e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	58024400 	.word	0x58024400
 80096f4:	08015634 	.word	0x08015634

080096f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80096fc:	f7ff ffb6 	bl	800966c <HAL_RCC_GetHCLKFreq>
 8009700:	4602      	mov	r2, r0
 8009702:	4b06      	ldr	r3, [pc, #24]	@ (800971c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009704:	69db      	ldr	r3, [r3, #28]
 8009706:	0a1b      	lsrs	r3, r3, #8
 8009708:	f003 0307 	and.w	r3, r3, #7
 800970c:	4904      	ldr	r1, [pc, #16]	@ (8009720 <HAL_RCC_GetPCLK2Freq+0x28>)
 800970e:	5ccb      	ldrb	r3, [r1, r3]
 8009710:	f003 031f 	and.w	r3, r3, #31
 8009714:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009718:	4618      	mov	r0, r3
 800971a:	bd80      	pop	{r7, pc}
 800971c:	58024400 	.word	0x58024400
 8009720:	08015634 	.word	0x08015634

08009724 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009728:	b0ca      	sub	sp, #296	@ 0x128
 800972a:	af00      	add	r7, sp, #0
 800972c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009730:	2300      	movs	r3, #0
 8009732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009736:	2300      	movs	r3, #0
 8009738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800973c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009744:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009748:	2500      	movs	r5, #0
 800974a:	ea54 0305 	orrs.w	r3, r4, r5
 800974e:	d049      	beq.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009754:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009756:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800975a:	d02f      	beq.n	80097bc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800975c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009760:	d828      	bhi.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009762:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009766:	d01a      	beq.n	800979e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009768:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800976c:	d822      	bhi.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800976e:	2b00      	cmp	r3, #0
 8009770:	d003      	beq.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009772:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009776:	d007      	beq.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009778:	e01c      	b.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800977a:	4bb8      	ldr	r3, [pc, #736]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800977c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800977e:	4ab7      	ldr	r2, [pc, #732]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009784:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009786:	e01a      	b.n	80097be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800978c:	3308      	adds	r3, #8
 800978e:	2102      	movs	r1, #2
 8009790:	4618      	mov	r0, r3
 8009792:	f002 fb61 	bl	800be58 <RCCEx_PLL2_Config>
 8009796:	4603      	mov	r3, r0
 8009798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800979c:	e00f      	b.n	80097be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800979e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097a2:	3328      	adds	r3, #40	@ 0x28
 80097a4:	2102      	movs	r1, #2
 80097a6:	4618      	mov	r0, r3
 80097a8:	f002 fc08 	bl	800bfbc <RCCEx_PLL3_Config>
 80097ac:	4603      	mov	r3, r0
 80097ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80097b2:	e004      	b.n	80097be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097b4:	2301      	movs	r3, #1
 80097b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097ba:	e000      	b.n	80097be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80097bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d10a      	bne.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80097c6:	4ba5      	ldr	r3, [pc, #660]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80097c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80097ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097d4:	4aa1      	ldr	r2, [pc, #644]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80097d6:	430b      	orrs	r3, r1
 80097d8:	6513      	str	r3, [r2, #80]	@ 0x50
 80097da:	e003      	b.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80097e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80097f0:	f04f 0900 	mov.w	r9, #0
 80097f4:	ea58 0309 	orrs.w	r3, r8, r9
 80097f8:	d047      	beq.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80097fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009800:	2b04      	cmp	r3, #4
 8009802:	d82a      	bhi.n	800985a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009804:	a201      	add	r2, pc, #4	@ (adr r2, 800980c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800980a:	bf00      	nop
 800980c:	08009821 	.word	0x08009821
 8009810:	0800982f 	.word	0x0800982f
 8009814:	08009845 	.word	0x08009845
 8009818:	08009863 	.word	0x08009863
 800981c:	08009863 	.word	0x08009863
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009820:	4b8e      	ldr	r3, [pc, #568]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009824:	4a8d      	ldr	r2, [pc, #564]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009826:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800982a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800982c:	e01a      	b.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800982e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009832:	3308      	adds	r3, #8
 8009834:	2100      	movs	r1, #0
 8009836:	4618      	mov	r0, r3
 8009838:	f002 fb0e 	bl	800be58 <RCCEx_PLL2_Config>
 800983c:	4603      	mov	r3, r0
 800983e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009842:	e00f      	b.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009848:	3328      	adds	r3, #40	@ 0x28
 800984a:	2100      	movs	r1, #0
 800984c:	4618      	mov	r0, r3
 800984e:	f002 fbb5 	bl	800bfbc <RCCEx_PLL3_Config>
 8009852:	4603      	mov	r3, r0
 8009854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009858:	e004      	b.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009860:	e000      	b.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009862:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009864:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10a      	bne.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800986c:	4b7b      	ldr	r3, [pc, #492]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800986e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009870:	f023 0107 	bic.w	r1, r3, #7
 8009874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800987a:	4a78      	ldr	r2, [pc, #480]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800987c:	430b      	orrs	r3, r1
 800987e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009880:	e003      	b.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009882:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009886:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800988a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009896:	f04f 0b00 	mov.w	fp, #0
 800989a:	ea5a 030b 	orrs.w	r3, sl, fp
 800989e:	d04c      	beq.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80098a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098aa:	d030      	beq.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80098ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098b0:	d829      	bhi.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80098b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80098b4:	d02d      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80098b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80098b8:	d825      	bhi.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80098ba:	2b80      	cmp	r3, #128	@ 0x80
 80098bc:	d018      	beq.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80098be:	2b80      	cmp	r3, #128	@ 0x80
 80098c0:	d821      	bhi.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d002      	beq.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80098c6:	2b40      	cmp	r3, #64	@ 0x40
 80098c8:	d007      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80098ca:	e01c      	b.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098cc:	4b63      	ldr	r3, [pc, #396]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80098ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d0:	4a62      	ldr	r2, [pc, #392]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80098d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80098d8:	e01c      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098de:	3308      	adds	r3, #8
 80098e0:	2100      	movs	r1, #0
 80098e2:	4618      	mov	r0, r3
 80098e4:	f002 fab8 	bl	800be58 <RCCEx_PLL2_Config>
 80098e8:	4603      	mov	r3, r0
 80098ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80098ee:	e011      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80098f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098f4:	3328      	adds	r3, #40	@ 0x28
 80098f6:	2100      	movs	r1, #0
 80098f8:	4618      	mov	r0, r3
 80098fa:	f002 fb5f 	bl	800bfbc <RCCEx_PLL3_Config>
 80098fe:	4603      	mov	r3, r0
 8009900:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009904:	e006      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009906:	2301      	movs	r3, #1
 8009908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800990c:	e002      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800990e:	bf00      	nop
 8009910:	e000      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009914:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10a      	bne.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800991c:	4b4f      	ldr	r3, [pc, #316]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800991e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009920:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800992a:	4a4c      	ldr	r2, [pc, #304]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800992c:	430b      	orrs	r3, r1
 800992e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009930:	e003      	b.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800993a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009946:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800994a:	2300      	movs	r3, #0
 800994c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009950:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009954:	460b      	mov	r3, r1
 8009956:	4313      	orrs	r3, r2
 8009958:	d053      	beq.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800995a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800995e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009962:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009966:	d035      	beq.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009968:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800996c:	d82e      	bhi.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800996e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009972:	d031      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009974:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009978:	d828      	bhi.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800997a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800997e:	d01a      	beq.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009980:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009984:	d822      	bhi.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009986:	2b00      	cmp	r3, #0
 8009988:	d003      	beq.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800998a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800998e:	d007      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009990:	e01c      	b.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009992:	4b32      	ldr	r3, [pc, #200]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009996:	4a31      	ldr	r2, [pc, #196]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800999c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800999e:	e01c      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099a4:	3308      	adds	r3, #8
 80099a6:	2100      	movs	r1, #0
 80099a8:	4618      	mov	r0, r3
 80099aa:	f002 fa55 	bl	800be58 <RCCEx_PLL2_Config>
 80099ae:	4603      	mov	r3, r0
 80099b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80099b4:	e011      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ba:	3328      	adds	r3, #40	@ 0x28
 80099bc:	2100      	movs	r1, #0
 80099be:	4618      	mov	r0, r3
 80099c0:	f002 fafc 	bl	800bfbc <RCCEx_PLL3_Config>
 80099c4:	4603      	mov	r3, r0
 80099c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099ca:	e006      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80099d2:	e002      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80099d4:	bf00      	nop
 80099d6:	e000      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80099d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10b      	bne.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80099e2:	4b1e      	ldr	r3, [pc, #120]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80099e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099e6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80099ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80099f2:	4a1a      	ldr	r2, [pc, #104]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80099f4:	430b      	orrs	r3, r1
 80099f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80099f8:	e003      	b.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009a0e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009a12:	2300      	movs	r3, #0
 8009a14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009a18:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	d056      	beq.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009a2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a2e:	d038      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009a30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a34:	d831      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009a36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009a3a:	d034      	beq.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009a3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009a40:	d82b      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009a42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a46:	d01d      	beq.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009a48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a4c:	d825      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d006      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009a52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a56:	d00a      	beq.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009a58:	e01f      	b.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009a5a:	bf00      	nop
 8009a5c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a60:	4ba2      	ldr	r3, [pc, #648]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a64:	4aa1      	ldr	r2, [pc, #644]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a6c:	e01c      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a72:	3308      	adds	r3, #8
 8009a74:	2100      	movs	r1, #0
 8009a76:	4618      	mov	r0, r3
 8009a78:	f002 f9ee 	bl	800be58 <RCCEx_PLL2_Config>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009a82:	e011      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a88:	3328      	adds	r3, #40	@ 0x28
 8009a8a:	2100      	movs	r1, #0
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f002 fa95 	bl	800bfbc <RCCEx_PLL3_Config>
 8009a92:	4603      	mov	r3, r0
 8009a94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a98:	e006      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009aa0:	e002      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009aa2:	bf00      	nop
 8009aa4:	e000      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d10b      	bne.n	8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009ab0:	4b8e      	ldr	r3, [pc, #568]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ab4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009abc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009ac0:	4a8a      	ldr	r2, [pc, #552]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ac2:	430b      	orrs	r3, r1
 8009ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ac6:	e003      	b.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009acc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009adc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009ae6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009aea:	460b      	mov	r3, r1
 8009aec:	4313      	orrs	r3, r2
 8009aee:	d03a      	beq.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009af6:	2b30      	cmp	r3, #48	@ 0x30
 8009af8:	d01f      	beq.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009afa:	2b30      	cmp	r3, #48	@ 0x30
 8009afc:	d819      	bhi.n	8009b32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009afe:	2b20      	cmp	r3, #32
 8009b00:	d00c      	beq.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009b02:	2b20      	cmp	r3, #32
 8009b04:	d815      	bhi.n	8009b32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d019      	beq.n	8009b3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009b0a:	2b10      	cmp	r3, #16
 8009b0c:	d111      	bne.n	8009b32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b0e:	4b77      	ldr	r3, [pc, #476]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b12:	4a76      	ldr	r2, [pc, #472]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009b1a:	e011      	b.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b20:	3308      	adds	r3, #8
 8009b22:	2102      	movs	r1, #2
 8009b24:	4618      	mov	r0, r3
 8009b26:	f002 f997 	bl	800be58 <RCCEx_PLL2_Config>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009b30:	e006      	b.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009b32:	2301      	movs	r3, #1
 8009b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b38:	e002      	b.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009b3a:	bf00      	nop
 8009b3c:	e000      	b.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009b3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10a      	bne.n	8009b5e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009b48:	4b68      	ldr	r3, [pc, #416]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b4c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b56:	4a65      	ldr	r2, [pc, #404]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b58:	430b      	orrs	r3, r1
 8009b5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b5c:	e003      	b.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009b72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009b76:	2300      	movs	r3, #0
 8009b78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009b7c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009b80:	460b      	mov	r3, r1
 8009b82:	4313      	orrs	r3, r2
 8009b84:	d051      	beq.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b90:	d035      	beq.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009b92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b96:	d82e      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009b98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009b9c:	d031      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009b9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009ba2:	d828      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009ba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ba8:	d01a      	beq.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bae:	d822      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d003      	beq.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bb8:	d007      	beq.n	8009bca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009bba:	e01c      	b.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bbc:	4b4b      	ldr	r3, [pc, #300]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc0:	4a4a      	ldr	r2, [pc, #296]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009bc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009bc8:	e01c      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bce:	3308      	adds	r3, #8
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f002 f940 	bl	800be58 <RCCEx_PLL2_Config>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009bde:	e011      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be4:	3328      	adds	r3, #40	@ 0x28
 8009be6:	2100      	movs	r1, #0
 8009be8:	4618      	mov	r0, r3
 8009bea:	f002 f9e7 	bl	800bfbc <RCCEx_PLL3_Config>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009bf4:	e006      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bfc:	e002      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009bfe:	bf00      	nop
 8009c00:	e000      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10a      	bne.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009c0c:	4b37      	ldr	r3, [pc, #220]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c10:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c1a:	4a34      	ldr	r2, [pc, #208]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c1c:	430b      	orrs	r3, r1
 8009c1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c20:	e003      	b.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c32:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009c36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009c40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009c44:	460b      	mov	r3, r1
 8009c46:	4313      	orrs	r3, r2
 8009c48:	d056      	beq.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009c54:	d033      	beq.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009c56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009c5a:	d82c      	bhi.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009c5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009c60:	d02f      	beq.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009c62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009c66:	d826      	bhi.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009c68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009c6c:	d02b      	beq.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009c6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009c72:	d820      	bhi.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c78:	d012      	beq.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c7e:	d81a      	bhi.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d022      	beq.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c88:	d115      	bne.n	8009cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c8e:	3308      	adds	r3, #8
 8009c90:	2101      	movs	r1, #1
 8009c92:	4618      	mov	r0, r3
 8009c94:	f002 f8e0 	bl	800be58 <RCCEx_PLL2_Config>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009c9e:	e015      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ca4:	3328      	adds	r3, #40	@ 0x28
 8009ca6:	2101      	movs	r1, #1
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f002 f987 	bl	800bfbc <RCCEx_PLL3_Config>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009cb4:	e00a      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009cbc:	e006      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009cbe:	bf00      	nop
 8009cc0:	e004      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009cc2:	bf00      	nop
 8009cc4:	e002      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009cc6:	bf00      	nop
 8009cc8:	e000      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009cca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ccc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d10d      	bne.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009cd4:	4b05      	ldr	r3, [pc, #20]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009cd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cd8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ce2:	4a02      	ldr	r2, [pc, #8]	@ (8009cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ce4:	430b      	orrs	r3, r1
 8009ce6:	6513      	str	r3, [r2, #80]	@ 0x50
 8009ce8:	e006      	b.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009cea:	bf00      	nop
 8009cec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d00:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009d04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009d08:	2300      	movs	r3, #0
 8009d0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009d0e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009d12:	460b      	mov	r3, r1
 8009d14:	4313      	orrs	r3, r2
 8009d16:	d055      	beq.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009d20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d24:	d033      	beq.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009d26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d2a:	d82c      	bhi.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d30:	d02f      	beq.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d36:	d826      	bhi.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009d3c:	d02b      	beq.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009d3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009d42:	d820      	bhi.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d48:	d012      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009d4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d4e:	d81a      	bhi.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d022      	beq.n	8009d9a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009d54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d58:	d115      	bne.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d5e:	3308      	adds	r3, #8
 8009d60:	2101      	movs	r1, #1
 8009d62:	4618      	mov	r0, r3
 8009d64:	f002 f878 	bl	800be58 <RCCEx_PLL2_Config>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009d6e:	e015      	b.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d74:	3328      	adds	r3, #40	@ 0x28
 8009d76:	2101      	movs	r1, #1
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f002 f91f 	bl	800bfbc <RCCEx_PLL3_Config>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009d84:	e00a      	b.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d8c:	e006      	b.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d8e:	bf00      	nop
 8009d90:	e004      	b.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d92:	bf00      	nop
 8009d94:	e002      	b.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d96:	bf00      	nop
 8009d98:	e000      	b.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009d9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d10b      	bne.n	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009da4:	4ba3      	ldr	r3, [pc, #652]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009da8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009db0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009db4:	4a9f      	ldr	r2, [pc, #636]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009db6:	430b      	orrs	r3, r1
 8009db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8009dba:	e003      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dcc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009dd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009dda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009dde:	460b      	mov	r3, r1
 8009de0:	4313      	orrs	r3, r2
 8009de2:	d037      	beq.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009dea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009dee:	d00e      	beq.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009df0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009df4:	d816      	bhi.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d018      	beq.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8009dfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009dfe:	d111      	bne.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e00:	4b8c      	ldr	r3, [pc, #560]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e04:	4a8b      	ldr	r2, [pc, #556]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e0c:	e00f      	b.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e12:	3308      	adds	r3, #8
 8009e14:	2101      	movs	r1, #1
 8009e16:	4618      	mov	r0, r3
 8009e18:	f002 f81e 	bl	800be58 <RCCEx_PLL2_Config>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e22:	e004      	b.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e24:	2301      	movs	r3, #1
 8009e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e2a:	e000      	b.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d10a      	bne.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009e36:	4b7f      	ldr	r3, [pc, #508]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e3a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e44:	4a7b      	ldr	r2, [pc, #492]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e46:	430b      	orrs	r3, r1
 8009e48:	6513      	str	r3, [r2, #80]	@ 0x50
 8009e4a:	e003      	b.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009e64:	2300      	movs	r3, #0
 8009e66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009e6a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4313      	orrs	r3, r2
 8009e72:	d039      	beq.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e7a:	2b03      	cmp	r3, #3
 8009e7c:	d81c      	bhi.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e84 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e84:	08009ec1 	.word	0x08009ec1
 8009e88:	08009e95 	.word	0x08009e95
 8009e8c:	08009ea3 	.word	0x08009ea3
 8009e90:	08009ec1 	.word	0x08009ec1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e94:	4b67      	ldr	r3, [pc, #412]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e98:	4a66      	ldr	r2, [pc, #408]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ea0:	e00f      	b.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea6:	3308      	adds	r3, #8
 8009ea8:	2102      	movs	r1, #2
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f001 ffd4 	bl	800be58 <RCCEx_PLL2_Config>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009eb6:	e004      	b.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ebe:	e000      	b.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10a      	bne.n	8009ee0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009eca:	4b5a      	ldr	r3, [pc, #360]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ece:	f023 0103 	bic.w	r1, r3, #3
 8009ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ed8:	4a56      	ldr	r2, [pc, #344]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009eda:	430b      	orrs	r3, r1
 8009edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ede:	e003      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ee0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ee4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009ef4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ef8:	2300      	movs	r3, #0
 8009efa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009efe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009f02:	460b      	mov	r3, r1
 8009f04:	4313      	orrs	r3, r2
 8009f06:	f000 809f 	beq.w	800a048 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f0a:	4b4b      	ldr	r3, [pc, #300]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4a4a      	ldr	r2, [pc, #296]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f16:	f7fb fb61 	bl	80055dc <HAL_GetTick>
 8009f1a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f1e:	e00b      	b.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f20:	f7fb fb5c 	bl	80055dc <HAL_GetTick>
 8009f24:	4602      	mov	r2, r0
 8009f26:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009f2a:	1ad3      	subs	r3, r2, r3
 8009f2c:	2b64      	cmp	r3, #100	@ 0x64
 8009f2e:	d903      	bls.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009f30:	2303      	movs	r3, #3
 8009f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f36:	e005      	b.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f38:	4b3f      	ldr	r3, [pc, #252]	@ (800a038 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d0ed      	beq.n	8009f20 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009f44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d179      	bne.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009f4c:	4b39      	ldr	r3, [pc, #228]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009f58:	4053      	eors	r3, r2
 8009f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d015      	beq.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f62:	4b34      	ldr	r3, [pc, #208]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f6a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f6e:	4b31      	ldr	r3, [pc, #196]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f72:	4a30      	ldr	r2, [pc, #192]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f78:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009f7a:	4b2e      	ldr	r3, [pc, #184]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f7e:	4a2d      	ldr	r2, [pc, #180]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f84:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009f86:	4a2b      	ldr	r2, [pc, #172]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009f8c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009f96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f9a:	d118      	bne.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f9c:	f7fb fb1e 	bl	80055dc <HAL_GetTick>
 8009fa0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009fa4:	e00d      	b.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fa6:	f7fb fb19 	bl	80055dc <HAL_GetTick>
 8009faa:	4602      	mov	r2, r0
 8009fac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009fb0:	1ad2      	subs	r2, r2, r3
 8009fb2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d903      	bls.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009fc0:	e005      	b.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009fc2:	4b1c      	ldr	r3, [pc, #112]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fc6:	f003 0302 	and.w	r3, r3, #2
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d0eb      	beq.n	8009fa6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009fce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d129      	bne.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fe6:	d10e      	bne.n	800a006 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009fe8:	4b12      	ldr	r3, [pc, #72]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fea:	691b      	ldr	r3, [r3, #16]
 8009fec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ff4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009ff8:	091a      	lsrs	r2, r3, #4
 8009ffa:	4b10      	ldr	r3, [pc, #64]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	4a0d      	ldr	r2, [pc, #52]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a000:	430b      	orrs	r3, r1
 800a002:	6113      	str	r3, [r2, #16]
 800a004:	e005      	b.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a006:	4b0b      	ldr	r3, [pc, #44]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	4a0a      	ldr	r2, [pc, #40]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a00c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a010:	6113      	str	r3, [r2, #16]
 800a012:	4b08      	ldr	r3, [pc, #32]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a014:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a01a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a01e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a022:	4a04      	ldr	r2, [pc, #16]	@ (800a034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a024:	430b      	orrs	r3, r1
 800a026:	6713      	str	r3, [r2, #112]	@ 0x70
 800a028:	e00e      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a02a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a02e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a032:	e009      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a034:	58024400 	.word	0x58024400
 800a038:	58024800 	.word	0x58024800
 800a03c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a044:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	f002 0301 	and.w	r3, r2, #1
 800a054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a058:	2300      	movs	r3, #0
 800a05a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a05e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a062:	460b      	mov	r3, r1
 800a064:	4313      	orrs	r3, r2
 800a066:	f000 8089 	beq.w	800a17c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a070:	2b28      	cmp	r3, #40	@ 0x28
 800a072:	d86b      	bhi.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a074:	a201      	add	r2, pc, #4	@ (adr r2, 800a07c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a07a:	bf00      	nop
 800a07c:	0800a155 	.word	0x0800a155
 800a080:	0800a14d 	.word	0x0800a14d
 800a084:	0800a14d 	.word	0x0800a14d
 800a088:	0800a14d 	.word	0x0800a14d
 800a08c:	0800a14d 	.word	0x0800a14d
 800a090:	0800a14d 	.word	0x0800a14d
 800a094:	0800a14d 	.word	0x0800a14d
 800a098:	0800a14d 	.word	0x0800a14d
 800a09c:	0800a121 	.word	0x0800a121
 800a0a0:	0800a14d 	.word	0x0800a14d
 800a0a4:	0800a14d 	.word	0x0800a14d
 800a0a8:	0800a14d 	.word	0x0800a14d
 800a0ac:	0800a14d 	.word	0x0800a14d
 800a0b0:	0800a14d 	.word	0x0800a14d
 800a0b4:	0800a14d 	.word	0x0800a14d
 800a0b8:	0800a14d 	.word	0x0800a14d
 800a0bc:	0800a137 	.word	0x0800a137
 800a0c0:	0800a14d 	.word	0x0800a14d
 800a0c4:	0800a14d 	.word	0x0800a14d
 800a0c8:	0800a14d 	.word	0x0800a14d
 800a0cc:	0800a14d 	.word	0x0800a14d
 800a0d0:	0800a14d 	.word	0x0800a14d
 800a0d4:	0800a14d 	.word	0x0800a14d
 800a0d8:	0800a14d 	.word	0x0800a14d
 800a0dc:	0800a155 	.word	0x0800a155
 800a0e0:	0800a14d 	.word	0x0800a14d
 800a0e4:	0800a14d 	.word	0x0800a14d
 800a0e8:	0800a14d 	.word	0x0800a14d
 800a0ec:	0800a14d 	.word	0x0800a14d
 800a0f0:	0800a14d 	.word	0x0800a14d
 800a0f4:	0800a14d 	.word	0x0800a14d
 800a0f8:	0800a14d 	.word	0x0800a14d
 800a0fc:	0800a155 	.word	0x0800a155
 800a100:	0800a14d 	.word	0x0800a14d
 800a104:	0800a14d 	.word	0x0800a14d
 800a108:	0800a14d 	.word	0x0800a14d
 800a10c:	0800a14d 	.word	0x0800a14d
 800a110:	0800a14d 	.word	0x0800a14d
 800a114:	0800a14d 	.word	0x0800a14d
 800a118:	0800a14d 	.word	0x0800a14d
 800a11c:	0800a155 	.word	0x0800a155
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a124:	3308      	adds	r3, #8
 800a126:	2101      	movs	r1, #1
 800a128:	4618      	mov	r0, r3
 800a12a:	f001 fe95 	bl	800be58 <RCCEx_PLL2_Config>
 800a12e:	4603      	mov	r3, r0
 800a130:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a134:	e00f      	b.n	800a156 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a13a:	3328      	adds	r3, #40	@ 0x28
 800a13c:	2101      	movs	r1, #1
 800a13e:	4618      	mov	r0, r3
 800a140:	f001 ff3c 	bl	800bfbc <RCCEx_PLL3_Config>
 800a144:	4603      	mov	r3, r0
 800a146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a14a:	e004      	b.n	800a156 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a14c:	2301      	movs	r3, #1
 800a14e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a152:	e000      	b.n	800a156 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a154:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10a      	bne.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a15e:	4bbf      	ldr	r3, [pc, #764]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a162:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a16a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a16c:	4abb      	ldr	r2, [pc, #748]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a16e:	430b      	orrs	r3, r1
 800a170:	6553      	str	r3, [r2, #84]	@ 0x54
 800a172:	e003      	b.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a178:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a17c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a184:	f002 0302 	and.w	r3, r2, #2
 800a188:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a18c:	2300      	movs	r3, #0
 800a18e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a192:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a196:	460b      	mov	r3, r1
 800a198:	4313      	orrs	r3, r2
 800a19a:	d041      	beq.n	800a220 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a19c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1a2:	2b05      	cmp	r3, #5
 800a1a4:	d824      	bhi.n	800a1f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a1a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a1ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ac:	0800a1f9 	.word	0x0800a1f9
 800a1b0:	0800a1c5 	.word	0x0800a1c5
 800a1b4:	0800a1db 	.word	0x0800a1db
 800a1b8:	0800a1f9 	.word	0x0800a1f9
 800a1bc:	0800a1f9 	.word	0x0800a1f9
 800a1c0:	0800a1f9 	.word	0x0800a1f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c8:	3308      	adds	r3, #8
 800a1ca:	2101      	movs	r1, #1
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f001 fe43 	bl	800be58 <RCCEx_PLL2_Config>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a1d8:	e00f      	b.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1de:	3328      	adds	r3, #40	@ 0x28
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f001 feea 	bl	800bfbc <RCCEx_PLL3_Config>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a1ee:	e004      	b.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a1f6:	e000      	b.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a1f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d10a      	bne.n	800a218 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a202:	4b96      	ldr	r3, [pc, #600]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a206:	f023 0107 	bic.w	r1, r3, #7
 800a20a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a20e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a210:	4a92      	ldr	r2, [pc, #584]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a212:	430b      	orrs	r3, r1
 800a214:	6553      	str	r3, [r2, #84]	@ 0x54
 800a216:	e003      	b.n	800a220 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a218:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a21c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a228:	f002 0304 	and.w	r3, r2, #4
 800a22c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a230:	2300      	movs	r3, #0
 800a232:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a236:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a23a:	460b      	mov	r3, r1
 800a23c:	4313      	orrs	r3, r2
 800a23e:	d044      	beq.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a244:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a248:	2b05      	cmp	r3, #5
 800a24a:	d825      	bhi.n	800a298 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a24c:	a201      	add	r2, pc, #4	@ (adr r2, 800a254 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a252:	bf00      	nop
 800a254:	0800a2a1 	.word	0x0800a2a1
 800a258:	0800a26d 	.word	0x0800a26d
 800a25c:	0800a283 	.word	0x0800a283
 800a260:	0800a2a1 	.word	0x0800a2a1
 800a264:	0800a2a1 	.word	0x0800a2a1
 800a268:	0800a2a1 	.word	0x0800a2a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a26c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a270:	3308      	adds	r3, #8
 800a272:	2101      	movs	r1, #1
 800a274:	4618      	mov	r0, r3
 800a276:	f001 fdef 	bl	800be58 <RCCEx_PLL2_Config>
 800a27a:	4603      	mov	r3, r0
 800a27c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a280:	e00f      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a286:	3328      	adds	r3, #40	@ 0x28
 800a288:	2101      	movs	r1, #1
 800a28a:	4618      	mov	r0, r3
 800a28c:	f001 fe96 	bl	800bfbc <RCCEx_PLL3_Config>
 800a290:	4603      	mov	r3, r0
 800a292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a296:	e004      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a29e:	e000      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a2a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10b      	bne.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a2aa:	4b6c      	ldr	r3, [pc, #432]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a2ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2ae:	f023 0107 	bic.w	r1, r3, #7
 800a2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2ba:	4a68      	ldr	r2, [pc, #416]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a2bc:	430b      	orrs	r3, r1
 800a2be:	6593      	str	r3, [r2, #88]	@ 0x58
 800a2c0:	e003      	b.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a2ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d2:	f002 0320 	and.w	r3, r2, #32
 800a2d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a2da:	2300      	movs	r3, #0
 800a2dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a2e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	d055      	beq.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a2ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2f6:	d033      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a2f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2fc:	d82c      	bhi.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a2fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a302:	d02f      	beq.n	800a364 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a308:	d826      	bhi.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a30a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a30e:	d02b      	beq.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a310:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a314:	d820      	bhi.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a316:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a31a:	d012      	beq.n	800a342 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a31c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a320:	d81a      	bhi.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a322:	2b00      	cmp	r3, #0
 800a324:	d022      	beq.n	800a36c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a326:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a32a:	d115      	bne.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a32c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a330:	3308      	adds	r3, #8
 800a332:	2100      	movs	r1, #0
 800a334:	4618      	mov	r0, r3
 800a336:	f001 fd8f 	bl	800be58 <RCCEx_PLL2_Config>
 800a33a:	4603      	mov	r3, r0
 800a33c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a340:	e015      	b.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a346:	3328      	adds	r3, #40	@ 0x28
 800a348:	2102      	movs	r1, #2
 800a34a:	4618      	mov	r0, r3
 800a34c:	f001 fe36 	bl	800bfbc <RCCEx_PLL3_Config>
 800a350:	4603      	mov	r3, r0
 800a352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a356:	e00a      	b.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a35e:	e006      	b.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a360:	bf00      	nop
 800a362:	e004      	b.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a364:	bf00      	nop
 800a366:	e002      	b.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a368:	bf00      	nop
 800a36a:	e000      	b.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a36c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a36e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10b      	bne.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a376:	4b39      	ldr	r3, [pc, #228]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a37a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a386:	4a35      	ldr	r2, [pc, #212]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a388:	430b      	orrs	r3, r1
 800a38a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a38c:	e003      	b.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a38e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a392:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a3a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a3ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	d058      	beq.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a3b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a3be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a3c2:	d033      	beq.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a3c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a3c8:	d82c      	bhi.n	800a424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a3ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3ce:	d02f      	beq.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a3d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3d4:	d826      	bhi.n	800a424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a3d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3da:	d02b      	beq.n	800a434 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a3dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3e0:	d820      	bhi.n	800a424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a3e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3e6:	d012      	beq.n	800a40e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a3e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3ec:	d81a      	bhi.n	800a424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d022      	beq.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a3f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3f6:	d115      	bne.n	800a424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a3f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3fc:	3308      	adds	r3, #8
 800a3fe:	2100      	movs	r1, #0
 800a400:	4618      	mov	r0, r3
 800a402:	f001 fd29 	bl	800be58 <RCCEx_PLL2_Config>
 800a406:	4603      	mov	r3, r0
 800a408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a40c:	e015      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a40e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a412:	3328      	adds	r3, #40	@ 0x28
 800a414:	2102      	movs	r1, #2
 800a416:	4618      	mov	r0, r3
 800a418:	f001 fdd0 	bl	800bfbc <RCCEx_PLL3_Config>
 800a41c:	4603      	mov	r3, r0
 800a41e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a422:	e00a      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a424:	2301      	movs	r3, #1
 800a426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a42a:	e006      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a42c:	bf00      	nop
 800a42e:	e004      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a430:	bf00      	nop
 800a432:	e002      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a434:	bf00      	nop
 800a436:	e000      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a43a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d10e      	bne.n	800a460 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a442:	4b06      	ldr	r3, [pc, #24]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a446:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a44a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a44e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a452:	4a02      	ldr	r2, [pc, #8]	@ (800a45c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a454:	430b      	orrs	r3, r1
 800a456:	6593      	str	r3, [r2, #88]	@ 0x58
 800a458:	e006      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a45a:	bf00      	nop
 800a45c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a464:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a470:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a478:	2300      	movs	r3, #0
 800a47a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a47e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a482:	460b      	mov	r3, r1
 800a484:	4313      	orrs	r3, r2
 800a486:	d055      	beq.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a48c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a490:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a494:	d033      	beq.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a496:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a49a:	d82c      	bhi.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a49c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4a0:	d02f      	beq.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a4a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4a6:	d826      	bhi.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a4a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a4ac:	d02b      	beq.n	800a506 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a4ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a4b2:	d820      	bhi.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a4b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4b8:	d012      	beq.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a4ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4be:	d81a      	bhi.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d022      	beq.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a4c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a4c8:	d115      	bne.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f001 fcc0 	bl	800be58 <RCCEx_PLL2_Config>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a4de:	e015      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a4e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4e4:	3328      	adds	r3, #40	@ 0x28
 800a4e6:	2102      	movs	r1, #2
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f001 fd67 	bl	800bfbc <RCCEx_PLL3_Config>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a4f4:	e00a      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a4fc:	e006      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a4fe:	bf00      	nop
 800a500:	e004      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a502:	bf00      	nop
 800a504:	e002      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a506:	bf00      	nop
 800a508:	e000      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a50a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a50c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a510:	2b00      	cmp	r3, #0
 800a512:	d10b      	bne.n	800a52c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a514:	4ba1      	ldr	r3, [pc, #644]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a518:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a51c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a520:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a524:	4a9d      	ldr	r2, [pc, #628]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a526:	430b      	orrs	r3, r1
 800a528:	6593      	str	r3, [r2, #88]	@ 0x58
 800a52a:	e003      	b.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a52c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a530:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53c:	f002 0308 	and.w	r3, r2, #8
 800a540:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a544:	2300      	movs	r3, #0
 800a546:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a54a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a54e:	460b      	mov	r3, r1
 800a550:	4313      	orrs	r3, r2
 800a552:	d01e      	beq.n	800a592 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a558:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a55c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a560:	d10c      	bne.n	800a57c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a566:	3328      	adds	r3, #40	@ 0x28
 800a568:	2102      	movs	r1, #2
 800a56a:	4618      	mov	r0, r3
 800a56c:	f001 fd26 	bl	800bfbc <RCCEx_PLL3_Config>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d002      	beq.n	800a57c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a576:	2301      	movs	r3, #1
 800a578:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a57c:	4b87      	ldr	r3, [pc, #540]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a57e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a580:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a588:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a58c:	4a83      	ldr	r2, [pc, #524]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a58e:	430b      	orrs	r3, r1
 800a590:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59a:	f002 0310 	and.w	r3, r2, #16
 800a59e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a5a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a5ac:	460b      	mov	r3, r1
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	d01e      	beq.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a5b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a5ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5be:	d10c      	bne.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5c4:	3328      	adds	r3, #40	@ 0x28
 800a5c6:	2102      	movs	r1, #2
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f001 fcf7 	bl	800bfbc <RCCEx_PLL3_Config>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d002      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a5da:	4b70      	ldr	r3, [pc, #448]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a5dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a5ea:	4a6c      	ldr	r2, [pc, #432]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a5ec:	430b      	orrs	r3, r1
 800a5ee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a5f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a5fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a600:	2300      	movs	r3, #0
 800a602:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a606:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a60a:	460b      	mov	r3, r1
 800a60c:	4313      	orrs	r3, r2
 800a60e:	d03e      	beq.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a614:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a618:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a61c:	d022      	beq.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a61e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a622:	d81b      	bhi.n	800a65c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a624:	2b00      	cmp	r3, #0
 800a626:	d003      	beq.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a62c:	d00b      	beq.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a62e:	e015      	b.n	800a65c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a634:	3308      	adds	r3, #8
 800a636:	2100      	movs	r1, #0
 800a638:	4618      	mov	r0, r3
 800a63a:	f001 fc0d 	bl	800be58 <RCCEx_PLL2_Config>
 800a63e:	4603      	mov	r3, r0
 800a640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a644:	e00f      	b.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a64a:	3328      	adds	r3, #40	@ 0x28
 800a64c:	2102      	movs	r1, #2
 800a64e:	4618      	mov	r0, r3
 800a650:	f001 fcb4 	bl	800bfbc <RCCEx_PLL3_Config>
 800a654:	4603      	mov	r3, r0
 800a656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a65a:	e004      	b.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a65c:	2301      	movs	r3, #1
 800a65e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a662:	e000      	b.n	800a666 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a664:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d10b      	bne.n	800a686 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a66e:	4b4b      	ldr	r3, [pc, #300]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a672:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a67a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a67e:	4a47      	ldr	r2, [pc, #284]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a680:	430b      	orrs	r3, r1
 800a682:	6593      	str	r3, [r2, #88]	@ 0x58
 800a684:	e003      	b.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a68a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a68e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a69a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a69c:	2300      	movs	r3, #0
 800a69e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a6a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	d03b      	beq.n	800a722 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a6aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a6b6:	d01f      	beq.n	800a6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a6b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a6bc:	d818      	bhi.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a6be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a6c2:	d003      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a6c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a6c8:	d007      	beq.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a6ca:	e011      	b.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6cc:	4b33      	ldr	r3, [pc, #204]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d0:	4a32      	ldr	r2, [pc, #200]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a6d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a6d8:	e00f      	b.n	800a6fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6de:	3328      	adds	r3, #40	@ 0x28
 800a6e0:	2101      	movs	r1, #1
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f001 fc6a 	bl	800bfbc <RCCEx_PLL3_Config>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a6ee:	e004      	b.n	800a6fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a6f6:	e000      	b.n	800a6fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a6f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d10b      	bne.n	800a71a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a702:	4b26      	ldr	r3, [pc, #152]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a706:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a70a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a70e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a712:	4a22      	ldr	r2, [pc, #136]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a714:	430b      	orrs	r3, r1
 800a716:	6553      	str	r3, [r2, #84]	@ 0x54
 800a718:	e003      	b.n	800a722 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a71a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a71e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a72e:	673b      	str	r3, [r7, #112]	@ 0x70
 800a730:	2300      	movs	r3, #0
 800a732:	677b      	str	r3, [r7, #116]	@ 0x74
 800a734:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a738:	460b      	mov	r3, r1
 800a73a:	4313      	orrs	r3, r2
 800a73c:	d034      	beq.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a73e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a744:	2b00      	cmp	r3, #0
 800a746:	d003      	beq.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a74c:	d007      	beq.n	800a75e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a74e:	e011      	b.n	800a774 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a750:	4b12      	ldr	r3, [pc, #72]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a754:	4a11      	ldr	r2, [pc, #68]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a75a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a75c:	e00e      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a762:	3308      	adds	r3, #8
 800a764:	2102      	movs	r1, #2
 800a766:	4618      	mov	r0, r3
 800a768:	f001 fb76 	bl	800be58 <RCCEx_PLL2_Config>
 800a76c:	4603      	mov	r3, r0
 800a76e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a772:	e003      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a774:	2301      	movs	r3, #1
 800a776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a77a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a77c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10d      	bne.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a784:	4b05      	ldr	r3, [pc, #20]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a788:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a78c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a790:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a792:	4a02      	ldr	r2, [pc, #8]	@ (800a79c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a794:	430b      	orrs	r3, r1
 800a796:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a798:	e006      	b.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a79a:	bf00      	nop
 800a79c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a7a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a7b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a7ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a7be:	460b      	mov	r3, r1
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	d00c      	beq.n	800a7de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a7c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7c8:	3328      	adds	r3, #40	@ 0x28
 800a7ca:	2102      	movs	r1, #2
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f001 fbf5 	bl	800bfbc <RCCEx_PLL3_Config>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d002      	beq.n	800a7de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a7de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a7ea:	663b      	str	r3, [r7, #96]	@ 0x60
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	667b      	str	r3, [r7, #100]	@ 0x64
 800a7f0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	d038      	beq.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a802:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a806:	d018      	beq.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a808:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a80c:	d811      	bhi.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a80e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a812:	d014      	beq.n	800a83e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a818:	d80b      	bhi.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d011      	beq.n	800a842 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a81e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a822:	d106      	bne.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a824:	4bc3      	ldr	r3, [pc, #780]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a828:	4ac2      	ldr	r2, [pc, #776]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a82a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a82e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a830:	e008      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a838:	e004      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a83a:	bf00      	nop
 800a83c:	e002      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a83e:	bf00      	nop
 800a840:	e000      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a842:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d10b      	bne.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a84c:	4bb9      	ldr	r3, [pc, #740]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a84e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a850:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a85c:	4ab5      	ldr	r2, [pc, #724]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a85e:	430b      	orrs	r3, r1
 800a860:	6553      	str	r3, [r2, #84]	@ 0x54
 800a862:	e003      	b.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a864:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a868:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a86c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a874:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a878:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a87a:	2300      	movs	r3, #0
 800a87c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a87e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a882:	460b      	mov	r3, r1
 800a884:	4313      	orrs	r3, r2
 800a886:	d009      	beq.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a888:	4baa      	ldr	r3, [pc, #680]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a88a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a88c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a894:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a896:	4aa7      	ldr	r2, [pc, #668]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a898:	430b      	orrs	r3, r1
 800a89a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a89c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a8a8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	657b      	str	r3, [r7, #84]	@ 0x54
 800a8ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	d00a      	beq.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a8b8:	4b9e      	ldr	r3, [pc, #632]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a8c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a8c8:	4a9a      	ldr	r2, [pc, #616]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8ca:	430b      	orrs	r3, r1
 800a8cc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a8ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a8da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8dc:	2300      	movs	r3, #0
 800a8de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	d009      	beq.n	800a8fe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a8ea:	4b92      	ldr	r3, [pc, #584]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8ee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a8f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8f8:	4a8e      	ldr	r2, [pc, #568]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8fa:	430b      	orrs	r3, r1
 800a8fc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a8fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a906:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a90a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a90c:	2300      	movs	r3, #0
 800a90e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a910:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a914:	460b      	mov	r3, r1
 800a916:	4313      	orrs	r3, r2
 800a918:	d00e      	beq.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a91a:	4b86      	ldr	r3, [pc, #536]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a91c:	691b      	ldr	r3, [r3, #16]
 800a91e:	4a85      	ldr	r2, [pc, #532]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a920:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a924:	6113      	str	r3, [r2, #16]
 800a926:	4b83      	ldr	r3, [pc, #524]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a928:	6919      	ldr	r1, [r3, #16]
 800a92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a92e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a932:	4a80      	ldr	r2, [pc, #512]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a934:	430b      	orrs	r3, r1
 800a936:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a940:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a944:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a946:	2300      	movs	r3, #0
 800a948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a94a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a94e:	460b      	mov	r3, r1
 800a950:	4313      	orrs	r3, r2
 800a952:	d009      	beq.n	800a968 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a954:	4b77      	ldr	r3, [pc, #476]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a956:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a958:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a95c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a962:	4a74      	ldr	r2, [pc, #464]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a964:	430b      	orrs	r3, r1
 800a966:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a970:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a974:	633b      	str	r3, [r7, #48]	@ 0x30
 800a976:	2300      	movs	r3, #0
 800a978:	637b      	str	r3, [r7, #52]	@ 0x34
 800a97a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a97e:	460b      	mov	r3, r1
 800a980:	4313      	orrs	r3, r2
 800a982:	d00a      	beq.n	800a99a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a984:	4b6b      	ldr	r3, [pc, #428]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a988:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a98c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a994:	4a67      	ldr	r2, [pc, #412]	@ (800ab34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a996:	430b      	orrs	r3, r1
 800a998:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a99a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a2:	2100      	movs	r1, #0
 800a9a4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a9a6:	f003 0301 	and.w	r3, r3, #1
 800a9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a9b0:	460b      	mov	r3, r1
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	d011      	beq.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9ba:	3308      	adds	r3, #8
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f001 fa4a 	bl	800be58 <RCCEx_PLL2_Config>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a9ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d003      	beq.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a9da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e2:	2100      	movs	r1, #0
 800a9e4:	6239      	str	r1, [r7, #32]
 800a9e6:	f003 0302 	and.w	r3, r3, #2
 800a9ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	d011      	beq.n	800aa1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a9f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9fa:	3308      	adds	r3, #8
 800a9fc:	2101      	movs	r1, #1
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f001 fa2a 	bl	800be58 <RCCEx_PLL2_Config>
 800aa04:	4603      	mov	r3, r0
 800aa06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800aa0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d003      	beq.n	800aa1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800aa1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa22:	2100      	movs	r1, #0
 800aa24:	61b9      	str	r1, [r7, #24]
 800aa26:	f003 0304 	and.w	r3, r3, #4
 800aa2a:	61fb      	str	r3, [r7, #28]
 800aa2c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800aa30:	460b      	mov	r3, r1
 800aa32:	4313      	orrs	r3, r2
 800aa34:	d011      	beq.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa3a:	3308      	adds	r3, #8
 800aa3c:	2102      	movs	r1, #2
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f001 fa0a 	bl	800be58 <RCCEx_PLL2_Config>
 800aa44:	4603      	mov	r3, r0
 800aa46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800aa4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d003      	beq.n	800aa5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800aa5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa62:	2100      	movs	r1, #0
 800aa64:	6139      	str	r1, [r7, #16]
 800aa66:	f003 0308 	and.w	r3, r3, #8
 800aa6a:	617b      	str	r3, [r7, #20]
 800aa6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800aa70:	460b      	mov	r3, r1
 800aa72:	4313      	orrs	r3, r2
 800aa74:	d011      	beq.n	800aa9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa7a:	3328      	adds	r3, #40	@ 0x28
 800aa7c:	2100      	movs	r1, #0
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f001 fa9c 	bl	800bfbc <RCCEx_PLL3_Config>
 800aa84:	4603      	mov	r3, r0
 800aa86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800aa8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d003      	beq.n	800aa9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800aa9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	60b9      	str	r1, [r7, #8]
 800aaa6:	f003 0310 	and.w	r3, r3, #16
 800aaaa:	60fb      	str	r3, [r7, #12]
 800aaac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800aab0:	460b      	mov	r3, r1
 800aab2:	4313      	orrs	r3, r2
 800aab4:	d011      	beq.n	800aada <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaba:	3328      	adds	r3, #40	@ 0x28
 800aabc:	2101      	movs	r1, #1
 800aabe:	4618      	mov	r0, r3
 800aac0:	f001 fa7c 	bl	800bfbc <RCCEx_PLL3_Config>
 800aac4:	4603      	mov	r3, r0
 800aac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800aaca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d003      	beq.n	800aada <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aad6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800aada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae2:	2100      	movs	r1, #0
 800aae4:	6039      	str	r1, [r7, #0]
 800aae6:	f003 0320 	and.w	r3, r3, #32
 800aaea:	607b      	str	r3, [r7, #4]
 800aaec:	e9d7 1200 	ldrd	r1, r2, [r7]
 800aaf0:	460b      	mov	r3, r1
 800aaf2:	4313      	orrs	r3, r2
 800aaf4:	d011      	beq.n	800ab1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aaf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aafa:	3328      	adds	r3, #40	@ 0x28
 800aafc:	2102      	movs	r1, #2
 800aafe:	4618      	mov	r0, r3
 800ab00:	f001 fa5c 	bl	800bfbc <RCCEx_PLL3_Config>
 800ab04:	4603      	mov	r3, r0
 800ab06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ab0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d003      	beq.n	800ab1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800ab1a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d101      	bne.n	800ab26 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800ab22:	2300      	movs	r3, #0
 800ab24:	e000      	b.n	800ab28 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab34:	58024400 	.word	0x58024400

0800ab38 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b090      	sub	sp, #64	@ 0x40
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ab42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab46:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800ab4a:	430b      	orrs	r3, r1
 800ab4c:	f040 8094 	bne.w	800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ab50:	4b9e      	ldr	r3, [pc, #632]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab54:	f003 0307 	and.w	r3, r3, #7
 800ab58:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ab5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5c:	2b04      	cmp	r3, #4
 800ab5e:	f200 8087 	bhi.w	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ab62:	a201      	add	r2, pc, #4	@ (adr r2, 800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ab64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab68:	0800ab7d 	.word	0x0800ab7d
 800ab6c:	0800aba5 	.word	0x0800aba5
 800ab70:	0800abcd 	.word	0x0800abcd
 800ab74:	0800ac69 	.word	0x0800ac69
 800ab78:	0800abf5 	.word	0x0800abf5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab7c:	4b93      	ldr	r3, [pc, #588]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab88:	d108      	bne.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f001 f810 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab98:	f000 bd45 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aba0:	f000 bd41 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aba4:	4b89      	ldr	r3, [pc, #548]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abb0:	d108      	bne.n	800abc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abb2:	f107 0318 	add.w	r3, r7, #24
 800abb6:	4618      	mov	r0, r3
 800abb8:	f000 fd54 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800abbc:	69bb      	ldr	r3, [r7, #24]
 800abbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abc0:	f000 bd31 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abc4:	2300      	movs	r3, #0
 800abc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abc8:	f000 bd2d 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abcc:	4b7f      	ldr	r3, [pc, #508]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abd8:	d108      	bne.n	800abec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abda:	f107 030c 	add.w	r3, r7, #12
 800abde:	4618      	mov	r0, r3
 800abe0:	f000 fe94 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abe8:	f000 bd1d 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abec:	2300      	movs	r3, #0
 800abee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abf0:	f000 bd19 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800abf4:	4b75      	ldr	r3, [pc, #468]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800abf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abf8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800abfc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800abfe:	4b73      	ldr	r3, [pc, #460]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f003 0304 	and.w	r3, r3, #4
 800ac06:	2b04      	cmp	r3, #4
 800ac08:	d10c      	bne.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800ac0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d109      	bne.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac10:	4b6e      	ldr	r3, [pc, #440]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	08db      	lsrs	r3, r3, #3
 800ac16:	f003 0303 	and.w	r3, r3, #3
 800ac1a:	4a6d      	ldr	r2, [pc, #436]	@ (800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ac1c:	fa22 f303 	lsr.w	r3, r2, r3
 800ac20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac22:	e01f      	b.n	800ac64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac24:	4b69      	ldr	r3, [pc, #420]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac30:	d106      	bne.n	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800ac32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac38:	d102      	bne.n	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac3a:	4b66      	ldr	r3, [pc, #408]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ac3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac3e:	e011      	b.n	800ac64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac40:	4b62      	ldr	r3, [pc, #392]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac4c:	d106      	bne.n	800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800ac4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac54:	d102      	bne.n	800ac5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac56:	4b60      	ldr	r3, [pc, #384]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ac58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac5a:	e003      	b.n	800ac64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac60:	f000 bce1 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac64:	f000 bcdf 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac68:	4b5c      	ldr	r3, [pc, #368]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ac6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac6c:	f000 bcdb 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ac70:	2300      	movs	r3, #0
 800ac72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac74:	f000 bcd7 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800ac78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac7c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800ac80:	430b      	orrs	r3, r1
 800ac82:	f040 80ad 	bne.w	800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800ac86:	4b51      	ldr	r3, [pc, #324]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac8a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800ac8e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac96:	d056      	beq.n	800ad46 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800ac98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac9e:	f200 8090 	bhi.w	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800aca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca4:	2bc0      	cmp	r3, #192	@ 0xc0
 800aca6:	f000 8088 	beq.w	800adba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800acaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acac:	2bc0      	cmp	r3, #192	@ 0xc0
 800acae:	f200 8088 	bhi.w	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800acb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb4:	2b80      	cmp	r3, #128	@ 0x80
 800acb6:	d032      	beq.n	800ad1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800acb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acba:	2b80      	cmp	r3, #128	@ 0x80
 800acbc:	f200 8081 	bhi.w	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800acc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d003      	beq.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800acc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc8:	2b40      	cmp	r3, #64	@ 0x40
 800acca:	d014      	beq.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800accc:	e079      	b.n	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800acce:	4b3f      	ldr	r3, [pc, #252]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acda:	d108      	bne.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ace0:	4618      	mov	r0, r3
 800ace2:	f000 ff67 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ace6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acea:	f000 bc9c 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acee:	2300      	movs	r3, #0
 800acf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acf2:	f000 bc98 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acf6:	4b35      	ldr	r3, [pc, #212]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad02:	d108      	bne.n	800ad16 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad04:	f107 0318 	add.w	r3, r7, #24
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f000 fcab 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad12:	f000 bc88 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad16:	2300      	movs	r3, #0
 800ad18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad1a:	f000 bc84 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad1e:	4b2b      	ldr	r3, [pc, #172]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad2a:	d108      	bne.n	800ad3e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad2c:	f107 030c 	add.w	r3, r7, #12
 800ad30:	4618      	mov	r0, r3
 800ad32:	f000 fdeb 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad3a:	f000 bc74 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad42:	f000 bc70 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad46:	4b21      	ldr	r3, [pc, #132]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad4e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad50:	4b1e      	ldr	r3, [pc, #120]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f003 0304 	and.w	r3, r3, #4
 800ad58:	2b04      	cmp	r3, #4
 800ad5a:	d10c      	bne.n	800ad76 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800ad5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d109      	bne.n	800ad76 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad62:	4b1a      	ldr	r3, [pc, #104]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	08db      	lsrs	r3, r3, #3
 800ad68:	f003 0303 	and.w	r3, r3, #3
 800ad6c:	4a18      	ldr	r2, [pc, #96]	@ (800add0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ad6e:	fa22 f303 	lsr.w	r3, r2, r3
 800ad72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad74:	e01f      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad76:	4b15      	ldr	r3, [pc, #84]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad82:	d106      	bne.n	800ad92 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800ad84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad8a:	d102      	bne.n	800ad92 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad8c:	4b11      	ldr	r3, [pc, #68]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ad8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad90:	e011      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad92:	4b0e      	ldr	r3, [pc, #56]	@ (800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad9e:	d106      	bne.n	800adae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800ada0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ada2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ada6:	d102      	bne.n	800adae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ada8:	4b0b      	ldr	r3, [pc, #44]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800adaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adac:	e003      	b.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800adae:	2300      	movs	r3, #0
 800adb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800adb2:	f000 bc38 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800adb6:	f000 bc36 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800adba:	4b08      	ldr	r3, [pc, #32]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800adbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adbe:	f000 bc32 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800adc2:	2300      	movs	r3, #0
 800adc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adc6:	f000 bc2e 	b.w	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800adca:	bf00      	nop
 800adcc:	58024400 	.word	0x58024400
 800add0:	03d09000 	.word	0x03d09000
 800add4:	003d0900 	.word	0x003d0900
 800add8:	017d7840 	.word	0x017d7840
 800addc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ade0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ade4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ade8:	430b      	orrs	r3, r1
 800adea:	f040 809c 	bne.w	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800adee:	4b9e      	ldr	r3, [pc, #632]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800adf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adf2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800adf6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800adf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800adfe:	d054      	beq.n	800aeaa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ae00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae06:	f200 808b 	bhi.w	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ae0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ae10:	f000 8083 	beq.w	800af1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800ae14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae16:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ae1a:	f200 8081 	bhi.w	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ae1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae24:	d02f      	beq.n	800ae86 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ae26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae2c:	d878      	bhi.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ae2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d004      	beq.n	800ae3e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ae34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae3a:	d012      	beq.n	800ae62 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ae3c:	e070      	b.n	800af20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae3e:	4b8a      	ldr	r3, [pc, #552]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae4a:	d107      	bne.n	800ae5c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae50:	4618      	mov	r0, r3
 800ae52:	f000 feaf 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ae56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae5a:	e3e4      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae60:	e3e1      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae62:	4b81      	ldr	r3, [pc, #516]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae6e:	d107      	bne.n	800ae80 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae70:	f107 0318 	add.w	r3, r7, #24
 800ae74:	4618      	mov	r0, r3
 800ae76:	f000 fbf5 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae7a:	69bb      	ldr	r3, [r7, #24]
 800ae7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae7e:	e3d2      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae80:	2300      	movs	r3, #0
 800ae82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae84:	e3cf      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae86:	4b78      	ldr	r3, [pc, #480]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae92:	d107      	bne.n	800aea4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae94:	f107 030c 	add.w	r3, r7, #12
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f000 fd37 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aea2:	e3c0      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aea4:	2300      	movs	r3, #0
 800aea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aea8:	e3bd      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aeaa:	4b6f      	ldr	r3, [pc, #444]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aeac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aeae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aeb2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aeb4:	4b6c      	ldr	r3, [pc, #432]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f003 0304 	and.w	r3, r3, #4
 800aebc:	2b04      	cmp	r3, #4
 800aebe:	d10c      	bne.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800aec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d109      	bne.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aec6:	4b68      	ldr	r3, [pc, #416]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	08db      	lsrs	r3, r3, #3
 800aecc:	f003 0303 	and.w	r3, r3, #3
 800aed0:	4a66      	ldr	r2, [pc, #408]	@ (800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800aed2:	fa22 f303 	lsr.w	r3, r2, r3
 800aed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aed8:	e01e      	b.n	800af18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aeda:	4b63      	ldr	r3, [pc, #396]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aee2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aee6:	d106      	bne.n	800aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800aee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aeee:	d102      	bne.n	800aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aef0:	4b5f      	ldr	r3, [pc, #380]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800aef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aef4:	e010      	b.n	800af18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aef6:	4b5c      	ldr	r3, [pc, #368]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aefe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af02:	d106      	bne.n	800af12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800af04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af0a:	d102      	bne.n	800af12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af0c:	4b59      	ldr	r3, [pc, #356]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800af0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af10:	e002      	b.n	800af18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af12:	2300      	movs	r3, #0
 800af14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800af16:	e386      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af18:	e385      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800af1a:	4b57      	ldr	r3, [pc, #348]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800af1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af1e:	e382      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800af20:	2300      	movs	r3, #0
 800af22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af24:	e37f      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800af26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af2a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800af2e:	430b      	orrs	r3, r1
 800af30:	f040 80a7 	bne.w	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800af34:	4b4c      	ldr	r3, [pc, #304]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af38:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800af3c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800af3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800af44:	d055      	beq.n	800aff2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800af4c:	f200 8096 	bhi.w	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800af50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800af56:	f000 8084 	beq.w	800b062 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800af5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800af60:	f200 808c 	bhi.w	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800af64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af6a:	d030      	beq.n	800afce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800af6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af72:	f200 8083 	bhi.w	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800af76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d004      	beq.n	800af86 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800af7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af82:	d012      	beq.n	800afaa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800af84:	e07a      	b.n	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af86:	4b38      	ldr	r3, [pc, #224]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af92:	d107      	bne.n	800afa4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af98:	4618      	mov	r0, r3
 800af9a:	f000 fe0b 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afa2:	e340      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800afa4:	2300      	movs	r3, #0
 800afa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afa8:	e33d      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800afaa:	4b2f      	ldr	r3, [pc, #188]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800afb6:	d107      	bne.n	800afc8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afb8:	f107 0318 	add.w	r3, r7, #24
 800afbc:	4618      	mov	r0, r3
 800afbe:	f000 fb51 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afc6:	e32e      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800afc8:	2300      	movs	r3, #0
 800afca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afcc:	e32b      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800afce:	4b26      	ldr	r3, [pc, #152]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800afd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afda:	d107      	bne.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afdc:	f107 030c 	add.w	r3, r7, #12
 800afe0:	4618      	mov	r0, r3
 800afe2:	f000 fc93 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afea:	e31c      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800afec:	2300      	movs	r3, #0
 800afee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aff0:	e319      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aff2:	4b1d      	ldr	r3, [pc, #116]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aff6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800affa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800affc:	4b1a      	ldr	r3, [pc, #104]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f003 0304 	and.w	r3, r3, #4
 800b004:	2b04      	cmp	r3, #4
 800b006:	d10c      	bne.n	800b022 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800b008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d109      	bne.n	800b022 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b00e:	4b16      	ldr	r3, [pc, #88]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	08db      	lsrs	r3, r3, #3
 800b014:	f003 0303 	and.w	r3, r3, #3
 800b018:	4a14      	ldr	r2, [pc, #80]	@ (800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b01a:	fa22 f303 	lsr.w	r3, r2, r3
 800b01e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b020:	e01e      	b.n	800b060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b022:	4b11      	ldr	r3, [pc, #68]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b02a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b02e:	d106      	bne.n	800b03e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800b030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b032:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b036:	d102      	bne.n	800b03e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b038:	4b0d      	ldr	r3, [pc, #52]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800b03a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b03c:	e010      	b.n	800b060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b03e:	4b0a      	ldr	r3, [pc, #40]	@ (800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b046:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b04a:	d106      	bne.n	800b05a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800b04c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b04e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b052:	d102      	bne.n	800b05a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b054:	4b07      	ldr	r3, [pc, #28]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800b056:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b058:	e002      	b.n	800b060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b05a:	2300      	movs	r3, #0
 800b05c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b05e:	e2e2      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b060:	e2e1      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b062:	4b05      	ldr	r3, [pc, #20]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800b064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b066:	e2de      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b068:	58024400 	.word	0x58024400
 800b06c:	03d09000 	.word	0x03d09000
 800b070:	003d0900 	.word	0x003d0900
 800b074:	017d7840 	.word	0x017d7840
 800b078:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800b07c:	2300      	movs	r3, #0
 800b07e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b080:	e2d1      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800b082:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b086:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800b08a:	430b      	orrs	r3, r1
 800b08c:	f040 809c 	bne.w	800b1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800b090:	4b93      	ldr	r3, [pc, #588]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b094:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b098:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b09a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0a0:	d054      	beq.n	800b14c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800b0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0a8:	f200 808b 	bhi.w	800b1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0b2:	f000 8083 	beq.w	800b1bc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800b0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0bc:	f200 8081 	bhi.w	800b1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b0c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0c6:	d02f      	beq.n	800b128 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800b0c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0ce:	d878      	bhi.n	800b1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d004      	beq.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800b0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0dc:	d012      	beq.n	800b104 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800b0de:	e070      	b.n	800b1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b0e0:	4b7f      	ldr	r3, [pc, #508]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0ec:	d107      	bne.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b0ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f000 fd5e 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0fc:	e293      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0fe:	2300      	movs	r3, #0
 800b100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b102:	e290      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b104:	4b76      	ldr	r3, [pc, #472]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b10c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b110:	d107      	bne.n	800b122 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b112:	f107 0318 	add.w	r3, r7, #24
 800b116:	4618      	mov	r0, r3
 800b118:	f000 faa4 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b11c:	69bb      	ldr	r3, [r7, #24]
 800b11e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b120:	e281      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b122:	2300      	movs	r3, #0
 800b124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b126:	e27e      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b128:	4b6d      	ldr	r3, [pc, #436]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b130:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b134:	d107      	bne.n	800b146 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b136:	f107 030c 	add.w	r3, r7, #12
 800b13a:	4618      	mov	r0, r3
 800b13c:	f000 fbe6 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b144:	e26f      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b146:	2300      	movs	r3, #0
 800b148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b14a:	e26c      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b14c:	4b64      	ldr	r3, [pc, #400]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b14e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b150:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b154:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b156:	4b62      	ldr	r3, [pc, #392]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f003 0304 	and.w	r3, r3, #4
 800b15e:	2b04      	cmp	r3, #4
 800b160:	d10c      	bne.n	800b17c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800b162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b164:	2b00      	cmp	r3, #0
 800b166:	d109      	bne.n	800b17c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b168:	4b5d      	ldr	r3, [pc, #372]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	08db      	lsrs	r3, r3, #3
 800b16e:	f003 0303 	and.w	r3, r3, #3
 800b172:	4a5c      	ldr	r2, [pc, #368]	@ (800b2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b174:	fa22 f303 	lsr.w	r3, r2, r3
 800b178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b17a:	e01e      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b17c:	4b58      	ldr	r3, [pc, #352]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b188:	d106      	bne.n	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800b18a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b18c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b190:	d102      	bne.n	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b192:	4b55      	ldr	r3, [pc, #340]	@ (800b2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b194:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b196:	e010      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b198:	4b51      	ldr	r3, [pc, #324]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1a4:	d106      	bne.n	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800b1a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1ac:	d102      	bne.n	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b1ae:	4b4f      	ldr	r3, [pc, #316]	@ (800b2ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1b2:	e002      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b1b8:	e235      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b1ba:	e234      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b1bc:	4b4c      	ldr	r3, [pc, #304]	@ (800b2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800b1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1c0:	e231      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1c6:	e22e      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b1c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1cc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800b1d0:	430b      	orrs	r3, r1
 800b1d2:	f040 808f 	bne.w	800b2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b1d6:	4b42      	ldr	r3, [pc, #264]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1da:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b1de:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800b1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1e6:	d06b      	beq.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800b1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1ee:	d874      	bhi.n	800b2da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1f6:	d056      	beq.n	800b2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800b1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1fe:	d86c      	bhi.n	800b2da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b202:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b206:	d03b      	beq.n	800b280 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800b208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b20a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b20e:	d864      	bhi.n	800b2da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b212:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b216:	d021      	beq.n	800b25c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800b218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b21a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b21e:	d85c      	bhi.n	800b2da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b222:	2b00      	cmp	r3, #0
 800b224:	d004      	beq.n	800b230 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800b226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b22c:	d004      	beq.n	800b238 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800b22e:	e054      	b.n	800b2da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b230:	f7fe fa4c 	bl	80096cc <HAL_RCC_GetPCLK1Freq>
 800b234:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b236:	e1f6      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b238:	4b29      	ldr	r3, [pc, #164]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b240:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b244:	d107      	bne.n	800b256 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b246:	f107 0318 	add.w	r3, r7, #24
 800b24a:	4618      	mov	r0, r3
 800b24c:	f000 fa0a 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b250:	69fb      	ldr	r3, [r7, #28]
 800b252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b254:	e1e7      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b256:	2300      	movs	r3, #0
 800b258:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b25a:	e1e4      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b25c:	4b20      	ldr	r3, [pc, #128]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b264:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b268:	d107      	bne.n	800b27a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b26a:	f107 030c 	add.w	r3, r7, #12
 800b26e:	4618      	mov	r0, r3
 800b270:	f000 fb4c 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b278:	e1d5      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b27a:	2300      	movs	r3, #0
 800b27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b27e:	e1d2      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b280:	4b17      	ldr	r3, [pc, #92]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f003 0304 	and.w	r3, r3, #4
 800b288:	2b04      	cmp	r3, #4
 800b28a:	d109      	bne.n	800b2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b28c:	4b14      	ldr	r3, [pc, #80]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	08db      	lsrs	r3, r3, #3
 800b292:	f003 0303 	and.w	r3, r3, #3
 800b296:	4a13      	ldr	r2, [pc, #76]	@ (800b2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b298:	fa22 f303 	lsr.w	r3, r2, r3
 800b29c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b29e:	e1c2      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2a4:	e1bf      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b2a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2b2:	d102      	bne.n	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800b2b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b2b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2b8:	e1b5      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2be:	e1b2      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b2c0:	4b07      	ldr	r3, [pc, #28]	@ (800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2cc:	d102      	bne.n	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800b2ce:	4b07      	ldr	r3, [pc, #28]	@ (800b2ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b2d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2d2:	e1a8      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2d8:	e1a5      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2de:	e1a2      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b2e0:	58024400 	.word	0x58024400
 800b2e4:	03d09000 	.word	0x03d09000
 800b2e8:	003d0900 	.word	0x003d0900
 800b2ec:	017d7840 	.word	0x017d7840
 800b2f0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b2f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2f8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800b2fc:	430b      	orrs	r3, r1
 800b2fe:	d173      	bne.n	800b3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b300:	4b9c      	ldr	r3, [pc, #624]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b304:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b308:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b30a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b310:	d02f      	beq.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800b312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b314:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b318:	d863      	bhi.n	800b3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800b31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d004      	beq.n	800b32a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800b320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b326:	d012      	beq.n	800b34e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800b328:	e05b      	b.n	800b3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b32a:	4b92      	ldr	r3, [pc, #584]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b332:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b336:	d107      	bne.n	800b348 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b338:	f107 0318 	add.w	r3, r7, #24
 800b33c:	4618      	mov	r0, r3
 800b33e:	f000 f991 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b346:	e16e      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b348:	2300      	movs	r3, #0
 800b34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b34c:	e16b      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b34e:	4b89      	ldr	r3, [pc, #548]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b356:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b35a:	d107      	bne.n	800b36c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b35c:	f107 030c 	add.w	r3, r7, #12
 800b360:	4618      	mov	r0, r3
 800b362:	f000 fad3 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b36a:	e15c      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b36c:	2300      	movs	r3, #0
 800b36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b370:	e159      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b372:	4b80      	ldr	r3, [pc, #512]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b376:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b37a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b37c:	4b7d      	ldr	r3, [pc, #500]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f003 0304 	and.w	r3, r3, #4
 800b384:	2b04      	cmp	r3, #4
 800b386:	d10c      	bne.n	800b3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800b388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d109      	bne.n	800b3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b38e:	4b79      	ldr	r3, [pc, #484]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	08db      	lsrs	r3, r3, #3
 800b394:	f003 0303 	and.w	r3, r3, #3
 800b398:	4a77      	ldr	r2, [pc, #476]	@ (800b578 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b39a:	fa22 f303 	lsr.w	r3, r2, r3
 800b39e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3a0:	e01e      	b.n	800b3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b3a2:	4b74      	ldr	r3, [pc, #464]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3ae:	d106      	bne.n	800b3be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800b3b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3b6:	d102      	bne.n	800b3be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b3b8:	4b70      	ldr	r3, [pc, #448]	@ (800b57c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3bc:	e010      	b.n	800b3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b3be:	4b6d      	ldr	r3, [pc, #436]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b3ca:	d106      	bne.n	800b3da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800b3cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b3d2:	d102      	bne.n	800b3da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b3d4:	4b6a      	ldr	r3, [pc, #424]	@ (800b580 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3d8:	e002      	b.n	800b3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b3de:	e122      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b3e0:	e121      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3e6:	e11e      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b3e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3ec:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b3f0:	430b      	orrs	r3, r1
 800b3f2:	d133      	bne.n	800b45c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b3f4:	4b5f      	ldr	r3, [pc, #380]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b3fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b400:	2b00      	cmp	r3, #0
 800b402:	d004      	beq.n	800b40e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800b404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b40a:	d012      	beq.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800b40c:	e023      	b.n	800b456 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b40e:	4b59      	ldr	r3, [pc, #356]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b416:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b41a:	d107      	bne.n	800b42c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b41c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b420:	4618      	mov	r0, r3
 800b422:	f000 fbc7 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b42a:	e0fc      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b42c:	2300      	movs	r3, #0
 800b42e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b430:	e0f9      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b432:	4b50      	ldr	r3, [pc, #320]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b43a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b43e:	d107      	bne.n	800b450 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b440:	f107 0318 	add.w	r3, r7, #24
 800b444:	4618      	mov	r0, r3
 800b446:	f000 f90d 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b44a:	6a3b      	ldr	r3, [r7, #32]
 800b44c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b44e:	e0ea      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b450:	2300      	movs	r3, #0
 800b452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b454:	e0e7      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b456:	2300      	movs	r3, #0
 800b458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b45a:	e0e4      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b45c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b460:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b464:	430b      	orrs	r3, r1
 800b466:	f040 808d 	bne.w	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b46a:	4b42      	ldr	r3, [pc, #264]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b46c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b46e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b472:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b476:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b47a:	d06b      	beq.n	800b554 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b482:	d874      	bhi.n	800b56e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b48a:	d056      	beq.n	800b53a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b48e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b492:	d86c      	bhi.n	800b56e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b496:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b49a:	d03b      	beq.n	800b514 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b49e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b4a2:	d864      	bhi.n	800b56e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4aa:	d021      	beq.n	800b4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b4ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4b2:	d85c      	bhi.n	800b56e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d004      	beq.n	800b4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b4ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4c0:	d004      	beq.n	800b4cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b4c2:	e054      	b.n	800b56e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b4c4:	f000 f8b8 	bl	800b638 <HAL_RCCEx_GetD3PCLK1Freq>
 800b4c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b4ca:	e0ac      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b4cc:	4b29      	ldr	r3, [pc, #164]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4d8:	d107      	bne.n	800b4ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b4da:	f107 0318 	add.w	r3, r7, #24
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f000 f8c0 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b4e4:	69fb      	ldr	r3, [r7, #28]
 800b4e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4e8:	e09d      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4ee:	e09a      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b4f0:	4b20      	ldr	r3, [pc, #128]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b4f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4fc:	d107      	bne.n	800b50e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b4fe:	f107 030c 	add.w	r3, r7, #12
 800b502:	4618      	mov	r0, r3
 800b504:	f000 fa02 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b508:	693b      	ldr	r3, [r7, #16]
 800b50a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b50c:	e08b      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b50e:	2300      	movs	r3, #0
 800b510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b512:	e088      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b514:	4b17      	ldr	r3, [pc, #92]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f003 0304 	and.w	r3, r3, #4
 800b51c:	2b04      	cmp	r3, #4
 800b51e:	d109      	bne.n	800b534 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b520:	4b14      	ldr	r3, [pc, #80]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	08db      	lsrs	r3, r3, #3
 800b526:	f003 0303 	and.w	r3, r3, #3
 800b52a:	4a13      	ldr	r2, [pc, #76]	@ (800b578 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b52c:	fa22 f303 	lsr.w	r3, r2, r3
 800b530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b532:	e078      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b534:	2300      	movs	r3, #0
 800b536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b538:	e075      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b53a:	4b0e      	ldr	r3, [pc, #56]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b546:	d102      	bne.n	800b54e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b548:	4b0c      	ldr	r3, [pc, #48]	@ (800b57c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b54a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b54c:	e06b      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b54e:	2300      	movs	r3, #0
 800b550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b552:	e068      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b554:	4b07      	ldr	r3, [pc, #28]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b55c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b560:	d102      	bne.n	800b568 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b562:	4b07      	ldr	r3, [pc, #28]	@ (800b580 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b564:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b566:	e05e      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b568:	2300      	movs	r3, #0
 800b56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b56c:	e05b      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b56e:	2300      	movs	r3, #0
 800b570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b572:	e058      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b574:	58024400 	.word	0x58024400
 800b578:	03d09000 	.word	0x03d09000
 800b57c:	003d0900 	.word	0x003d0900
 800b580:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b584:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b588:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b58c:	430b      	orrs	r3, r1
 800b58e:	d148      	bne.n	800b622 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b590:	4b27      	ldr	r3, [pc, #156]	@ (800b630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b594:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b598:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b59c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5a0:	d02a      	beq.n	800b5f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5a8:	d838      	bhi.n	800b61c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d004      	beq.n	800b5ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b5b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5b6:	d00d      	beq.n	800b5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b5b8:	e030      	b.n	800b61c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b5ba:	4b1d      	ldr	r3, [pc, #116]	@ (800b630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5c6:	d102      	bne.n	800b5ce <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b5c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b634 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5cc:	e02b      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5d2:	e028      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b5d4:	4b16      	ldr	r3, [pc, #88]	@ (800b630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5e0:	d107      	bne.n	800b5f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b5e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f000 fae4 	bl	800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5f0:	e019      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5f6:	e016      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b5f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b604:	d107      	bne.n	800b616 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b606:	f107 0318 	add.w	r3, r7, #24
 800b60a:	4618      	mov	r0, r3
 800b60c:	f000 f82a 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b610:	69fb      	ldr	r3, [r7, #28]
 800b612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b614:	e007      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b616:	2300      	movs	r3, #0
 800b618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b61a:	e004      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b61c:	2300      	movs	r3, #0
 800b61e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b620:	e001      	b.n	800b626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b622:	2300      	movs	r3, #0
 800b624:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3740      	adds	r7, #64	@ 0x40
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}
 800b630:	58024400 	.word	0x58024400
 800b634:	017d7840 	.word	0x017d7840

0800b638 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b63c:	f7fe f816 	bl	800966c <HAL_RCC_GetHCLKFreq>
 800b640:	4602      	mov	r2, r0
 800b642:	4b06      	ldr	r3, [pc, #24]	@ (800b65c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b644:	6a1b      	ldr	r3, [r3, #32]
 800b646:	091b      	lsrs	r3, r3, #4
 800b648:	f003 0307 	and.w	r3, r3, #7
 800b64c:	4904      	ldr	r1, [pc, #16]	@ (800b660 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b64e:	5ccb      	ldrb	r3, [r1, r3]
 800b650:	f003 031f 	and.w	r3, r3, #31
 800b654:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b658:	4618      	mov	r0, r3
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	58024400 	.word	0x58024400
 800b660:	08015634 	.word	0x08015634

0800b664 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b664:	b480      	push	{r7}
 800b666:	b089      	sub	sp, #36	@ 0x24
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b66c:	4ba1      	ldr	r3, [pc, #644]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b66e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b670:	f003 0303 	and.w	r3, r3, #3
 800b674:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b676:	4b9f      	ldr	r3, [pc, #636]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b67a:	0b1b      	lsrs	r3, r3, #12
 800b67c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b680:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b682:	4b9c      	ldr	r3, [pc, #624]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b686:	091b      	lsrs	r3, r3, #4
 800b688:	f003 0301 	and.w	r3, r3, #1
 800b68c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b68e:	4b99      	ldr	r3, [pc, #612]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b692:	08db      	lsrs	r3, r3, #3
 800b694:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b698:	693a      	ldr	r2, [r7, #16]
 800b69a:	fb02 f303 	mul.w	r3, r2, r3
 800b69e:	ee07 3a90 	vmov	s15, r3
 800b6a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f000 8111 	beq.w	800b8d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b6b2:	69bb      	ldr	r3, [r7, #24]
 800b6b4:	2b02      	cmp	r3, #2
 800b6b6:	f000 8083 	beq.w	800b7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b6ba:	69bb      	ldr	r3, [r7, #24]
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	f200 80a1 	bhi.w	800b804 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d003      	beq.n	800b6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b6c8:	69bb      	ldr	r3, [r7, #24]
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d056      	beq.n	800b77c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b6ce:	e099      	b.n	800b804 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b6d0:	4b88      	ldr	r3, [pc, #544]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f003 0320 	and.w	r3, r3, #32
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d02d      	beq.n	800b738 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6dc:	4b85      	ldr	r3, [pc, #532]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	08db      	lsrs	r3, r3, #3
 800b6e2:	f003 0303 	and.w	r3, r3, #3
 800b6e6:	4a84      	ldr	r2, [pc, #528]	@ (800b8f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b6e8:	fa22 f303 	lsr.w	r3, r2, r3
 800b6ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	ee07 3a90 	vmov	s15, r3
 800b6f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	ee07 3a90 	vmov	s15, r3
 800b6fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b706:	4b7b      	ldr	r3, [pc, #492]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b70a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b70e:	ee07 3a90 	vmov	s15, r3
 800b712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b716:	ed97 6a03 	vldr	s12, [r7, #12]
 800b71a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b8fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b71e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b726:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b72a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b72e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b732:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b736:	e087      	b.n	800b848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	ee07 3a90 	vmov	s15, r3
 800b73e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b742:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b900 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b74a:	4b6a      	ldr	r3, [pc, #424]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b74e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b752:	ee07 3a90 	vmov	s15, r3
 800b756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b75a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b75e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b8fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b76a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b76e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b772:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b77a:	e065      	b.n	800b848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	ee07 3a90 	vmov	s15, r3
 800b782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b786:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b904 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b78a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b78e:	4b59      	ldr	r3, [pc, #356]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b796:	ee07 3a90 	vmov	s15, r3
 800b79a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b79e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b8fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b7a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7be:	e043      	b.n	800b848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	ee07 3a90 	vmov	s15, r3
 800b7c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b908 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b7ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7d2:	4b48      	ldr	r3, [pc, #288]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b7d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7da:	ee07 3a90 	vmov	s15, r3
 800b7de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b8fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b7ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b802:	e021      	b.n	800b848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	ee07 3a90 	vmov	s15, r3
 800b80a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b80e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b904 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b816:	4b37      	ldr	r3, [pc, #220]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b81a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b81e:	ee07 3a90 	vmov	s15, r3
 800b822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b826:	ed97 6a03 	vldr	s12, [r7, #12]
 800b82a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b8fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b82e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b83a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b83e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b846:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b848:	4b2a      	ldr	r3, [pc, #168]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b84a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b84c:	0a5b      	lsrs	r3, r3, #9
 800b84e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b852:	ee07 3a90 	vmov	s15, r3
 800b856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b85a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b85e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b862:	edd7 6a07 	vldr	s13, [r7, #28]
 800b866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b86a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b86e:	ee17 2a90 	vmov	r2, s15
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b876:	4b1f      	ldr	r3, [pc, #124]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b87a:	0c1b      	lsrs	r3, r3, #16
 800b87c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b880:	ee07 3a90 	vmov	s15, r3
 800b884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b888:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b88c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b890:	edd7 6a07 	vldr	s13, [r7, #28]
 800b894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b89c:	ee17 2a90 	vmov	r2, s15
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b8a4:	4b13      	ldr	r3, [pc, #76]	@ (800b8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b8a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8a8:	0e1b      	lsrs	r3, r3, #24
 800b8aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8ae:	ee07 3a90 	vmov	s15, r3
 800b8b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b8ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8be:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8ca:	ee17 2a90 	vmov	r2, s15
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b8d2:	e008      	b.n	800b8e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	609a      	str	r2, [r3, #8]
}
 800b8e6:	bf00      	nop
 800b8e8:	3724      	adds	r7, #36	@ 0x24
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop
 800b8f4:	58024400 	.word	0x58024400
 800b8f8:	03d09000 	.word	0x03d09000
 800b8fc:	46000000 	.word	0x46000000
 800b900:	4c742400 	.word	0x4c742400
 800b904:	4a742400 	.word	0x4a742400
 800b908:	4bbebc20 	.word	0x4bbebc20

0800b90c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b089      	sub	sp, #36	@ 0x24
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b914:	4ba1      	ldr	r3, [pc, #644]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b918:	f003 0303 	and.w	r3, r3, #3
 800b91c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b91e:	4b9f      	ldr	r3, [pc, #636]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b922:	0d1b      	lsrs	r3, r3, #20
 800b924:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b928:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b92a:	4b9c      	ldr	r3, [pc, #624]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b92e:	0a1b      	lsrs	r3, r3, #8
 800b930:	f003 0301 	and.w	r3, r3, #1
 800b934:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b936:	4b99      	ldr	r3, [pc, #612]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b93a:	08db      	lsrs	r3, r3, #3
 800b93c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b940:	693a      	ldr	r2, [r7, #16]
 800b942:	fb02 f303 	mul.w	r3, r2, r3
 800b946:	ee07 3a90 	vmov	s15, r3
 800b94a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b94e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	2b00      	cmp	r3, #0
 800b956:	f000 8111 	beq.w	800bb7c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b95a:	69bb      	ldr	r3, [r7, #24]
 800b95c:	2b02      	cmp	r3, #2
 800b95e:	f000 8083 	beq.w	800ba68 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b962:	69bb      	ldr	r3, [r7, #24]
 800b964:	2b02      	cmp	r3, #2
 800b966:	f200 80a1 	bhi.w	800baac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b96a:	69bb      	ldr	r3, [r7, #24]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d003      	beq.n	800b978 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b970:	69bb      	ldr	r3, [r7, #24]
 800b972:	2b01      	cmp	r3, #1
 800b974:	d056      	beq.n	800ba24 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b976:	e099      	b.n	800baac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b978:	4b88      	ldr	r3, [pc, #544]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f003 0320 	and.w	r3, r3, #32
 800b980:	2b00      	cmp	r3, #0
 800b982:	d02d      	beq.n	800b9e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b984:	4b85      	ldr	r3, [pc, #532]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	08db      	lsrs	r3, r3, #3
 800b98a:	f003 0303 	and.w	r3, r3, #3
 800b98e:	4a84      	ldr	r2, [pc, #528]	@ (800bba0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b990:	fa22 f303 	lsr.w	r3, r2, r3
 800b994:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b996:	68bb      	ldr	r3, [r7, #8]
 800b998:	ee07 3a90 	vmov	s15, r3
 800b99c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	ee07 3a90 	vmov	s15, r3
 800b9a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9ae:	4b7b      	ldr	r3, [pc, #492]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9b6:	ee07 3a90 	vmov	s15, r3
 800b9ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9be:	ed97 6a03 	vldr	s12, [r7, #12]
 800b9c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800bba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b9c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b9de:	e087      	b.n	800baf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	ee07 3a90 	vmov	s15, r3
 800b9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800bba8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b9ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b9f2:	4b6a      	ldr	r3, [pc, #424]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9fa:	ee07 3a90 	vmov	s15, r3
 800b9fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba02:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba06:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800bba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba22:	e065      	b.n	800baf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	ee07 3a90 	vmov	s15, r3
 800ba2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba2e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800bbac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ba32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba36:	4b59      	ldr	r3, [pc, #356]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba3e:	ee07 3a90 	vmov	s15, r3
 800ba42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba46:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba4a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800bba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba66:	e043      	b.n	800baf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	ee07 3a90 	vmov	s15, r3
 800ba6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba72:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800bbb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ba76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba7a:	4b48      	ldr	r3, [pc, #288]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba82:	ee07 3a90 	vmov	s15, r3
 800ba86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba8a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba8e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800bba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800baa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800baaa:	e021      	b.n	800baf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	ee07 3a90 	vmov	s15, r3
 800bab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bab6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800bbac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800baba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800babe:	4b37      	ldr	r3, [pc, #220]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bac6:	ee07 3a90 	vmov	s15, r3
 800baca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bace:	ed97 6a03 	vldr	s12, [r7, #12]
 800bad2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800bba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800baee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800baf0:	4b2a      	ldr	r3, [pc, #168]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800baf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baf4:	0a5b      	lsrs	r3, r3, #9
 800baf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bafa:	ee07 3a90 	vmov	s15, r3
 800bafe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb06:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb0a:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb16:	ee17 2a90 	vmov	r2, s15
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800bb1e:	4b1f      	ldr	r3, [pc, #124]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb22:	0c1b      	lsrs	r3, r3, #16
 800bb24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb28:	ee07 3a90 	vmov	s15, r3
 800bb2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb34:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb38:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb44:	ee17 2a90 	vmov	r2, s15
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800bb4c:	4b13      	ldr	r3, [pc, #76]	@ (800bb9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb50:	0e1b      	lsrs	r3, r3, #24
 800bb52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb56:	ee07 3a90 	vmov	s15, r3
 800bb5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bb62:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb66:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb72:	ee17 2a90 	vmov	r2, s15
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800bb7a:	e008      	b.n	800bb8e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2200      	movs	r2, #0
 800bb86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	609a      	str	r2, [r3, #8]
}
 800bb8e:	bf00      	nop
 800bb90:	3724      	adds	r7, #36	@ 0x24
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr
 800bb9a:	bf00      	nop
 800bb9c:	58024400 	.word	0x58024400
 800bba0:	03d09000 	.word	0x03d09000
 800bba4:	46000000 	.word	0x46000000
 800bba8:	4c742400 	.word	0x4c742400
 800bbac:	4a742400 	.word	0x4a742400
 800bbb0:	4bbebc20 	.word	0x4bbebc20

0800bbb4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b089      	sub	sp, #36	@ 0x24
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bbbc:	4ba0      	ldr	r3, [pc, #640]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc0:	f003 0303 	and.w	r3, r3, #3
 800bbc4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800bbc6:	4b9e      	ldr	r3, [pc, #632]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbca:	091b      	lsrs	r3, r3, #4
 800bbcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bbd0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800bbd2:	4b9b      	ldr	r3, [pc, #620]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bbdc:	4b98      	ldr	r3, [pc, #608]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbe0:	08db      	lsrs	r3, r3, #3
 800bbe2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bbe6:	693a      	ldr	r2, [r7, #16]
 800bbe8:	fb02 f303 	mul.w	r3, r2, r3
 800bbec:	ee07 3a90 	vmov	s15, r3
 800bbf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbf4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	f000 8111 	beq.w	800be22 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800bc00:	69bb      	ldr	r3, [r7, #24]
 800bc02:	2b02      	cmp	r3, #2
 800bc04:	f000 8083 	beq.w	800bd0e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	2b02      	cmp	r3, #2
 800bc0c:	f200 80a1 	bhi.w	800bd52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d003      	beq.n	800bc1e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800bc16:	69bb      	ldr	r3, [r7, #24]
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d056      	beq.n	800bcca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800bc1c:	e099      	b.n	800bd52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc1e:	4b88      	ldr	r3, [pc, #544]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0320 	and.w	r3, r3, #32
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d02d      	beq.n	800bc86 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc2a:	4b85      	ldr	r3, [pc, #532]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	08db      	lsrs	r3, r3, #3
 800bc30:	f003 0303 	and.w	r3, r3, #3
 800bc34:	4a83      	ldr	r2, [pc, #524]	@ (800be44 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800bc36:	fa22 f303 	lsr.w	r3, r2, r3
 800bc3a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	ee07 3a90 	vmov	s15, r3
 800bc42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc46:	697b      	ldr	r3, [r7, #20]
 800bc48:	ee07 3a90 	vmov	s15, r3
 800bc4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc54:	4b7a      	ldr	r3, [pc, #488]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc5c:	ee07 3a90 	vmov	s15, r3
 800bc60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc64:	ed97 6a03 	vldr	s12, [r7, #12]
 800bc68:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800be48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bc6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc80:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800bc84:	e087      	b.n	800bd96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	ee07 3a90 	vmov	s15, r3
 800bc8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc90:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800be4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bc94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc98:	4b69      	ldr	r3, [pc, #420]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bca0:	ee07 3a90 	vmov	s15, r3
 800bca4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bca8:	ed97 6a03 	vldr	s12, [r7, #12]
 800bcac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800be48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bcb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bcbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bcc8:	e065      	b.n	800bd96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	ee07 3a90 	vmov	s15, r3
 800bcd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcd4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800be50 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800bcd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcdc:	4b58      	ldr	r3, [pc, #352]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bcde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bce4:	ee07 3a90 	vmov	s15, r3
 800bce8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcec:	ed97 6a03 	vldr	s12, [r7, #12]
 800bcf0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800be48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bcf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bd00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd0c:	e043      	b.n	800bd96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	ee07 3a90 	vmov	s15, r3
 800bd14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd18:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800be54 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800bd1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd20:	4b47      	ldr	r3, [pc, #284]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd28:	ee07 3a90 	vmov	s15, r3
 800bd2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd30:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd34:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800be48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bd38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bd44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd50:	e021      	b.n	800bd96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	ee07 3a90 	vmov	s15, r3
 800bd58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd5c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800be4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bd60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd64:	4b36      	ldr	r3, [pc, #216]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd6c:	ee07 3a90 	vmov	s15, r3
 800bd70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd74:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd78:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800be48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bd7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bd88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd94:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800bd96:	4b2a      	ldr	r3, [pc, #168]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd9a:	0a5b      	lsrs	r3, r3, #9
 800bd9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bda0:	ee07 3a90 	vmov	s15, r3
 800bda4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bda8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bdac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bdb0:	edd7 6a07 	vldr	s13, [r7, #28]
 800bdb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bdb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bdbc:	ee17 2a90 	vmov	r2, s15
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bdc4:	4b1e      	ldr	r3, [pc, #120]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bdc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdc8:	0c1b      	lsrs	r3, r3, #16
 800bdca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bdce:	ee07 3a90 	vmov	s15, r3
 800bdd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bdda:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bdde:	edd7 6a07 	vldr	s13, [r7, #28]
 800bde2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bde6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bdea:	ee17 2a90 	vmov	r2, s15
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bdf2:	4b13      	ldr	r3, [pc, #76]	@ (800be40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bdf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdf6:	0e1b      	lsrs	r3, r3, #24
 800bdf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bdfc:	ee07 3a90 	vmov	s15, r3
 800be00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800be08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800be10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be18:	ee17 2a90 	vmov	r2, s15
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800be20:	e008      	b.n	800be34 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2200      	movs	r2, #0
 800be26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2200      	movs	r2, #0
 800be2c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2200      	movs	r2, #0
 800be32:	609a      	str	r2, [r3, #8]
}
 800be34:	bf00      	nop
 800be36:	3724      	adds	r7, #36	@ 0x24
 800be38:	46bd      	mov	sp, r7
 800be3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3e:	4770      	bx	lr
 800be40:	58024400 	.word	0x58024400
 800be44:	03d09000 	.word	0x03d09000
 800be48:	46000000 	.word	0x46000000
 800be4c:	4c742400 	.word	0x4c742400
 800be50:	4a742400 	.word	0x4a742400
 800be54:	4bbebc20 	.word	0x4bbebc20

0800be58 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b084      	sub	sp, #16
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
 800be60:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800be62:	2300      	movs	r3, #0
 800be64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800be66:	4b53      	ldr	r3, [pc, #332]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800be68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be6a:	f003 0303 	and.w	r3, r3, #3
 800be6e:	2b03      	cmp	r3, #3
 800be70:	d101      	bne.n	800be76 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800be72:	2301      	movs	r3, #1
 800be74:	e099      	b.n	800bfaa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800be76:	4b4f      	ldr	r3, [pc, #316]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4a4e      	ldr	r2, [pc, #312]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800be7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be82:	f7f9 fbab 	bl	80055dc <HAL_GetTick>
 800be86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800be88:	e008      	b.n	800be9c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800be8a:	f7f9 fba7 	bl	80055dc <HAL_GetTick>
 800be8e:	4602      	mov	r2, r0
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	1ad3      	subs	r3, r2, r3
 800be94:	2b02      	cmp	r3, #2
 800be96:	d901      	bls.n	800be9c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800be98:	2303      	movs	r3, #3
 800be9a:	e086      	b.n	800bfaa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800be9c:	4b45      	ldr	r3, [pc, #276]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d1f0      	bne.n	800be8a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bea8:	4b42      	ldr	r3, [pc, #264]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800beaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	031b      	lsls	r3, r3, #12
 800beb6:	493f      	ldr	r1, [pc, #252]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800beb8:	4313      	orrs	r3, r2
 800beba:	628b      	str	r3, [r1, #40]	@ 0x28
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	3b01      	subs	r3, #1
 800bec2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	689b      	ldr	r3, [r3, #8]
 800beca:	3b01      	subs	r3, #1
 800becc:	025b      	lsls	r3, r3, #9
 800bece:	b29b      	uxth	r3, r3
 800bed0:	431a      	orrs	r2, r3
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	68db      	ldr	r3, [r3, #12]
 800bed6:	3b01      	subs	r3, #1
 800bed8:	041b      	lsls	r3, r3, #16
 800beda:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bede:	431a      	orrs	r2, r3
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	691b      	ldr	r3, [r3, #16]
 800bee4:	3b01      	subs	r3, #1
 800bee6:	061b      	lsls	r3, r3, #24
 800bee8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800beec:	4931      	ldr	r1, [pc, #196]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800beee:	4313      	orrs	r3, r2
 800bef0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bef2:	4b30      	ldr	r3, [pc, #192]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bef6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	695b      	ldr	r3, [r3, #20]
 800befe:	492d      	ldr	r1, [pc, #180]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf00:	4313      	orrs	r3, r2
 800bf02:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bf04:	4b2b      	ldr	r3, [pc, #172]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf08:	f023 0220 	bic.w	r2, r3, #32
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	699b      	ldr	r3, [r3, #24]
 800bf10:	4928      	ldr	r1, [pc, #160]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf12:	4313      	orrs	r3, r2
 800bf14:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bf16:	4b27      	ldr	r3, [pc, #156]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf1a:	4a26      	ldr	r2, [pc, #152]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf1c:	f023 0310 	bic.w	r3, r3, #16
 800bf20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bf22:	4b24      	ldr	r3, [pc, #144]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf26:	4b24      	ldr	r3, [pc, #144]	@ (800bfb8 <RCCEx_PLL2_Config+0x160>)
 800bf28:	4013      	ands	r3, r2
 800bf2a:	687a      	ldr	r2, [r7, #4]
 800bf2c:	69d2      	ldr	r2, [r2, #28]
 800bf2e:	00d2      	lsls	r2, r2, #3
 800bf30:	4920      	ldr	r1, [pc, #128]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf32:	4313      	orrs	r3, r2
 800bf34:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bf36:	4b1f      	ldr	r3, [pc, #124]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf3a:	4a1e      	ldr	r2, [pc, #120]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf3c:	f043 0310 	orr.w	r3, r3, #16
 800bf40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d106      	bne.n	800bf56 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bf48:	4b1a      	ldr	r3, [pc, #104]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4c:	4a19      	ldr	r2, [pc, #100]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bf52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bf54:	e00f      	b.n	800bf76 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	2b01      	cmp	r3, #1
 800bf5a:	d106      	bne.n	800bf6a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bf5c:	4b15      	ldr	r3, [pc, #84]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf60:	4a14      	ldr	r2, [pc, #80]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bf68:	e005      	b.n	800bf76 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bf6a:	4b12      	ldr	r3, [pc, #72]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf6e:	4a11      	ldr	r2, [pc, #68]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bf74:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bf76:	4b0f      	ldr	r3, [pc, #60]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	4a0e      	ldr	r2, [pc, #56]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bf80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf82:	f7f9 fb2b 	bl	80055dc <HAL_GetTick>
 800bf86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bf88:	e008      	b.n	800bf9c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bf8a:	f7f9 fb27 	bl	80055dc <HAL_GetTick>
 800bf8e:	4602      	mov	r2, r0
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	1ad3      	subs	r3, r2, r3
 800bf94:	2b02      	cmp	r3, #2
 800bf96:	d901      	bls.n	800bf9c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bf98:	2303      	movs	r3, #3
 800bf9a:	e006      	b.n	800bfaa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bf9c:	4b05      	ldr	r3, [pc, #20]	@ (800bfb4 <RCCEx_PLL2_Config+0x15c>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d0f0      	beq.n	800bf8a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bfa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	3710      	adds	r7, #16
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}
 800bfb2:	bf00      	nop
 800bfb4:	58024400 	.word	0x58024400
 800bfb8:	ffff0007 	.word	0xffff0007

0800bfbc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b084      	sub	sp, #16
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bfca:	4b53      	ldr	r3, [pc, #332]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800bfcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfce:	f003 0303 	and.w	r3, r3, #3
 800bfd2:	2b03      	cmp	r3, #3
 800bfd4:	d101      	bne.n	800bfda <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e099      	b.n	800c10e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bfda:	4b4f      	ldr	r3, [pc, #316]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	4a4e      	ldr	r2, [pc, #312]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800bfe0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bfe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfe6:	f7f9 faf9 	bl	80055dc <HAL_GetTick>
 800bfea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bfec:	e008      	b.n	800c000 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bfee:	f7f9 faf5 	bl	80055dc <HAL_GetTick>
 800bff2:	4602      	mov	r2, r0
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	1ad3      	subs	r3, r2, r3
 800bff8:	2b02      	cmp	r3, #2
 800bffa:	d901      	bls.n	800c000 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bffc:	2303      	movs	r3, #3
 800bffe:	e086      	b.n	800c10e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c000:	4b45      	ldr	r3, [pc, #276]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d1f0      	bne.n	800bfee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c00c:	4b42      	ldr	r3, [pc, #264]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c00e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c010:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	051b      	lsls	r3, r3, #20
 800c01a:	493f      	ldr	r1, [pc, #252]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c01c:	4313      	orrs	r3, r2
 800c01e:	628b      	str	r3, [r1, #40]	@ 0x28
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	3b01      	subs	r3, #1
 800c026:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	3b01      	subs	r3, #1
 800c030:	025b      	lsls	r3, r3, #9
 800c032:	b29b      	uxth	r3, r3
 800c034:	431a      	orrs	r2, r3
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	68db      	ldr	r3, [r3, #12]
 800c03a:	3b01      	subs	r3, #1
 800c03c:	041b      	lsls	r3, r3, #16
 800c03e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c042:	431a      	orrs	r2, r3
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	691b      	ldr	r3, [r3, #16]
 800c048:	3b01      	subs	r3, #1
 800c04a:	061b      	lsls	r3, r3, #24
 800c04c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c050:	4931      	ldr	r1, [pc, #196]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c052:	4313      	orrs	r3, r2
 800c054:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c056:	4b30      	ldr	r3, [pc, #192]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c05a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	695b      	ldr	r3, [r3, #20]
 800c062:	492d      	ldr	r1, [pc, #180]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c064:	4313      	orrs	r3, r2
 800c066:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c068:	4b2b      	ldr	r3, [pc, #172]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c06a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c06c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	699b      	ldr	r3, [r3, #24]
 800c074:	4928      	ldr	r1, [pc, #160]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c076:	4313      	orrs	r3, r2
 800c078:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c07a:	4b27      	ldr	r3, [pc, #156]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c07e:	4a26      	ldr	r2, [pc, #152]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c084:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c086:	4b24      	ldr	r3, [pc, #144]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c088:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c08a:	4b24      	ldr	r3, [pc, #144]	@ (800c11c <RCCEx_PLL3_Config+0x160>)
 800c08c:	4013      	ands	r3, r2
 800c08e:	687a      	ldr	r2, [r7, #4]
 800c090:	69d2      	ldr	r2, [r2, #28]
 800c092:	00d2      	lsls	r2, r2, #3
 800c094:	4920      	ldr	r1, [pc, #128]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c096:	4313      	orrs	r3, r2
 800c098:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c09a:	4b1f      	ldr	r3, [pc, #124]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c09c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c09e:	4a1e      	ldr	r2, [pc, #120]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c0a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d106      	bne.n	800c0ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c0ac:	4b1a      	ldr	r3, [pc, #104]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0b0:	4a19      	ldr	r2, [pc, #100]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c0b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c0b8:	e00f      	b.n	800c0da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	2b01      	cmp	r3, #1
 800c0be:	d106      	bne.n	800c0ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c0c0:	4b15      	ldr	r3, [pc, #84]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0c4:	4a14      	ldr	r2, [pc, #80]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c0ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c0cc:	e005      	b.n	800c0da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c0ce:	4b12      	ldr	r3, [pc, #72]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0d2:	4a11      	ldr	r2, [pc, #68]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c0d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c0da:	4b0f      	ldr	r3, [pc, #60]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a0e      	ldr	r2, [pc, #56]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c0e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c0e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c0e6:	f7f9 fa79 	bl	80055dc <HAL_GetTick>
 800c0ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c0ec:	e008      	b.n	800c100 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c0ee:	f7f9 fa75 	bl	80055dc <HAL_GetTick>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	1ad3      	subs	r3, r2, r3
 800c0f8:	2b02      	cmp	r3, #2
 800c0fa:	d901      	bls.n	800c100 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c0fc:	2303      	movs	r3, #3
 800c0fe:	e006      	b.n	800c10e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c100:	4b05      	ldr	r3, [pc, #20]	@ (800c118 <RCCEx_PLL3_Config+0x15c>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d0f0      	beq.n	800c0ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3710      	adds	r7, #16
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop
 800c118:	58024400 	.word	0x58024400
 800c11c:	ffff0007 	.word	0xffff0007

0800c120 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b084      	sub	sp, #16
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c128:	2301      	movs	r3, #1
 800c12a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d071      	beq.n	800c216 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c138:	b2db      	uxtb	r3, r3
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d106      	bne.n	800c14c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2200      	movs	r2, #0
 800c142:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	f004 fdbe 	bl	8010cc8 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2202      	movs	r2, #2
 800c150:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	68db      	ldr	r3, [r3, #12]
 800c15a:	f003 0310 	and.w	r3, r3, #16
 800c15e:	2b10      	cmp	r3, #16
 800c160:	d050      	beq.n	800c204 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	22ca      	movs	r2, #202	@ 0xca
 800c168:	625a      	str	r2, [r3, #36]	@ 0x24
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	2253      	movs	r2, #83	@ 0x53
 800c170:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f000 f9a0 	bl	800c4b8 <RTC_EnterInitMode>
 800c178:	4603      	mov	r3, r0
 800c17a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c17c:	7bfb      	ldrb	r3, [r7, #15]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d124      	bne.n	800c1cc <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	6899      	ldr	r1, [r3, #8]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681a      	ldr	r2, [r3, #0]
 800c18c:	4b24      	ldr	r3, [pc, #144]	@ (800c220 <HAL_RTC_Init+0x100>)
 800c18e:	400b      	ands	r3, r1
 800c190:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	6899      	ldr	r1, [r3, #8]
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	685a      	ldr	r2, [r3, #4]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	691b      	ldr	r3, [r3, #16]
 800c1a0:	431a      	orrs	r2, r3
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	699b      	ldr	r3, [r3, #24]
 800c1a6:	431a      	orrs	r2, r3
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	430a      	orrs	r2, r1
 800c1ae:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	0419      	lsls	r1, r3, #16
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	68da      	ldr	r2, [r3, #12]
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	430a      	orrs	r2, r1
 800c1c0:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800c1c2:	6878      	ldr	r0, [r7, #4]
 800c1c4:	f000 f9ac 	bl	800c520 <RTC_ExitInitMode>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800c1cc:	7bfb      	ldrb	r3, [r7, #15]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d113      	bne.n	800c1fa <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f022 0203 	bic.w	r2, r2, #3
 800c1e0:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	69da      	ldr	r2, [r3, #28]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	695b      	ldr	r3, [r3, #20]
 800c1f0:	431a      	orrs	r2, r3
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	430a      	orrs	r2, r1
 800c1f8:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	22ff      	movs	r2, #255	@ 0xff
 800c200:	625a      	str	r2, [r3, #36]	@ 0x24
 800c202:	e001      	b.n	800c208 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800c204:	2300      	movs	r3, #0
 800c206:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c208:	7bfb      	ldrb	r3, [r7, #15]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d103      	bne.n	800c216 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2201      	movs	r2, #1
 800c212:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 800c216:	7bfb      	ldrb	r3, [r7, #15]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	ff8fffbf 	.word	0xff8fffbf

0800c224 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c224:	b590      	push	{r4, r7, lr}
 800c226:	b087      	sub	sp, #28
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c236:	2b01      	cmp	r3, #1
 800c238:	d101      	bne.n	800c23e <HAL_RTC_SetTime+0x1a>
 800c23a:	2302      	movs	r3, #2
 800c23c:	e089      	b.n	800c352 <HAL_RTC_SetTime+0x12e>
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	2201      	movs	r2, #1
 800c242:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2202      	movs	r2, #2
 800c24a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	22ca      	movs	r2, #202	@ 0xca
 800c254:	625a      	str	r2, [r3, #36]	@ 0x24
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	2253      	movs	r2, #83	@ 0x53
 800c25c:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c25e:	68f8      	ldr	r0, [r7, #12]
 800c260:	f000 f92a 	bl	800c4b8 <RTC_EnterInitMode>
 800c264:	4603      	mov	r3, r0
 800c266:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c268:	7cfb      	ldrb	r3, [r7, #19]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d161      	bne.n	800c332 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d126      	bne.n	800c2c2 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d102      	bne.n	800c288 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	2200      	movs	r2, #0
 800c286:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	4618      	mov	r0, r3
 800c28e:	f000 f985 	bl	800c59c <RTC_ByteToBcd2>
 800c292:	4603      	mov	r3, r0
 800c294:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	785b      	ldrb	r3, [r3, #1]
 800c29a:	4618      	mov	r0, r3
 800c29c:	f000 f97e 	bl	800c59c <RTC_ByteToBcd2>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c2a4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	789b      	ldrb	r3, [r3, #2]
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	f000 f976 	bl	800c59c <RTC_ByteToBcd2>
 800c2b0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c2b2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	78db      	ldrb	r3, [r3, #3]
 800c2ba:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c2bc:	4313      	orrs	r3, r2
 800c2be:	617b      	str	r3, [r7, #20]
 800c2c0:	e018      	b.n	800c2f4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	689b      	ldr	r3, [r3, #8]
 800c2c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d102      	bne.n	800c2d6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	785b      	ldrb	r3, [r3, #1]
 800c2e0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c2e2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800c2e4:	68ba      	ldr	r2, [r7, #8]
 800c2e6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c2e8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	78db      	ldrb	r3, [r3, #3]
 800c2ee:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	6979      	ldr	r1, [r7, #20]
 800c2fa:	4b18      	ldr	r3, [pc, #96]	@ (800c35c <HAL_RTC_SetTime+0x138>)
 800c2fc:	400b      	ands	r3, r1
 800c2fe:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	689a      	ldr	r2, [r3, #8]
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c30e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	6899      	ldr	r1, [r3, #8]
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	68da      	ldr	r2, [r3, #12]
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	691b      	ldr	r3, [r3, #16]
 800c31e:	431a      	orrs	r2, r3
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	430a      	orrs	r2, r1
 800c326:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c328:	68f8      	ldr	r0, [r7, #12]
 800c32a:	f000 f8f9 	bl	800c520 <RTC_ExitInitMode>
 800c32e:	4603      	mov	r3, r0
 800c330:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	22ff      	movs	r2, #255	@ 0xff
 800c338:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800c33a:	7cfb      	ldrb	r3, [r7, #19]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d103      	bne.n	800c348 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	2201      	movs	r2, #1
 800c344:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	2200      	movs	r2, #0
 800c34c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800c350:	7cfb      	ldrb	r3, [r7, #19]
}
 800c352:	4618      	mov	r0, r3
 800c354:	371c      	adds	r7, #28
 800c356:	46bd      	mov	sp, r7
 800c358:	bd90      	pop	{r4, r7, pc}
 800c35a:	bf00      	nop
 800c35c:	007f7f7f 	.word	0x007f7f7f

0800c360 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c360:	b590      	push	{r4, r7, lr}
 800c362:	b087      	sub	sp, #28
 800c364:	af00      	add	r7, sp, #0
 800c366:	60f8      	str	r0, [r7, #12]
 800c368:	60b9      	str	r1, [r7, #8]
 800c36a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c372:	2b01      	cmp	r3, #1
 800c374:	d101      	bne.n	800c37a <HAL_RTC_SetDate+0x1a>
 800c376:	2302      	movs	r3, #2
 800c378:	e073      	b.n	800c462 <HAL_RTC_SetDate+0x102>
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2201      	movs	r2, #1
 800c37e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2202      	movs	r2, #2
 800c386:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d10e      	bne.n	800c3ae <HAL_RTC_SetDate+0x4e>
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	785b      	ldrb	r3, [r3, #1]
 800c394:	f003 0310 	and.w	r3, r3, #16
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d008      	beq.n	800c3ae <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	785b      	ldrb	r3, [r3, #1]
 800c3a0:	f023 0310 	bic.w	r3, r3, #16
 800c3a4:	b2db      	uxtb	r3, r3
 800c3a6:	330a      	adds	r3, #10
 800c3a8:	b2da      	uxtb	r2, r3
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d11c      	bne.n	800c3ee <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	78db      	ldrb	r3, [r3, #3]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f000 f8ef 	bl	800c59c <RTC_ByteToBcd2>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	785b      	ldrb	r3, [r3, #1]
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	f000 f8e8 	bl	800c59c <RTC_ByteToBcd2>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c3d0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	789b      	ldrb	r3, [r3, #2]
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f000 f8e0 	bl	800c59c <RTC_ByteToBcd2>
 800c3dc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c3de:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c3e8:	4313      	orrs	r3, r2
 800c3ea:	617b      	str	r3, [r7, #20]
 800c3ec:	e00e      	b.n	800c40c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	78db      	ldrb	r3, [r3, #3]
 800c3f2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	785b      	ldrb	r3, [r3, #1]
 800c3f8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c3fa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800c3fc:	68ba      	ldr	r2, [r7, #8]
 800c3fe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c400:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	781b      	ldrb	r3, [r3, #0]
 800c406:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c408:	4313      	orrs	r3, r2
 800c40a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	22ca      	movs	r2, #202	@ 0xca
 800c412:	625a      	str	r2, [r3, #36]	@ 0x24
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	2253      	movs	r2, #83	@ 0x53
 800c41a:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c41c:	68f8      	ldr	r0, [r7, #12]
 800c41e:	f000 f84b 	bl	800c4b8 <RTC_EnterInitMode>
 800c422:	4603      	mov	r3, r0
 800c424:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c426:	7cfb      	ldrb	r3, [r7, #19]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10a      	bne.n	800c442 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681a      	ldr	r2, [r3, #0]
 800c430:	6979      	ldr	r1, [r7, #20]
 800c432:	4b0e      	ldr	r3, [pc, #56]	@ (800c46c <HAL_RTC_SetDate+0x10c>)
 800c434:	400b      	ands	r3, r1
 800c436:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c438:	68f8      	ldr	r0, [r7, #12]
 800c43a:	f000 f871 	bl	800c520 <RTC_ExitInitMode>
 800c43e:	4603      	mov	r3, r0
 800c440:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	22ff      	movs	r2, #255	@ 0xff
 800c448:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800c44a:	7cfb      	ldrb	r3, [r7, #19]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d103      	bne.n	800c458 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	2201      	movs	r2, #1
 800c454:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2200      	movs	r2, #0
 800c45c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800c460:	7cfb      	ldrb	r3, [r7, #19]


}
 800c462:	4618      	mov	r0, r3
 800c464:	371c      	adds	r7, #28
 800c466:	46bd      	mov	sp, r7
 800c468:	bd90      	pop	{r4, r7, pc}
 800c46a:	bf00      	nop
 800c46c:	00ffff3f 	.word	0x00ffff3f

0800c470 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	4a0d      	ldr	r2, [pc, #52]	@ (800c4b4 <HAL_RTC_WaitForSynchro+0x44>)
 800c47e:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800c480:	f7f9 f8ac 	bl	80055dc <HAL_GetTick>
 800c484:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c486:	e009      	b.n	800c49c <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c488:	f7f9 f8a8 	bl	80055dc <HAL_GetTick>
 800c48c:	4602      	mov	r2, r0
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	1ad3      	subs	r3, r2, r3
 800c492:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c496:	d901      	bls.n	800c49c <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800c498:	2303      	movs	r3, #3
 800c49a:	e007      	b.n	800c4ac <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	68db      	ldr	r3, [r3, #12]
 800c4a2:	f003 0320 	and.w	r3, r3, #32
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d0ee      	beq.n	800c488 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800c4aa:	2300      	movs	r3, #0
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	3710      	adds	r7, #16
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}
 800c4b4:	0003ff5f 	.word	0x0003ff5f

0800c4b8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b084      	sub	sp, #16
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	68db      	ldr	r3, [r3, #12]
 800c4ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d120      	bne.n	800c514 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4da:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800c4dc:	f7f9 f87e 	bl	80055dc <HAL_GetTick>
 800c4e0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c4e2:	e00d      	b.n	800c500 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c4e4:	f7f9 f87a 	bl	80055dc <HAL_GetTick>
 800c4e8:	4602      	mov	r2, r0
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	1ad3      	subs	r3, r2, r3
 800c4ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c4f2:	d905      	bls.n	800c500 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800c4f4:	2303      	movs	r3, #3
 800c4f6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	2203      	movs	r2, #3
 800c4fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	68db      	ldr	r3, [r3, #12]
 800c506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d102      	bne.n	800c514 <RTC_EnterInitMode+0x5c>
 800c50e:	7bfb      	ldrb	r3, [r7, #15]
 800c510:	2b03      	cmp	r3, #3
 800c512:	d1e7      	bne.n	800c4e4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800c514:	7bfb      	ldrb	r3, [r7, #15]
}
 800c516:	4618      	mov	r0, r3
 800c518:	3710      	adds	r7, #16
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
	...

0800c520 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b084      	sub	sp, #16
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c528:	2300      	movs	r3, #0
 800c52a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800c52c:	4b1a      	ldr	r3, [pc, #104]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c52e:	68db      	ldr	r3, [r3, #12]
 800c530:	4a19      	ldr	r2, [pc, #100]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c532:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c536:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800c538:	4b17      	ldr	r3, [pc, #92]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c53a:	689b      	ldr	r3, [r3, #8]
 800c53c:	f003 0320 	and.w	r3, r3, #32
 800c540:	2b00      	cmp	r3, #0
 800c542:	d10c      	bne.n	800c55e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f7ff ff93 	bl	800c470 <HAL_RTC_WaitForSynchro>
 800c54a:	4603      	mov	r3, r0
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d01e      	beq.n	800c58e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2203      	movs	r2, #3
 800c554:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800c558:	2303      	movs	r3, #3
 800c55a:	73fb      	strb	r3, [r7, #15]
 800c55c:	e017      	b.n	800c58e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c55e:	4b0e      	ldr	r3, [pc, #56]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	4a0d      	ldr	r2, [pc, #52]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c564:	f023 0320 	bic.w	r3, r3, #32
 800c568:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f7ff ff80 	bl	800c470 <HAL_RTC_WaitForSynchro>
 800c570:	4603      	mov	r3, r0
 800c572:	2b00      	cmp	r3, #0
 800c574:	d005      	beq.n	800c582 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2203      	movs	r2, #3
 800c57a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800c57e:	2303      	movs	r3, #3
 800c580:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c582:	4b05      	ldr	r3, [pc, #20]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c584:	689b      	ldr	r3, [r3, #8]
 800c586:	4a04      	ldr	r2, [pc, #16]	@ (800c598 <RTC_ExitInitMode+0x78>)
 800c588:	f043 0320 	orr.w	r3, r3, #32
 800c58c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c590:	4618      	mov	r0, r3
 800c592:	3710      	adds	r7, #16
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}
 800c598:	58004000 	.word	0x58004000

0800c59c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b085      	sub	sp, #20
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800c5aa:	79fb      	ldrb	r3, [r7, #7]
 800c5ac:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800c5ae:	e005      	b.n	800c5bc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	3301      	adds	r3, #1
 800c5b4:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800c5b6:	7afb      	ldrb	r3, [r7, #11]
 800c5b8:	3b0a      	subs	r3, #10
 800c5ba:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800c5bc:	7afb      	ldrb	r3, [r7, #11]
 800c5be:	2b09      	cmp	r3, #9
 800c5c0:	d8f6      	bhi.n	800c5b0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	b2db      	uxtb	r3, r3
 800c5c6:	011b      	lsls	r3, r3, #4
 800c5c8:	b2da      	uxtb	r2, r3
 800c5ca:	7afb      	ldrb	r3, [r7, #11]
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	b2db      	uxtb	r3, r3
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3714      	adds	r7, #20
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr

0800c5dc <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b087      	sub	sp, #28
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	60f8      	str	r0, [r7, #12]
 800c5e4:	60b9      	str	r1, [r7, #8]
 800c5e6:	607a      	str	r2, [r7, #4]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	3350      	adds	r3, #80	@ 0x50
 800c5ee:	617b      	str	r3, [r7, #20]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	009b      	lsls	r3, r3, #2
 800c5f4:	697a      	ldr	r2, [r7, #20]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	601a      	str	r2, [r3, #0]
}
 800c600:	bf00      	nop
 800c602:	371c      	adds	r7, #28
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr

0800c60c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(const RTC_HandleTypeDef * hrtc, uint32_t BackupRegister)
{
 800c60c:	b480      	push	{r7}
 800c60e:	b085      	sub	sp, #20
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
 800c614:	6039      	str	r1, [r7, #0]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) &(((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	3350      	adds	r3, #80	@ 0x50
 800c61c:	60fb      	str	r3, [r7, #12]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	68fa      	ldr	r2, [r7, #12]
 800c624:	4413      	add	r3, r2
 800c626:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	681b      	ldr	r3, [r3, #0]
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3714      	adds	r7, #20
 800c630:	46bd      	mov	sp, r7
 800c632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c636:	4770      	bx	lr

0800c638 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b084      	sub	sp, #16
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d101      	bne.n	800c64a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c646:	2301      	movs	r3, #1
 800c648:	e10f      	b.n	800c86a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a87      	ldr	r2, [pc, #540]	@ (800c874 <HAL_SPI_Init+0x23c>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d00f      	beq.n	800c67a <HAL_SPI_Init+0x42>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4a86      	ldr	r2, [pc, #536]	@ (800c878 <HAL_SPI_Init+0x240>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d00a      	beq.n	800c67a <HAL_SPI_Init+0x42>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	4a84      	ldr	r2, [pc, #528]	@ (800c87c <HAL_SPI_Init+0x244>)
 800c66a:	4293      	cmp	r3, r2
 800c66c:	d005      	beq.n	800c67a <HAL_SPI_Init+0x42>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	68db      	ldr	r3, [r3, #12]
 800c672:	2b0f      	cmp	r3, #15
 800c674:	d901      	bls.n	800c67a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800c676:	2301      	movs	r3, #1
 800c678:	e0f7      	b.n	800c86a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 fbbc 	bl	800cdf8 <SPI_GetPacketSize>
 800c680:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	4a7b      	ldr	r2, [pc, #492]	@ (800c874 <HAL_SPI_Init+0x23c>)
 800c688:	4293      	cmp	r3, r2
 800c68a:	d00c      	beq.n	800c6a6 <HAL_SPI_Init+0x6e>
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4a79      	ldr	r2, [pc, #484]	@ (800c878 <HAL_SPI_Init+0x240>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d007      	beq.n	800c6a6 <HAL_SPI_Init+0x6e>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	4a78      	ldr	r2, [pc, #480]	@ (800c87c <HAL_SPI_Init+0x244>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d002      	beq.n	800c6a6 <HAL_SPI_Init+0x6e>
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2b08      	cmp	r3, #8
 800c6a4:	d811      	bhi.n	800c6ca <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c6aa:	4a72      	ldr	r2, [pc, #456]	@ (800c874 <HAL_SPI_Init+0x23c>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d009      	beq.n	800c6c4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a70      	ldr	r2, [pc, #448]	@ (800c878 <HAL_SPI_Init+0x240>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d004      	beq.n	800c6c4 <HAL_SPI_Init+0x8c>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4a6f      	ldr	r2, [pc, #444]	@ (800c87c <HAL_SPI_Init+0x244>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d104      	bne.n	800c6ce <HAL_SPI_Init+0x96>
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	2b10      	cmp	r3, #16
 800c6c8:	d901      	bls.n	800c6ce <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e0cd      	b.n	800c86a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c6d4:	b2db      	uxtb	r3, r3
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d106      	bne.n	800c6e8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	2200      	movs	r2, #0
 800c6de:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f004 fc76 	bl	8010fd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2202      	movs	r2, #2
 800c6ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	681a      	ldr	r2, [r3, #0]
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f022 0201 	bic.w	r2, r2, #1
 800c6fe:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	689b      	ldr	r3, [r3, #8]
 800c706:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c70a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	699b      	ldr	r3, [r3, #24]
 800c710:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c714:	d119      	bne.n	800c74a <HAL_SPI_Init+0x112>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	685b      	ldr	r3, [r3, #4]
 800c71a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c71e:	d103      	bne.n	800c728 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c724:	2b00      	cmp	r3, #0
 800c726:	d008      	beq.n	800c73a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10c      	bne.n	800c74a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c734:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c738:	d107      	bne.n	800c74a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	681a      	ldr	r2, [r3, #0]
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c748:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	685b      	ldr	r3, [r3, #4]
 800c74e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c752:	2b00      	cmp	r3, #0
 800c754:	d00f      	beq.n	800c776 <HAL_SPI_Init+0x13e>
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	68db      	ldr	r3, [r3, #12]
 800c75a:	2b06      	cmp	r3, #6
 800c75c:	d90b      	bls.n	800c776 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	430a      	orrs	r2, r1
 800c772:	601a      	str	r2, [r3, #0]
 800c774:	e007      	b.n	800c786 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	681a      	ldr	r2, [r3, #0]
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c784:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	69da      	ldr	r2, [r3, #28]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c78e:	431a      	orrs	r2, r3
 800c790:	68bb      	ldr	r3, [r7, #8]
 800c792:	431a      	orrs	r2, r3
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c798:	ea42 0103 	orr.w	r1, r2, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	68da      	ldr	r2, [r3, #12]
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	430a      	orrs	r2, r1
 800c7a6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7b0:	431a      	orrs	r2, r3
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7b6:	431a      	orrs	r2, r3
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	699b      	ldr	r3, [r3, #24]
 800c7bc:	431a      	orrs	r2, r3
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	691b      	ldr	r3, [r3, #16]
 800c7c2:	431a      	orrs	r2, r3
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	695b      	ldr	r3, [r3, #20]
 800c7c8:	431a      	orrs	r2, r3
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6a1b      	ldr	r3, [r3, #32]
 800c7ce:	431a      	orrs	r2, r3
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	431a      	orrs	r2, r3
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7da:	431a      	orrs	r2, r3
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	431a      	orrs	r2, r3
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c7e6:	ea42 0103 	orr.w	r1, r2, r3
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	430a      	orrs	r2, r1
 800c7f4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	685b      	ldr	r3, [r3, #4]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d113      	bne.n	800c826 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	689b      	ldr	r3, [r3, #8]
 800c804:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c810:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c824:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	f022 0201 	bic.w	r2, r2, #1
 800c834:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	685b      	ldr	r3, [r3, #4]
 800c83a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d00a      	beq.n	800c858 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	430a      	orrs	r2, r1
 800c856:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2200      	movs	r2, #0
 800c85c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2201      	movs	r2, #1
 800c864:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800c868:	2300      	movs	r3, #0
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3710      	adds	r7, #16
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}
 800c872:	bf00      	nop
 800c874:	40013000 	.word	0x40013000
 800c878:	40003800 	.word	0x40003800
 800c87c:	40003c00 	.word	0x40003c00

0800c880 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b088      	sub	sp, #32
 800c884:	af02      	add	r7, sp, #8
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	603b      	str	r3, [r7, #0]
 800c88c:	4613      	mov	r3, r2
 800c88e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	3320      	adds	r3, #32
 800c896:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c898:	f7f8 fea0 	bl	80055dc <HAL_GetTick>
 800c89c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c8a4:	b2db      	uxtb	r3, r3
 800c8a6:	2b01      	cmp	r3, #1
 800c8a8:	d001      	beq.n	800c8ae <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800c8aa:	2302      	movs	r3, #2
 800c8ac:	e1d1      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d002      	beq.n	800c8ba <HAL_SPI_Transmit+0x3a>
 800c8b4:	88fb      	ldrh	r3, [r7, #6]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d101      	bne.n	800c8be <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	e1c9      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	d101      	bne.n	800c8cc <HAL_SPI_Transmit+0x4c>
 800c8c8:	2302      	movs	r3, #2
 800c8ca:	e1c2      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	2203      	movs	r2, #3
 800c8d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	68ba      	ldr	r2, [r7, #8]
 800c8e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	88fa      	ldrh	r2, [r7, #6]
 800c8ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	88fa      	ldrh	r2, [r7, #6]
 800c8f6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	2200      	movs	r2, #0
 800c904:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	2200      	movs	r2, #0
 800c90c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	2200      	movs	r2, #0
 800c914:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2200      	movs	r2, #0
 800c91a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	689b      	ldr	r3, [r3, #8]
 800c920:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800c924:	d108      	bne.n	800c938 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	681a      	ldr	r2, [r3, #0]
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c934:	601a      	str	r2, [r3, #0]
 800c936:	e009      	b.n	800c94c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	68db      	ldr	r3, [r3, #12]
 800c93e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c94a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	685a      	ldr	r2, [r3, #4]
 800c952:	4b96      	ldr	r3, [pc, #600]	@ (800cbac <HAL_SPI_Transmit+0x32c>)
 800c954:	4013      	ands	r3, r2
 800c956:	88f9      	ldrh	r1, [r7, #6]
 800c958:	68fa      	ldr	r2, [r7, #12]
 800c95a:	6812      	ldr	r2, [r2, #0]
 800c95c:	430b      	orrs	r3, r1
 800c95e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	681a      	ldr	r2, [r3, #0]
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f042 0201 	orr.w	r2, r2, #1
 800c96e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	685b      	ldr	r3, [r3, #4]
 800c974:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c978:	d107      	bne.n	800c98a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	681a      	ldr	r2, [r3, #0]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c988:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	68db      	ldr	r3, [r3, #12]
 800c98e:	2b0f      	cmp	r3, #15
 800c990:	d947      	bls.n	800ca22 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800c992:	e03f      	b.n	800ca14 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	695b      	ldr	r3, [r3, #20]
 800c99a:	f003 0302 	and.w	r3, r3, #2
 800c99e:	2b02      	cmp	r3, #2
 800c9a0:	d114      	bne.n	800c9cc <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	6812      	ldr	r2, [r2, #0]
 800c9ac:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c9b2:	1d1a      	adds	r2, r3, #4
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c9be:	b29b      	uxth	r3, r3
 800c9c0:	3b01      	subs	r3, #1
 800c9c2:	b29a      	uxth	r2, r3
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800c9ca:	e023      	b.n	800ca14 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c9cc:	f7f8 fe06 	bl	80055dc <HAL_GetTick>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	1ad3      	subs	r3, r2, r3
 800c9d6:	683a      	ldr	r2, [r7, #0]
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d803      	bhi.n	800c9e4 <HAL_SPI_Transmit+0x164>
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9e2:	d102      	bne.n	800c9ea <HAL_SPI_Transmit+0x16a>
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d114      	bne.n	800ca14 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c9ea:	68f8      	ldr	r0, [r7, #12]
 800c9ec:	f000 f936 	bl	800cc5c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2201      	movs	r2, #1
 800ca04:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ca10:	2303      	movs	r3, #3
 800ca12:	e11e      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d1b9      	bne.n	800c994 <HAL_SPI_Transmit+0x114>
 800ca20:	e0f1      	b.n	800cc06 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	68db      	ldr	r3, [r3, #12]
 800ca26:	2b07      	cmp	r3, #7
 800ca28:	f240 80e6 	bls.w	800cbf8 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ca2c:	e05d      	b.n	800caea <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	695b      	ldr	r3, [r3, #20]
 800ca34:	f003 0302 	and.w	r3, r3, #2
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	d132      	bne.n	800caa2 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	2b01      	cmp	r3, #1
 800ca46:	d918      	bls.n	800ca7a <HAL_SPI_Transmit+0x1fa>
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d014      	beq.n	800ca7a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	6812      	ldr	r2, [r2, #0]
 800ca5a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ca60:	1d1a      	adds	r2, r3, #4
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ca6c:	b29b      	uxth	r3, r3
 800ca6e:	3b02      	subs	r3, #2
 800ca70:	b29a      	uxth	r2, r3
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ca78:	e037      	b.n	800caea <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ca7e:	881a      	ldrh	r2, [r3, #0]
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ca88:	1c9a      	adds	r2, r3, #2
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	3b01      	subs	r3, #1
 800ca98:	b29a      	uxth	r2, r3
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800caa0:	e023      	b.n	800caea <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800caa2:	f7f8 fd9b 	bl	80055dc <HAL_GetTick>
 800caa6:	4602      	mov	r2, r0
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	1ad3      	subs	r3, r2, r3
 800caac:	683a      	ldr	r2, [r7, #0]
 800caae:	429a      	cmp	r2, r3
 800cab0:	d803      	bhi.n	800caba <HAL_SPI_Transmit+0x23a>
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cab8:	d102      	bne.n	800cac0 <HAL_SPI_Transmit+0x240>
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d114      	bne.n	800caea <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800cac0:	68f8      	ldr	r0, [r7, #12]
 800cac2:	f000 f8cb 	bl	800cc5c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cacc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	2201      	movs	r2, #1
 800cada:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	2200      	movs	r2, #0
 800cae2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800cae6:	2303      	movs	r3, #3
 800cae8:	e0b3      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800caf0:	b29b      	uxth	r3, r3
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d19b      	bne.n	800ca2e <HAL_SPI_Transmit+0x1ae>
 800caf6:	e086      	b.n	800cc06 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	695b      	ldr	r3, [r3, #20]
 800cafe:	f003 0302 	and.w	r3, r3, #2
 800cb02:	2b02      	cmp	r3, #2
 800cb04:	d154      	bne.n	800cbb0 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb0c:	b29b      	uxth	r3, r3
 800cb0e:	2b03      	cmp	r3, #3
 800cb10:	d918      	bls.n	800cb44 <HAL_SPI_Transmit+0x2c4>
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb16:	2b40      	cmp	r3, #64	@ 0x40
 800cb18:	d914      	bls.n	800cb44 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	6812      	ldr	r2, [r2, #0]
 800cb24:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb2a:	1d1a      	adds	r2, r3, #4
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	3b04      	subs	r3, #4
 800cb3a:	b29a      	uxth	r2, r3
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800cb42:	e059      	b.n	800cbf8 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	2b01      	cmp	r3, #1
 800cb4e:	d917      	bls.n	800cb80 <HAL_SPI_Transmit+0x300>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d013      	beq.n	800cb80 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb5c:	881a      	ldrh	r2, [r3, #0]
 800cb5e:	697b      	ldr	r3, [r7, #20]
 800cb60:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb66:	1c9a      	adds	r2, r3, #2
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb72:	b29b      	uxth	r3, r3
 800cb74:	3b02      	subs	r3, #2
 800cb76:	b29a      	uxth	r2, r3
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800cb7e:	e03b      	b.n	800cbf8 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	3320      	adds	r3, #32
 800cb8a:	7812      	ldrb	r2, [r2, #0]
 800cb8c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cb92:	1c5a      	adds	r2, r3, #1
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cb9e:	b29b      	uxth	r3, r3
 800cba0:	3b01      	subs	r3, #1
 800cba2:	b29a      	uxth	r2, r3
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800cbaa:	e025      	b.n	800cbf8 <HAL_SPI_Transmit+0x378>
 800cbac:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cbb0:	f7f8 fd14 	bl	80055dc <HAL_GetTick>
 800cbb4:	4602      	mov	r2, r0
 800cbb6:	693b      	ldr	r3, [r7, #16]
 800cbb8:	1ad3      	subs	r3, r2, r3
 800cbba:	683a      	ldr	r2, [r7, #0]
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d803      	bhi.n	800cbc8 <HAL_SPI_Transmit+0x348>
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbc6:	d102      	bne.n	800cbce <HAL_SPI_Transmit+0x34e>
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d114      	bne.n	800cbf8 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	f000 f844 	bl	800cc5c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cbda:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	e02c      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	f47f af79 	bne.w	800caf8 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	9300      	str	r3, [sp, #0]
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	2108      	movs	r1, #8
 800cc10:	68f8      	ldr	r0, [r7, #12]
 800cc12:	f000 f8c3 	bl	800cd9c <SPI_WaitOnFlagUntilTimeout>
 800cc16:	4603      	mov	r3, r0
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d007      	beq.n	800cc2c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc22:	f043 0220 	orr.w	r2, r3, #32
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800cc2c:	68f8      	ldr	r0, [r7, #12]
 800cc2e:	f000 f815 	bl	800cc5c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	2201      	movs	r2, #1
 800cc36:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d001      	beq.n	800cc50 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	e000      	b.n	800cc52 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800cc50:	2300      	movs	r3, #0
  }
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3718      	adds	r7, #24
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}
 800cc5a:	bf00      	nop

0800cc5c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b085      	sub	sp, #20
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	695b      	ldr	r3, [r3, #20]
 800cc6a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	699a      	ldr	r2, [r3, #24]
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f042 0208 	orr.w	r2, r2, #8
 800cc7a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	699a      	ldr	r2, [r3, #24]
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f042 0210 	orr.w	r2, r2, #16
 800cc8a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	681a      	ldr	r2, [r3, #0]
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f022 0201 	bic.w	r2, r2, #1
 800cc9a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	6919      	ldr	r1, [r3, #16]
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	4b3c      	ldr	r3, [pc, #240]	@ (800cd98 <SPI_CloseTransfer+0x13c>)
 800cca8:	400b      	ands	r3, r1
 800ccaa:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	689a      	ldr	r2, [r3, #8]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ccba:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ccc2:	b2db      	uxtb	r3, r3
 800ccc4:	2b04      	cmp	r3, #4
 800ccc6:	d014      	beq.n	800ccf2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f003 0320 	and.w	r3, r3, #32
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00f      	beq.n	800ccf2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ccd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	699a      	ldr	r2, [r3, #24]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	f042 0220 	orr.w	r2, r2, #32
 800ccf0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ccf8:	b2db      	uxtb	r3, r3
 800ccfa:	2b03      	cmp	r3, #3
 800ccfc:	d014      	beq.n	800cd28 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d00f      	beq.n	800cd28 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cd0e:	f043 0204 	orr.w	r2, r3, #4
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	699a      	ldr	r2, [r3, #24]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cd26:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d00f      	beq.n	800cd52 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cd38:	f043 0201 	orr.w	r2, r3, #1
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	699a      	ldr	r2, [r3, #24]
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cd50:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d00f      	beq.n	800cd7c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cd62:	f043 0208 	orr.w	r2, r3, #8
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	699a      	ldr	r2, [r3, #24]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cd7a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	2200      	movs	r2, #0
 800cd80:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2200      	movs	r2, #0
 800cd88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800cd8c:	bf00      	nop
 800cd8e:	3714      	adds	r7, #20
 800cd90:	46bd      	mov	sp, r7
 800cd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd96:	4770      	bx	lr
 800cd98:	fffffc90 	.word	0xfffffc90

0800cd9c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	60b9      	str	r1, [r7, #8]
 800cda6:	603b      	str	r3, [r7, #0]
 800cda8:	4613      	mov	r3, r2
 800cdaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cdac:	e010      	b.n	800cdd0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cdae:	f7f8 fc15 	bl	80055dc <HAL_GetTick>
 800cdb2:	4602      	mov	r2, r0
 800cdb4:	69bb      	ldr	r3, [r7, #24]
 800cdb6:	1ad3      	subs	r3, r2, r3
 800cdb8:	683a      	ldr	r2, [r7, #0]
 800cdba:	429a      	cmp	r2, r3
 800cdbc:	d803      	bhi.n	800cdc6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc4:	d102      	bne.n	800cdcc <SPI_WaitOnFlagUntilTimeout+0x30>
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d101      	bne.n	800cdd0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800cdcc:	2303      	movs	r3, #3
 800cdce:	e00f      	b.n	800cdf0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	695a      	ldr	r2, [r3, #20]
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	4013      	ands	r3, r2
 800cdda:	68ba      	ldr	r2, [r7, #8]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	bf0c      	ite	eq
 800cde0:	2301      	moveq	r3, #1
 800cde2:	2300      	movne	r3, #0
 800cde4:	b2db      	uxtb	r3, r3
 800cde6:	461a      	mov	r2, r3
 800cde8:	79fb      	ldrb	r3, [r7, #7]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d0df      	beq.n	800cdae <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800cdee:	2300      	movs	r3, #0
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3710      	adds	r7, #16
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}

0800cdf8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b085      	sub	sp, #20
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce04:	095b      	lsrs	r3, r3, #5
 800ce06:	3301      	adds	r3, #1
 800ce08:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	68db      	ldr	r3, [r3, #12]
 800ce0e:	3301      	adds	r3, #1
 800ce10:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	3307      	adds	r3, #7
 800ce16:	08db      	lsrs	r3, r3, #3
 800ce18:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	68fa      	ldr	r2, [r7, #12]
 800ce1e:	fb02 f303 	mul.w	r3, r2, r3
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3714      	adds	r7, #20
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr

0800ce2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ce2e:	b580      	push	{r7, lr}
 800ce30:	b082      	sub	sp, #8
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d101      	bne.n	800ce40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	e049      	b.n	800ced4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ce46:	b2db      	uxtb	r3, r3
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d106      	bne.n	800ce5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f004 ff39 	bl	8011ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2202      	movs	r2, #2
 800ce5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681a      	ldr	r2, [r3, #0]
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	3304      	adds	r3, #4
 800ce6a:	4619      	mov	r1, r3
 800ce6c:	4610      	mov	r0, r2
 800ce6e:	f000 fbd1 	bl	800d614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2201      	movs	r2, #1
 800ce76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2201      	movs	r2, #1
 800ce86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2201      	movs	r2, #1
 800ce8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	2201      	movs	r2, #1
 800ce96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2201      	movs	r2, #1
 800ce9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	2201      	movs	r2, #1
 800cea6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	2201      	movs	r2, #1
 800ceae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2201      	movs	r2, #1
 800ceb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2201      	movs	r2, #1
 800cebe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2201      	movs	r2, #1
 800cec6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	2201      	movs	r2, #1
 800cece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ced2:	2300      	movs	r3, #0
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3708      	adds	r7, #8
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b082      	sub	sp, #8
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d101      	bne.n	800ceee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e049      	b.n	800cf82 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cef4:	b2db      	uxtb	r3, r3
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d106      	bne.n	800cf08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	2200      	movs	r2, #0
 800cefe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f004 ff7e 	bl	8011e04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2202      	movs	r2, #2
 800cf0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3304      	adds	r3, #4
 800cf18:	4619      	mov	r1, r3
 800cf1a:	4610      	mov	r0, r2
 800cf1c:	f000 fb7a 	bl	800d614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	2201      	movs	r2, #1
 800cf34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2201      	movs	r2, #1
 800cf44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2201      	movs	r2, #1
 800cf54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2201      	movs	r2, #1
 800cf64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2201      	movs	r2, #1
 800cf74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2201      	movs	r2, #1
 800cf7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cf80:	2300      	movs	r3, #0
}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3708      	adds	r7, #8
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}

0800cf8a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b084      	sub	sp, #16
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	68db      	ldr	r3, [r3, #12]
 800cf98:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	f003 0302 	and.w	r3, r3, #2
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d020      	beq.n	800cfee <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f003 0302 	and.w	r3, r3, #2
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d01b      	beq.n	800cfee <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f06f 0202 	mvn.w	r2, #2
 800cfbe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	699b      	ldr	r3, [r3, #24]
 800cfcc:	f003 0303 	and.w	r3, r3, #3
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d003      	beq.n	800cfdc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cfd4:	6878      	ldr	r0, [r7, #4]
 800cfd6:	f000 faff 	bl	800d5d8 <HAL_TIM_IC_CaptureCallback>
 800cfda:	e005      	b.n	800cfe8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f000 faf1 	bl	800d5c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cfe2:	6878      	ldr	r0, [r7, #4]
 800cfe4:	f000 fb02 	bl	800d5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2200      	movs	r2, #0
 800cfec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	f003 0304 	and.w	r3, r3, #4
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d020      	beq.n	800d03a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f003 0304 	and.w	r3, r3, #4
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d01b      	beq.n	800d03a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f06f 0204 	mvn.w	r2, #4
 800d00a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2202      	movs	r2, #2
 800d010:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	699b      	ldr	r3, [r3, #24]
 800d018:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d003      	beq.n	800d028 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 fad9 	bl	800d5d8 <HAL_TIM_IC_CaptureCallback>
 800d026:	e005      	b.n	800d034 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d028:	6878      	ldr	r0, [r7, #4]
 800d02a:	f000 facb 	bl	800d5c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f000 fadc 	bl	800d5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2200      	movs	r2, #0
 800d038:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	f003 0308 	and.w	r3, r3, #8
 800d040:	2b00      	cmp	r3, #0
 800d042:	d020      	beq.n	800d086 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f003 0308 	and.w	r3, r3, #8
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d01b      	beq.n	800d086 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f06f 0208 	mvn.w	r2, #8
 800d056:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2204      	movs	r2, #4
 800d05c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	69db      	ldr	r3, [r3, #28]
 800d064:	f003 0303 	and.w	r3, r3, #3
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d003      	beq.n	800d074 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d06c:	6878      	ldr	r0, [r7, #4]
 800d06e:	f000 fab3 	bl	800d5d8 <HAL_TIM_IC_CaptureCallback>
 800d072:	e005      	b.n	800d080 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f000 faa5 	bl	800d5c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f000 fab6 	bl	800d5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2200      	movs	r2, #0
 800d084:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	f003 0310 	and.w	r3, r3, #16
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d020      	beq.n	800d0d2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f003 0310 	and.w	r3, r3, #16
 800d096:	2b00      	cmp	r3, #0
 800d098:	d01b      	beq.n	800d0d2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f06f 0210 	mvn.w	r2, #16
 800d0a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2208      	movs	r2, #8
 800d0a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	69db      	ldr	r3, [r3, #28]
 800d0b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d003      	beq.n	800d0c0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 fa8d 	bl	800d5d8 <HAL_TIM_IC_CaptureCallback>
 800d0be:	e005      	b.n	800d0cc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f000 fa7f 	bl	800d5c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	f000 fa90 	bl	800d5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	f003 0301 	and.w	r3, r3, #1
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d00c      	beq.n	800d0f6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	f003 0301 	and.w	r3, r3, #1
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d007      	beq.n	800d0f6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f06f 0201 	mvn.w	r2, #1
 800d0ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	f000 fa5d 	bl	800d5b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d104      	bne.n	800d10a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d106:	2b00      	cmp	r3, #0
 800d108:	d00c      	beq.n	800d124 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d110:	2b00      	cmp	r3, #0
 800d112:	d007      	beq.n	800d124 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d11c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	f001 f864 	bl	800e1ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d124:	68bb      	ldr	r3, [r7, #8]
 800d126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d00c      	beq.n	800d148 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d134:	2b00      	cmp	r3, #0
 800d136:	d007      	beq.n	800d148 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f001 f85c 	bl	800e200 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d00c      	beq.n	800d16c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d007      	beq.n	800d16c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f000 fa4a 	bl	800d600 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	f003 0320 	and.w	r3, r3, #32
 800d172:	2b00      	cmp	r3, #0
 800d174:	d00c      	beq.n	800d190 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	f003 0320 	and.w	r3, r3, #32
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d007      	beq.n	800d190 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	f06f 0220 	mvn.w	r2, #32
 800d188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 f824 	bl	800e1d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d190:	bf00      	nop
 800d192:	3710      	adds	r7, #16
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b086      	sub	sp, #24
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	60f8      	str	r0, [r7, #12]
 800d1a0:	60b9      	str	r1, [r7, #8]
 800d1a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	d101      	bne.n	800d1b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d1b2:	2302      	movs	r3, #2
 800d1b4:	e0ff      	b.n	800d3b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2b14      	cmp	r3, #20
 800d1c2:	f200 80f0 	bhi.w	800d3a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d1c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d1cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d1c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1cc:	0800d221 	.word	0x0800d221
 800d1d0:	0800d3a7 	.word	0x0800d3a7
 800d1d4:	0800d3a7 	.word	0x0800d3a7
 800d1d8:	0800d3a7 	.word	0x0800d3a7
 800d1dc:	0800d261 	.word	0x0800d261
 800d1e0:	0800d3a7 	.word	0x0800d3a7
 800d1e4:	0800d3a7 	.word	0x0800d3a7
 800d1e8:	0800d3a7 	.word	0x0800d3a7
 800d1ec:	0800d2a3 	.word	0x0800d2a3
 800d1f0:	0800d3a7 	.word	0x0800d3a7
 800d1f4:	0800d3a7 	.word	0x0800d3a7
 800d1f8:	0800d3a7 	.word	0x0800d3a7
 800d1fc:	0800d2e3 	.word	0x0800d2e3
 800d200:	0800d3a7 	.word	0x0800d3a7
 800d204:	0800d3a7 	.word	0x0800d3a7
 800d208:	0800d3a7 	.word	0x0800d3a7
 800d20c:	0800d325 	.word	0x0800d325
 800d210:	0800d3a7 	.word	0x0800d3a7
 800d214:	0800d3a7 	.word	0x0800d3a7
 800d218:	0800d3a7 	.word	0x0800d3a7
 800d21c:	0800d365 	.word	0x0800d365
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	68b9      	ldr	r1, [r7, #8]
 800d226:	4618      	mov	r0, r3
 800d228:	f000 fa94 	bl	800d754 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	699a      	ldr	r2, [r3, #24]
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f042 0208 	orr.w	r2, r2, #8
 800d23a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	699a      	ldr	r2, [r3, #24]
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f022 0204 	bic.w	r2, r2, #4
 800d24a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	6999      	ldr	r1, [r3, #24]
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	691a      	ldr	r2, [r3, #16]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	430a      	orrs	r2, r1
 800d25c:	619a      	str	r2, [r3, #24]
      break;
 800d25e:	e0a5      	b.n	800d3ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	68b9      	ldr	r1, [r7, #8]
 800d266:	4618      	mov	r0, r3
 800d268:	f000 fb04 	bl	800d874 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	699a      	ldr	r2, [r3, #24]
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d27a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	699a      	ldr	r2, [r3, #24]
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d28a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	6999      	ldr	r1, [r3, #24]
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	691b      	ldr	r3, [r3, #16]
 800d296:	021a      	lsls	r2, r3, #8
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	430a      	orrs	r2, r1
 800d29e:	619a      	str	r2, [r3, #24]
      break;
 800d2a0:	e084      	b.n	800d3ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	68b9      	ldr	r1, [r7, #8]
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f000 fb6d 	bl	800d988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	69da      	ldr	r2, [r3, #28]
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f042 0208 	orr.w	r2, r2, #8
 800d2bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	69da      	ldr	r2, [r3, #28]
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f022 0204 	bic.w	r2, r2, #4
 800d2cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	69d9      	ldr	r1, [r3, #28]
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	691a      	ldr	r2, [r3, #16]
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	430a      	orrs	r2, r1
 800d2de:	61da      	str	r2, [r3, #28]
      break;
 800d2e0:	e064      	b.n	800d3ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	68b9      	ldr	r1, [r7, #8]
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	f000 fbd5 	bl	800da98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	69da      	ldr	r2, [r3, #28]
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d2fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	69da      	ldr	r2, [r3, #28]
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d30c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	69d9      	ldr	r1, [r3, #28]
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	691b      	ldr	r3, [r3, #16]
 800d318:	021a      	lsls	r2, r3, #8
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	430a      	orrs	r2, r1
 800d320:	61da      	str	r2, [r3, #28]
      break;
 800d322:	e043      	b.n	800d3ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	68b9      	ldr	r1, [r7, #8]
 800d32a:	4618      	mov	r0, r3
 800d32c:	f000 fc1e 	bl	800db6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	f042 0208 	orr.w	r2, r2, #8
 800d33e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f022 0204 	bic.w	r2, r2, #4
 800d34e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	691a      	ldr	r2, [r3, #16]
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	430a      	orrs	r2, r1
 800d360:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d362:	e023      	b.n	800d3ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	68b9      	ldr	r1, [r7, #8]
 800d36a:	4618      	mov	r0, r3
 800d36c:	f000 fc62 	bl	800dc34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d37e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d38e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d396:	68bb      	ldr	r3, [r7, #8]
 800d398:	691b      	ldr	r3, [r3, #16]
 800d39a:	021a      	lsls	r2, r3, #8
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	430a      	orrs	r2, r1
 800d3a2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d3a4:	e002      	b.n	800d3ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	75fb      	strb	r3, [r7, #23]
      break;
 800d3aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d3b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	3718      	adds	r7, #24
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	bd80      	pop	{r7, pc}
 800d3be:	bf00      	nop

0800d3c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b084      	sub	sp, #16
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d3d4:	2b01      	cmp	r3, #1
 800d3d6:	d101      	bne.n	800d3dc <HAL_TIM_ConfigClockSource+0x1c>
 800d3d8:	2302      	movs	r3, #2
 800d3da:	e0dc      	b.n	800d596 <HAL_TIM_ConfigClockSource+0x1d6>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2201      	movs	r2, #1
 800d3e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2202      	movs	r2, #2
 800d3e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	689b      	ldr	r3, [r3, #8]
 800d3f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d3f4:	68ba      	ldr	r2, [r7, #8]
 800d3f6:	4b6a      	ldr	r3, [pc, #424]	@ (800d5a0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d3f8:	4013      	ands	r3, r2
 800d3fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d402:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	68ba      	ldr	r2, [r7, #8]
 800d40a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a64      	ldr	r2, [pc, #400]	@ (800d5a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d412:	4293      	cmp	r3, r2
 800d414:	f000 80a9 	beq.w	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d418:	4a62      	ldr	r2, [pc, #392]	@ (800d5a4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d41a:	4293      	cmp	r3, r2
 800d41c:	f200 80ae 	bhi.w	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d420:	4a61      	ldr	r2, [pc, #388]	@ (800d5a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d422:	4293      	cmp	r3, r2
 800d424:	f000 80a1 	beq.w	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d428:	4a5f      	ldr	r2, [pc, #380]	@ (800d5a8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	f200 80a6 	bhi.w	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d430:	4a5e      	ldr	r2, [pc, #376]	@ (800d5ac <HAL_TIM_ConfigClockSource+0x1ec>)
 800d432:	4293      	cmp	r3, r2
 800d434:	f000 8099 	beq.w	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d438:	4a5c      	ldr	r2, [pc, #368]	@ (800d5ac <HAL_TIM_ConfigClockSource+0x1ec>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	f200 809e 	bhi.w	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d440:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d444:	f000 8091 	beq.w	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d448:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d44c:	f200 8096 	bhi.w	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d450:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d454:	f000 8089 	beq.w	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d458:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d45c:	f200 808e 	bhi.w	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d464:	d03e      	beq.n	800d4e4 <HAL_TIM_ConfigClockSource+0x124>
 800d466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d46a:	f200 8087 	bhi.w	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d46e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d472:	f000 8086 	beq.w	800d582 <HAL_TIM_ConfigClockSource+0x1c2>
 800d476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d47a:	d87f      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d47c:	2b70      	cmp	r3, #112	@ 0x70
 800d47e:	d01a      	beq.n	800d4b6 <HAL_TIM_ConfigClockSource+0xf6>
 800d480:	2b70      	cmp	r3, #112	@ 0x70
 800d482:	d87b      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d484:	2b60      	cmp	r3, #96	@ 0x60
 800d486:	d050      	beq.n	800d52a <HAL_TIM_ConfigClockSource+0x16a>
 800d488:	2b60      	cmp	r3, #96	@ 0x60
 800d48a:	d877      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d48c:	2b50      	cmp	r3, #80	@ 0x50
 800d48e:	d03c      	beq.n	800d50a <HAL_TIM_ConfigClockSource+0x14a>
 800d490:	2b50      	cmp	r3, #80	@ 0x50
 800d492:	d873      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d494:	2b40      	cmp	r3, #64	@ 0x40
 800d496:	d058      	beq.n	800d54a <HAL_TIM_ConfigClockSource+0x18a>
 800d498:	2b40      	cmp	r3, #64	@ 0x40
 800d49a:	d86f      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d49c:	2b30      	cmp	r3, #48	@ 0x30
 800d49e:	d064      	beq.n	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d4a0:	2b30      	cmp	r3, #48	@ 0x30
 800d4a2:	d86b      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d4a4:	2b20      	cmp	r3, #32
 800d4a6:	d060      	beq.n	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d4a8:	2b20      	cmp	r3, #32
 800d4aa:	d867      	bhi.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d05c      	beq.n	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d4b0:	2b10      	cmp	r3, #16
 800d4b2:	d05a      	beq.n	800d56a <HAL_TIM_ConfigClockSource+0x1aa>
 800d4b4:	e062      	b.n	800d57c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d4c6:	f000 fc99 	bl	800ddfc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	689b      	ldr	r3, [r3, #8]
 800d4d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d4d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	68ba      	ldr	r2, [r7, #8]
 800d4e0:	609a      	str	r2, [r3, #8]
      break;
 800d4e2:	e04f      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d4f4:	f000 fc82 	bl	800ddfc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	689a      	ldr	r2, [r3, #8]
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d506:	609a      	str	r2, [r3, #8]
      break;
 800d508:	e03c      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d516:	461a      	mov	r2, r3
 800d518:	f000 fbf2 	bl	800dd00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	2150      	movs	r1, #80	@ 0x50
 800d522:	4618      	mov	r0, r3
 800d524:	f000 fc4c 	bl	800ddc0 <TIM_ITRx_SetConfig>
      break;
 800d528:	e02c      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d536:	461a      	mov	r2, r3
 800d538:	f000 fc11 	bl	800dd5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	2160      	movs	r1, #96	@ 0x60
 800d542:	4618      	mov	r0, r3
 800d544:	f000 fc3c 	bl	800ddc0 <TIM_ITRx_SetConfig>
      break;
 800d548:	e01c      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d556:	461a      	mov	r2, r3
 800d558:	f000 fbd2 	bl	800dd00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	2140      	movs	r1, #64	@ 0x40
 800d562:	4618      	mov	r0, r3
 800d564:	f000 fc2c 	bl	800ddc0 <TIM_ITRx_SetConfig>
      break;
 800d568:	e00c      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681a      	ldr	r2, [r3, #0]
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	4619      	mov	r1, r3
 800d574:	4610      	mov	r0, r2
 800d576:	f000 fc23 	bl	800ddc0 <TIM_ITRx_SetConfig>
      break;
 800d57a:	e003      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d57c:	2301      	movs	r3, #1
 800d57e:	73fb      	strb	r3, [r7, #15]
      break;
 800d580:	e000      	b.n	800d584 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2201      	movs	r2, #1
 800d588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2200      	movs	r2, #0
 800d590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d594:	7bfb      	ldrb	r3, [r7, #15]
}
 800d596:	4618      	mov	r0, r3
 800d598:	3710      	adds	r7, #16
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	ffceff88 	.word	0xffceff88
 800d5a4:	00100040 	.word	0x00100040
 800d5a8:	00100030 	.word	0x00100030
 800d5ac:	00100020 	.word	0x00100020

0800d5b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	b083      	sub	sp, #12
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d5b8:	bf00      	nop
 800d5ba:	370c      	adds	r7, #12
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr

0800d5c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d5c4:	b480      	push	{r7}
 800d5c6:	b083      	sub	sp, #12
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d5cc:	bf00      	nop
 800d5ce:	370c      	adds	r7, #12
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d6:	4770      	bx	lr

0800d5d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d5e0:	bf00      	nop
 800d5e2:	370c      	adds	r7, #12
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ea:	4770      	bx	lr

0800d5ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	b083      	sub	sp, #12
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d5f4:	bf00      	nop
 800d5f6:	370c      	adds	r7, #12
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fe:	4770      	bx	lr

0800d600 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d600:	b480      	push	{r7}
 800d602:	b083      	sub	sp, #12
 800d604:	af00      	add	r7, sp, #0
 800d606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d608:	bf00      	nop
 800d60a:	370c      	adds	r7, #12
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d614:	b480      	push	{r7}
 800d616:	b085      	sub	sp, #20
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
 800d61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	4a43      	ldr	r2, [pc, #268]	@ (800d734 <TIM_Base_SetConfig+0x120>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	d013      	beq.n	800d654 <TIM_Base_SetConfig+0x40>
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d632:	d00f      	beq.n	800d654 <TIM_Base_SetConfig+0x40>
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	4a40      	ldr	r2, [pc, #256]	@ (800d738 <TIM_Base_SetConfig+0x124>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d00b      	beq.n	800d654 <TIM_Base_SetConfig+0x40>
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	4a3f      	ldr	r2, [pc, #252]	@ (800d73c <TIM_Base_SetConfig+0x128>)
 800d640:	4293      	cmp	r3, r2
 800d642:	d007      	beq.n	800d654 <TIM_Base_SetConfig+0x40>
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	4a3e      	ldr	r2, [pc, #248]	@ (800d740 <TIM_Base_SetConfig+0x12c>)
 800d648:	4293      	cmp	r3, r2
 800d64a:	d003      	beq.n	800d654 <TIM_Base_SetConfig+0x40>
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	4a3d      	ldr	r2, [pc, #244]	@ (800d744 <TIM_Base_SetConfig+0x130>)
 800d650:	4293      	cmp	r3, r2
 800d652:	d108      	bne.n	800d666 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d65a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	685b      	ldr	r3, [r3, #4]
 800d660:	68fa      	ldr	r2, [r7, #12]
 800d662:	4313      	orrs	r3, r2
 800d664:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	4a32      	ldr	r2, [pc, #200]	@ (800d734 <TIM_Base_SetConfig+0x120>)
 800d66a:	4293      	cmp	r3, r2
 800d66c:	d01f      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d674:	d01b      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	4a2f      	ldr	r2, [pc, #188]	@ (800d738 <TIM_Base_SetConfig+0x124>)
 800d67a:	4293      	cmp	r3, r2
 800d67c:	d017      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	4a2e      	ldr	r2, [pc, #184]	@ (800d73c <TIM_Base_SetConfig+0x128>)
 800d682:	4293      	cmp	r3, r2
 800d684:	d013      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	4a2d      	ldr	r2, [pc, #180]	@ (800d740 <TIM_Base_SetConfig+0x12c>)
 800d68a:	4293      	cmp	r3, r2
 800d68c:	d00f      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	4a2c      	ldr	r2, [pc, #176]	@ (800d744 <TIM_Base_SetConfig+0x130>)
 800d692:	4293      	cmp	r3, r2
 800d694:	d00b      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	4a2b      	ldr	r2, [pc, #172]	@ (800d748 <TIM_Base_SetConfig+0x134>)
 800d69a:	4293      	cmp	r3, r2
 800d69c:	d007      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	4a2a      	ldr	r2, [pc, #168]	@ (800d74c <TIM_Base_SetConfig+0x138>)
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	d003      	beq.n	800d6ae <TIM_Base_SetConfig+0x9a>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	4a29      	ldr	r2, [pc, #164]	@ (800d750 <TIM_Base_SetConfig+0x13c>)
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	d108      	bne.n	800d6c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d6b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	68db      	ldr	r3, [r3, #12]
 800d6ba:	68fa      	ldr	r2, [r7, #12]
 800d6bc:	4313      	orrs	r3, r2
 800d6be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	695b      	ldr	r3, [r3, #20]
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	689a      	ldr	r2, [r3, #8]
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	681a      	ldr	r2, [r3, #0]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	4a14      	ldr	r2, [pc, #80]	@ (800d734 <TIM_Base_SetConfig+0x120>)
 800d6e2:	4293      	cmp	r3, r2
 800d6e4:	d00f      	beq.n	800d706 <TIM_Base_SetConfig+0xf2>
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	4a16      	ldr	r2, [pc, #88]	@ (800d744 <TIM_Base_SetConfig+0x130>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d00b      	beq.n	800d706 <TIM_Base_SetConfig+0xf2>
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	4a15      	ldr	r2, [pc, #84]	@ (800d748 <TIM_Base_SetConfig+0x134>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d007      	beq.n	800d706 <TIM_Base_SetConfig+0xf2>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	4a14      	ldr	r2, [pc, #80]	@ (800d74c <TIM_Base_SetConfig+0x138>)
 800d6fa:	4293      	cmp	r3, r2
 800d6fc:	d003      	beq.n	800d706 <TIM_Base_SetConfig+0xf2>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	4a13      	ldr	r2, [pc, #76]	@ (800d750 <TIM_Base_SetConfig+0x13c>)
 800d702:	4293      	cmp	r3, r2
 800d704:	d103      	bne.n	800d70e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	691a      	ldr	r2, [r3, #16]
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f043 0204 	orr.w	r2, r3, #4
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2201      	movs	r2, #1
 800d71e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	68fa      	ldr	r2, [r7, #12]
 800d724:	601a      	str	r2, [r3, #0]
}
 800d726:	bf00      	nop
 800d728:	3714      	adds	r7, #20
 800d72a:	46bd      	mov	sp, r7
 800d72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d730:	4770      	bx	lr
 800d732:	bf00      	nop
 800d734:	40010000 	.word	0x40010000
 800d738:	40000400 	.word	0x40000400
 800d73c:	40000800 	.word	0x40000800
 800d740:	40000c00 	.word	0x40000c00
 800d744:	40010400 	.word	0x40010400
 800d748:	40014000 	.word	0x40014000
 800d74c:	40014400 	.word	0x40014400
 800d750:	40014800 	.word	0x40014800

0800d754 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d754:	b480      	push	{r7}
 800d756:	b087      	sub	sp, #28
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6a1b      	ldr	r3, [r3, #32]
 800d762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	6a1b      	ldr	r3, [r3, #32]
 800d768:	f023 0201 	bic.w	r2, r3, #1
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	699b      	ldr	r3, [r3, #24]
 800d77a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d77c:	68fa      	ldr	r2, [r7, #12]
 800d77e:	4b37      	ldr	r3, [pc, #220]	@ (800d85c <TIM_OC1_SetConfig+0x108>)
 800d780:	4013      	ands	r3, r2
 800d782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f023 0303 	bic.w	r3, r3, #3
 800d78a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	68fa      	ldr	r2, [r7, #12]
 800d792:	4313      	orrs	r3, r2
 800d794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	f023 0302 	bic.w	r3, r3, #2
 800d79c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	689b      	ldr	r3, [r3, #8]
 800d7a2:	697a      	ldr	r2, [r7, #20]
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	4a2d      	ldr	r2, [pc, #180]	@ (800d860 <TIM_OC1_SetConfig+0x10c>)
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d00f      	beq.n	800d7d0 <TIM_OC1_SetConfig+0x7c>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4a2c      	ldr	r2, [pc, #176]	@ (800d864 <TIM_OC1_SetConfig+0x110>)
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d00b      	beq.n	800d7d0 <TIM_OC1_SetConfig+0x7c>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	4a2b      	ldr	r2, [pc, #172]	@ (800d868 <TIM_OC1_SetConfig+0x114>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d007      	beq.n	800d7d0 <TIM_OC1_SetConfig+0x7c>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	4a2a      	ldr	r2, [pc, #168]	@ (800d86c <TIM_OC1_SetConfig+0x118>)
 800d7c4:	4293      	cmp	r3, r2
 800d7c6:	d003      	beq.n	800d7d0 <TIM_OC1_SetConfig+0x7c>
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	4a29      	ldr	r2, [pc, #164]	@ (800d870 <TIM_OC1_SetConfig+0x11c>)
 800d7cc:	4293      	cmp	r3, r2
 800d7ce:	d10c      	bne.n	800d7ea <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	f023 0308 	bic.w	r3, r3, #8
 800d7d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	68db      	ldr	r3, [r3, #12]
 800d7dc:	697a      	ldr	r2, [r7, #20]
 800d7de:	4313      	orrs	r3, r2
 800d7e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d7e2:	697b      	ldr	r3, [r7, #20]
 800d7e4:	f023 0304 	bic.w	r3, r3, #4
 800d7e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	4a1c      	ldr	r2, [pc, #112]	@ (800d860 <TIM_OC1_SetConfig+0x10c>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d00f      	beq.n	800d812 <TIM_OC1_SetConfig+0xbe>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	4a1b      	ldr	r2, [pc, #108]	@ (800d864 <TIM_OC1_SetConfig+0x110>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d00b      	beq.n	800d812 <TIM_OC1_SetConfig+0xbe>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	4a1a      	ldr	r2, [pc, #104]	@ (800d868 <TIM_OC1_SetConfig+0x114>)
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d007      	beq.n	800d812 <TIM_OC1_SetConfig+0xbe>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	4a19      	ldr	r2, [pc, #100]	@ (800d86c <TIM_OC1_SetConfig+0x118>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d003      	beq.n	800d812 <TIM_OC1_SetConfig+0xbe>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	4a18      	ldr	r2, [pc, #96]	@ (800d870 <TIM_OC1_SetConfig+0x11c>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	d111      	bne.n	800d836 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d81a:	693b      	ldr	r3, [r7, #16]
 800d81c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	695b      	ldr	r3, [r3, #20]
 800d826:	693a      	ldr	r2, [r7, #16]
 800d828:	4313      	orrs	r3, r2
 800d82a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	699b      	ldr	r3, [r3, #24]
 800d830:	693a      	ldr	r2, [r7, #16]
 800d832:	4313      	orrs	r3, r2
 800d834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	693a      	ldr	r2, [r7, #16]
 800d83a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	68fa      	ldr	r2, [r7, #12]
 800d840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	685a      	ldr	r2, [r3, #4]
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	697a      	ldr	r2, [r7, #20]
 800d84e:	621a      	str	r2, [r3, #32]
}
 800d850:	bf00      	nop
 800d852:	371c      	adds	r7, #28
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr
 800d85c:	fffeff8f 	.word	0xfffeff8f
 800d860:	40010000 	.word	0x40010000
 800d864:	40010400 	.word	0x40010400
 800d868:	40014000 	.word	0x40014000
 800d86c:	40014400 	.word	0x40014400
 800d870:	40014800 	.word	0x40014800

0800d874 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d874:	b480      	push	{r7}
 800d876:	b087      	sub	sp, #28
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
 800d87c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6a1b      	ldr	r3, [r3, #32]
 800d882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6a1b      	ldr	r3, [r3, #32]
 800d888:	f023 0210 	bic.w	r2, r3, #16
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	685b      	ldr	r3, [r3, #4]
 800d894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	699b      	ldr	r3, [r3, #24]
 800d89a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d89c:	68fa      	ldr	r2, [r7, #12]
 800d89e:	4b34      	ldr	r3, [pc, #208]	@ (800d970 <TIM_OC2_SetConfig+0xfc>)
 800d8a0:	4013      	ands	r3, r2
 800d8a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d8aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	021b      	lsls	r3, r3, #8
 800d8b2:	68fa      	ldr	r2, [r7, #12]
 800d8b4:	4313      	orrs	r3, r2
 800d8b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d8b8:	697b      	ldr	r3, [r7, #20]
 800d8ba:	f023 0320 	bic.w	r3, r3, #32
 800d8be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	689b      	ldr	r3, [r3, #8]
 800d8c4:	011b      	lsls	r3, r3, #4
 800d8c6:	697a      	ldr	r2, [r7, #20]
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	4a29      	ldr	r2, [pc, #164]	@ (800d974 <TIM_OC2_SetConfig+0x100>)
 800d8d0:	4293      	cmp	r3, r2
 800d8d2:	d003      	beq.n	800d8dc <TIM_OC2_SetConfig+0x68>
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	4a28      	ldr	r2, [pc, #160]	@ (800d978 <TIM_OC2_SetConfig+0x104>)
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	d10d      	bne.n	800d8f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d8e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	68db      	ldr	r3, [r3, #12]
 800d8e8:	011b      	lsls	r3, r3, #4
 800d8ea:	697a      	ldr	r2, [r7, #20]
 800d8ec:	4313      	orrs	r3, r2
 800d8ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d8f0:	697b      	ldr	r3, [r7, #20]
 800d8f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	4a1e      	ldr	r2, [pc, #120]	@ (800d974 <TIM_OC2_SetConfig+0x100>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	d00f      	beq.n	800d920 <TIM_OC2_SetConfig+0xac>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	4a1d      	ldr	r2, [pc, #116]	@ (800d978 <TIM_OC2_SetConfig+0x104>)
 800d904:	4293      	cmp	r3, r2
 800d906:	d00b      	beq.n	800d920 <TIM_OC2_SetConfig+0xac>
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	4a1c      	ldr	r2, [pc, #112]	@ (800d97c <TIM_OC2_SetConfig+0x108>)
 800d90c:	4293      	cmp	r3, r2
 800d90e:	d007      	beq.n	800d920 <TIM_OC2_SetConfig+0xac>
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	4a1b      	ldr	r2, [pc, #108]	@ (800d980 <TIM_OC2_SetConfig+0x10c>)
 800d914:	4293      	cmp	r3, r2
 800d916:	d003      	beq.n	800d920 <TIM_OC2_SetConfig+0xac>
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	4a1a      	ldr	r2, [pc, #104]	@ (800d984 <TIM_OC2_SetConfig+0x110>)
 800d91c:	4293      	cmp	r3, r2
 800d91e:	d113      	bne.n	800d948 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d920:	693b      	ldr	r3, [r7, #16]
 800d922:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d926:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d92e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	695b      	ldr	r3, [r3, #20]
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	693a      	ldr	r2, [r7, #16]
 800d938:	4313      	orrs	r3, r2
 800d93a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	699b      	ldr	r3, [r3, #24]
 800d940:	009b      	lsls	r3, r3, #2
 800d942:	693a      	ldr	r2, [r7, #16]
 800d944:	4313      	orrs	r3, r2
 800d946:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	693a      	ldr	r2, [r7, #16]
 800d94c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	68fa      	ldr	r2, [r7, #12]
 800d952:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	685a      	ldr	r2, [r3, #4]
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	697a      	ldr	r2, [r7, #20]
 800d960:	621a      	str	r2, [r3, #32]
}
 800d962:	bf00      	nop
 800d964:	371c      	adds	r7, #28
 800d966:	46bd      	mov	sp, r7
 800d968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96c:	4770      	bx	lr
 800d96e:	bf00      	nop
 800d970:	feff8fff 	.word	0xfeff8fff
 800d974:	40010000 	.word	0x40010000
 800d978:	40010400 	.word	0x40010400
 800d97c:	40014000 	.word	0x40014000
 800d980:	40014400 	.word	0x40014400
 800d984:	40014800 	.word	0x40014800

0800d988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d988:	b480      	push	{r7}
 800d98a:	b087      	sub	sp, #28
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
 800d990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	6a1b      	ldr	r3, [r3, #32]
 800d996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6a1b      	ldr	r3, [r3, #32]
 800d99c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	69db      	ldr	r3, [r3, #28]
 800d9ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d9b0:	68fa      	ldr	r2, [r7, #12]
 800d9b2:	4b33      	ldr	r3, [pc, #204]	@ (800da80 <TIM_OC3_SetConfig+0xf8>)
 800d9b4:	4013      	ands	r3, r2
 800d9b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f023 0303 	bic.w	r3, r3, #3
 800d9be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	68fa      	ldr	r2, [r7, #12]
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d9d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	689b      	ldr	r3, [r3, #8]
 800d9d6:	021b      	lsls	r3, r3, #8
 800d9d8:	697a      	ldr	r2, [r7, #20]
 800d9da:	4313      	orrs	r3, r2
 800d9dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	4a28      	ldr	r2, [pc, #160]	@ (800da84 <TIM_OC3_SetConfig+0xfc>)
 800d9e2:	4293      	cmp	r3, r2
 800d9e4:	d003      	beq.n	800d9ee <TIM_OC3_SetConfig+0x66>
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	4a27      	ldr	r2, [pc, #156]	@ (800da88 <TIM_OC3_SetConfig+0x100>)
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	d10d      	bne.n	800da0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d9ee:	697b      	ldr	r3, [r7, #20]
 800d9f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d9f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	68db      	ldr	r3, [r3, #12]
 800d9fa:	021b      	lsls	r3, r3, #8
 800d9fc:	697a      	ldr	r2, [r7, #20]
 800d9fe:	4313      	orrs	r3, r2
 800da00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800da08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	4a1d      	ldr	r2, [pc, #116]	@ (800da84 <TIM_OC3_SetConfig+0xfc>)
 800da0e:	4293      	cmp	r3, r2
 800da10:	d00f      	beq.n	800da32 <TIM_OC3_SetConfig+0xaa>
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4a1c      	ldr	r2, [pc, #112]	@ (800da88 <TIM_OC3_SetConfig+0x100>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d00b      	beq.n	800da32 <TIM_OC3_SetConfig+0xaa>
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	4a1b      	ldr	r2, [pc, #108]	@ (800da8c <TIM_OC3_SetConfig+0x104>)
 800da1e:	4293      	cmp	r3, r2
 800da20:	d007      	beq.n	800da32 <TIM_OC3_SetConfig+0xaa>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	4a1a      	ldr	r2, [pc, #104]	@ (800da90 <TIM_OC3_SetConfig+0x108>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d003      	beq.n	800da32 <TIM_OC3_SetConfig+0xaa>
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	4a19      	ldr	r2, [pc, #100]	@ (800da94 <TIM_OC3_SetConfig+0x10c>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d113      	bne.n	800da5a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800da40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	695b      	ldr	r3, [r3, #20]
 800da46:	011b      	lsls	r3, r3, #4
 800da48:	693a      	ldr	r2, [r7, #16]
 800da4a:	4313      	orrs	r3, r2
 800da4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	699b      	ldr	r3, [r3, #24]
 800da52:	011b      	lsls	r3, r3, #4
 800da54:	693a      	ldr	r2, [r7, #16]
 800da56:	4313      	orrs	r3, r2
 800da58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	693a      	ldr	r2, [r7, #16]
 800da5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	68fa      	ldr	r2, [r7, #12]
 800da64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	685a      	ldr	r2, [r3, #4]
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	697a      	ldr	r2, [r7, #20]
 800da72:	621a      	str	r2, [r3, #32]
}
 800da74:	bf00      	nop
 800da76:	371c      	adds	r7, #28
 800da78:	46bd      	mov	sp, r7
 800da7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7e:	4770      	bx	lr
 800da80:	fffeff8f 	.word	0xfffeff8f
 800da84:	40010000 	.word	0x40010000
 800da88:	40010400 	.word	0x40010400
 800da8c:	40014000 	.word	0x40014000
 800da90:	40014400 	.word	0x40014400
 800da94:	40014800 	.word	0x40014800

0800da98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800da98:	b480      	push	{r7}
 800da9a:	b087      	sub	sp, #28
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	6a1b      	ldr	r3, [r3, #32]
 800daa6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	6a1b      	ldr	r3, [r3, #32]
 800daac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	685b      	ldr	r3, [r3, #4]
 800dab8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	69db      	ldr	r3, [r3, #28]
 800dabe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800dac0:	68fa      	ldr	r2, [r7, #12]
 800dac2:	4b24      	ldr	r3, [pc, #144]	@ (800db54 <TIM_OC4_SetConfig+0xbc>)
 800dac4:	4013      	ands	r3, r2
 800dac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	021b      	lsls	r3, r3, #8
 800dad6:	68fa      	ldr	r2, [r7, #12]
 800dad8:	4313      	orrs	r3, r2
 800dada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dadc:	693b      	ldr	r3, [r7, #16]
 800dade:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800dae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	031b      	lsls	r3, r3, #12
 800daea:	693a      	ldr	r2, [r7, #16]
 800daec:	4313      	orrs	r3, r2
 800daee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	4a19      	ldr	r2, [pc, #100]	@ (800db58 <TIM_OC4_SetConfig+0xc0>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d00f      	beq.n	800db18 <TIM_OC4_SetConfig+0x80>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	4a18      	ldr	r2, [pc, #96]	@ (800db5c <TIM_OC4_SetConfig+0xc4>)
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d00b      	beq.n	800db18 <TIM_OC4_SetConfig+0x80>
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	4a17      	ldr	r2, [pc, #92]	@ (800db60 <TIM_OC4_SetConfig+0xc8>)
 800db04:	4293      	cmp	r3, r2
 800db06:	d007      	beq.n	800db18 <TIM_OC4_SetConfig+0x80>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	4a16      	ldr	r2, [pc, #88]	@ (800db64 <TIM_OC4_SetConfig+0xcc>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d003      	beq.n	800db18 <TIM_OC4_SetConfig+0x80>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	4a15      	ldr	r2, [pc, #84]	@ (800db68 <TIM_OC4_SetConfig+0xd0>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d109      	bne.n	800db2c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800db1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	695b      	ldr	r3, [r3, #20]
 800db24:	019b      	lsls	r3, r3, #6
 800db26:	697a      	ldr	r2, [r7, #20]
 800db28:	4313      	orrs	r3, r2
 800db2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	697a      	ldr	r2, [r7, #20]
 800db30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	68fa      	ldr	r2, [r7, #12]
 800db36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	685a      	ldr	r2, [r3, #4]
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	693a      	ldr	r2, [r7, #16]
 800db44:	621a      	str	r2, [r3, #32]
}
 800db46:	bf00      	nop
 800db48:	371c      	adds	r7, #28
 800db4a:	46bd      	mov	sp, r7
 800db4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db50:	4770      	bx	lr
 800db52:	bf00      	nop
 800db54:	feff8fff 	.word	0xfeff8fff
 800db58:	40010000 	.word	0x40010000
 800db5c:	40010400 	.word	0x40010400
 800db60:	40014000 	.word	0x40014000
 800db64:	40014400 	.word	0x40014400
 800db68:	40014800 	.word	0x40014800

0800db6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b087      	sub	sp, #28
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
 800db74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6a1b      	ldr	r3, [r3, #32]
 800db7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6a1b      	ldr	r3, [r3, #32]
 800db80:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	685b      	ldr	r3, [r3, #4]
 800db8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800db94:	68fa      	ldr	r2, [r7, #12]
 800db96:	4b21      	ldr	r3, [pc, #132]	@ (800dc1c <TIM_OC5_SetConfig+0xb0>)
 800db98:	4013      	ands	r3, r2
 800db9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db9c:	683b      	ldr	r3, [r7, #0]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	68fa      	ldr	r2, [r7, #12]
 800dba2:	4313      	orrs	r3, r2
 800dba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800dbac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	689b      	ldr	r3, [r3, #8]
 800dbb2:	041b      	lsls	r3, r3, #16
 800dbb4:	693a      	ldr	r2, [r7, #16]
 800dbb6:	4313      	orrs	r3, r2
 800dbb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	4a18      	ldr	r2, [pc, #96]	@ (800dc20 <TIM_OC5_SetConfig+0xb4>)
 800dbbe:	4293      	cmp	r3, r2
 800dbc0:	d00f      	beq.n	800dbe2 <TIM_OC5_SetConfig+0x76>
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	4a17      	ldr	r2, [pc, #92]	@ (800dc24 <TIM_OC5_SetConfig+0xb8>)
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d00b      	beq.n	800dbe2 <TIM_OC5_SetConfig+0x76>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	4a16      	ldr	r2, [pc, #88]	@ (800dc28 <TIM_OC5_SetConfig+0xbc>)
 800dbce:	4293      	cmp	r3, r2
 800dbd0:	d007      	beq.n	800dbe2 <TIM_OC5_SetConfig+0x76>
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	4a15      	ldr	r2, [pc, #84]	@ (800dc2c <TIM_OC5_SetConfig+0xc0>)
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	d003      	beq.n	800dbe2 <TIM_OC5_SetConfig+0x76>
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	4a14      	ldr	r2, [pc, #80]	@ (800dc30 <TIM_OC5_SetConfig+0xc4>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d109      	bne.n	800dbf6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800dbe2:	697b      	ldr	r3, [r7, #20]
 800dbe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dbe8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	695b      	ldr	r3, [r3, #20]
 800dbee:	021b      	lsls	r3, r3, #8
 800dbf0:	697a      	ldr	r2, [r7, #20]
 800dbf2:	4313      	orrs	r3, r2
 800dbf4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	697a      	ldr	r2, [r7, #20]
 800dbfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	68fa      	ldr	r2, [r7, #12]
 800dc00:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	685a      	ldr	r2, [r3, #4]
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	693a      	ldr	r2, [r7, #16]
 800dc0e:	621a      	str	r2, [r3, #32]
}
 800dc10:	bf00      	nop
 800dc12:	371c      	adds	r7, #28
 800dc14:	46bd      	mov	sp, r7
 800dc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1a:	4770      	bx	lr
 800dc1c:	fffeff8f 	.word	0xfffeff8f
 800dc20:	40010000 	.word	0x40010000
 800dc24:	40010400 	.word	0x40010400
 800dc28:	40014000 	.word	0x40014000
 800dc2c:	40014400 	.word	0x40014400
 800dc30:	40014800 	.word	0x40014800

0800dc34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dc34:	b480      	push	{r7}
 800dc36:	b087      	sub	sp, #28
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
 800dc3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6a1b      	ldr	r3, [r3, #32]
 800dc42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	6a1b      	ldr	r3, [r3, #32]
 800dc48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	685b      	ldr	r3, [r3, #4]
 800dc54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dc5c:	68fa      	ldr	r2, [r7, #12]
 800dc5e:	4b22      	ldr	r3, [pc, #136]	@ (800dce8 <TIM_OC6_SetConfig+0xb4>)
 800dc60:	4013      	ands	r3, r2
 800dc62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	021b      	lsls	r3, r3, #8
 800dc6a:	68fa      	ldr	r2, [r7, #12]
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dc70:	693b      	ldr	r3, [r7, #16]
 800dc72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dc76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	689b      	ldr	r3, [r3, #8]
 800dc7c:	051b      	lsls	r3, r3, #20
 800dc7e:	693a      	ldr	r2, [r7, #16]
 800dc80:	4313      	orrs	r3, r2
 800dc82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	4a19      	ldr	r2, [pc, #100]	@ (800dcec <TIM_OC6_SetConfig+0xb8>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	d00f      	beq.n	800dcac <TIM_OC6_SetConfig+0x78>
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	4a18      	ldr	r2, [pc, #96]	@ (800dcf0 <TIM_OC6_SetConfig+0xbc>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d00b      	beq.n	800dcac <TIM_OC6_SetConfig+0x78>
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	4a17      	ldr	r2, [pc, #92]	@ (800dcf4 <TIM_OC6_SetConfig+0xc0>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d007      	beq.n	800dcac <TIM_OC6_SetConfig+0x78>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	4a16      	ldr	r2, [pc, #88]	@ (800dcf8 <TIM_OC6_SetConfig+0xc4>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d003      	beq.n	800dcac <TIM_OC6_SetConfig+0x78>
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	4a15      	ldr	r2, [pc, #84]	@ (800dcfc <TIM_OC6_SetConfig+0xc8>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d109      	bne.n	800dcc0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dcac:	697b      	ldr	r3, [r7, #20]
 800dcae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800dcb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dcb4:	683b      	ldr	r3, [r7, #0]
 800dcb6:	695b      	ldr	r3, [r3, #20]
 800dcb8:	029b      	lsls	r3, r3, #10
 800dcba:	697a      	ldr	r2, [r7, #20]
 800dcbc:	4313      	orrs	r3, r2
 800dcbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	697a      	ldr	r2, [r7, #20]
 800dcc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	68fa      	ldr	r2, [r7, #12]
 800dcca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	685a      	ldr	r2, [r3, #4]
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	693a      	ldr	r2, [r7, #16]
 800dcd8:	621a      	str	r2, [r3, #32]
}
 800dcda:	bf00      	nop
 800dcdc:	371c      	adds	r7, #28
 800dcde:	46bd      	mov	sp, r7
 800dce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce4:	4770      	bx	lr
 800dce6:	bf00      	nop
 800dce8:	feff8fff 	.word	0xfeff8fff
 800dcec:	40010000 	.word	0x40010000
 800dcf0:	40010400 	.word	0x40010400
 800dcf4:	40014000 	.word	0x40014000
 800dcf8:	40014400 	.word	0x40014400
 800dcfc:	40014800 	.word	0x40014800

0800dd00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd00:	b480      	push	{r7}
 800dd02:	b087      	sub	sp, #28
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	60f8      	str	r0, [r7, #12]
 800dd08:	60b9      	str	r1, [r7, #8]
 800dd0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	6a1b      	ldr	r3, [r3, #32]
 800dd10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	6a1b      	ldr	r3, [r3, #32]
 800dd16:	f023 0201 	bic.w	r2, r3, #1
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	699b      	ldr	r3, [r3, #24]
 800dd22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dd24:	693b      	ldr	r3, [r7, #16]
 800dd26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dd2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	011b      	lsls	r3, r3, #4
 800dd30:	693a      	ldr	r2, [r7, #16]
 800dd32:	4313      	orrs	r3, r2
 800dd34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	f023 030a 	bic.w	r3, r3, #10
 800dd3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dd3e:	697a      	ldr	r2, [r7, #20]
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	4313      	orrs	r3, r2
 800dd44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	693a      	ldr	r2, [r7, #16]
 800dd4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	697a      	ldr	r2, [r7, #20]
 800dd50:	621a      	str	r2, [r3, #32]
}
 800dd52:	bf00      	nop
 800dd54:	371c      	adds	r7, #28
 800dd56:	46bd      	mov	sp, r7
 800dd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5c:	4770      	bx	lr

0800dd5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd5e:	b480      	push	{r7}
 800dd60:	b087      	sub	sp, #28
 800dd62:	af00      	add	r7, sp, #0
 800dd64:	60f8      	str	r0, [r7, #12]
 800dd66:	60b9      	str	r1, [r7, #8]
 800dd68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	6a1b      	ldr	r3, [r3, #32]
 800dd6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	6a1b      	ldr	r3, [r3, #32]
 800dd74:	f023 0210 	bic.w	r2, r3, #16
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	699b      	ldr	r3, [r3, #24]
 800dd80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800dd88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	031b      	lsls	r3, r3, #12
 800dd8e:	693a      	ldr	r2, [r7, #16]
 800dd90:	4313      	orrs	r3, r2
 800dd92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800dd9a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	011b      	lsls	r3, r3, #4
 800dda0:	697a      	ldr	r2, [r7, #20]
 800dda2:	4313      	orrs	r3, r2
 800dda4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	693a      	ldr	r2, [r7, #16]
 800ddaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	697a      	ldr	r2, [r7, #20]
 800ddb0:	621a      	str	r2, [r3, #32]
}
 800ddb2:	bf00      	nop
 800ddb4:	371c      	adds	r7, #28
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbc:	4770      	bx	lr
	...

0800ddc0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b085      	sub	sp, #20
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	689b      	ldr	r3, [r3, #8]
 800ddce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ddd0:	68fa      	ldr	r2, [r7, #12]
 800ddd2:	4b09      	ldr	r3, [pc, #36]	@ (800ddf8 <TIM_ITRx_SetConfig+0x38>)
 800ddd4:	4013      	ands	r3, r2
 800ddd6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ddd8:	683a      	ldr	r2, [r7, #0]
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	4313      	orrs	r3, r2
 800ddde:	f043 0307 	orr.w	r3, r3, #7
 800dde2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	68fa      	ldr	r2, [r7, #12]
 800dde8:	609a      	str	r2, [r3, #8]
}
 800ddea:	bf00      	nop
 800ddec:	3714      	adds	r7, #20
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf4:	4770      	bx	lr
 800ddf6:	bf00      	nop
 800ddf8:	ffcfff8f 	.word	0xffcfff8f

0800ddfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ddfc:	b480      	push	{r7}
 800ddfe:	b087      	sub	sp, #28
 800de00:	af00      	add	r7, sp, #0
 800de02:	60f8      	str	r0, [r7, #12]
 800de04:	60b9      	str	r1, [r7, #8]
 800de06:	607a      	str	r2, [r7, #4]
 800de08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	689b      	ldr	r3, [r3, #8]
 800de0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800de16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	021a      	lsls	r2, r3, #8
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	431a      	orrs	r2, r3
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	4313      	orrs	r3, r2
 800de24:	697a      	ldr	r2, [r7, #20]
 800de26:	4313      	orrs	r3, r2
 800de28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	697a      	ldr	r2, [r7, #20]
 800de2e:	609a      	str	r2, [r3, #8]
}
 800de30:	bf00      	nop
 800de32:	371c      	adds	r7, #28
 800de34:	46bd      	mov	sp, r7
 800de36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3a:	4770      	bx	lr

0800de3c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b084      	sub	sp, #16
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
 800de44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d109      	bne.n	800de60 <HAL_TIMEx_PWMN_Start+0x24>
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de52:	b2db      	uxtb	r3, r3
 800de54:	2b01      	cmp	r3, #1
 800de56:	bf14      	ite	ne
 800de58:	2301      	movne	r3, #1
 800de5a:	2300      	moveq	r3, #0
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	e022      	b.n	800dea6 <HAL_TIMEx_PWMN_Start+0x6a>
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	2b04      	cmp	r3, #4
 800de64:	d109      	bne.n	800de7a <HAL_TIMEx_PWMN_Start+0x3e>
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de6c:	b2db      	uxtb	r3, r3
 800de6e:	2b01      	cmp	r3, #1
 800de70:	bf14      	ite	ne
 800de72:	2301      	movne	r3, #1
 800de74:	2300      	moveq	r3, #0
 800de76:	b2db      	uxtb	r3, r3
 800de78:	e015      	b.n	800dea6 <HAL_TIMEx_PWMN_Start+0x6a>
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	2b08      	cmp	r3, #8
 800de7e:	d109      	bne.n	800de94 <HAL_TIMEx_PWMN_Start+0x58>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800de86:	b2db      	uxtb	r3, r3
 800de88:	2b01      	cmp	r3, #1
 800de8a:	bf14      	ite	ne
 800de8c:	2301      	movne	r3, #1
 800de8e:	2300      	moveq	r3, #0
 800de90:	b2db      	uxtb	r3, r3
 800de92:	e008      	b.n	800dea6 <HAL_TIMEx_PWMN_Start+0x6a>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800de9a:	b2db      	uxtb	r3, r3
 800de9c:	2b01      	cmp	r3, #1
 800de9e:	bf14      	ite	ne
 800dea0:	2301      	movne	r3, #1
 800dea2:	2300      	moveq	r3, #0
 800dea4:	b2db      	uxtb	r3, r3
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d001      	beq.n	800deae <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800deaa:	2301      	movs	r3, #1
 800deac:	e073      	b.n	800df96 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d104      	bne.n	800debe <HAL_TIMEx_PWMN_Start+0x82>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2202      	movs	r2, #2
 800deb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800debc:	e013      	b.n	800dee6 <HAL_TIMEx_PWMN_Start+0xaa>
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	2b04      	cmp	r3, #4
 800dec2:	d104      	bne.n	800dece <HAL_TIMEx_PWMN_Start+0x92>
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2202      	movs	r2, #2
 800dec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800decc:	e00b      	b.n	800dee6 <HAL_TIMEx_PWMN_Start+0xaa>
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	2b08      	cmp	r3, #8
 800ded2:	d104      	bne.n	800dede <HAL_TIMEx_PWMN_Start+0xa2>
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2202      	movs	r2, #2
 800ded8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dedc:	e003      	b.n	800dee6 <HAL_TIMEx_PWMN_Start+0xaa>
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	2202      	movs	r2, #2
 800dee2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	2204      	movs	r2, #4
 800deec:	6839      	ldr	r1, [r7, #0]
 800deee:	4618      	mov	r0, r3
 800def0:	f000 f990 	bl	800e214 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800df02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	4a25      	ldr	r2, [pc, #148]	@ (800dfa0 <HAL_TIMEx_PWMN_Start+0x164>)
 800df0a:	4293      	cmp	r3, r2
 800df0c:	d022      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df16:	d01d      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	4a21      	ldr	r2, [pc, #132]	@ (800dfa4 <HAL_TIMEx_PWMN_Start+0x168>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d018      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	4a20      	ldr	r2, [pc, #128]	@ (800dfa8 <HAL_TIMEx_PWMN_Start+0x16c>)
 800df28:	4293      	cmp	r3, r2
 800df2a:	d013      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	4a1e      	ldr	r2, [pc, #120]	@ (800dfac <HAL_TIMEx_PWMN_Start+0x170>)
 800df32:	4293      	cmp	r3, r2
 800df34:	d00e      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4a1d      	ldr	r2, [pc, #116]	@ (800dfb0 <HAL_TIMEx_PWMN_Start+0x174>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d009      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	4a1b      	ldr	r2, [pc, #108]	@ (800dfb4 <HAL_TIMEx_PWMN_Start+0x178>)
 800df46:	4293      	cmp	r3, r2
 800df48:	d004      	beq.n	800df54 <HAL_TIMEx_PWMN_Start+0x118>
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4a1a      	ldr	r2, [pc, #104]	@ (800dfb8 <HAL_TIMEx_PWMN_Start+0x17c>)
 800df50:	4293      	cmp	r3, r2
 800df52:	d115      	bne.n	800df80 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	689a      	ldr	r2, [r3, #8]
 800df5a:	4b18      	ldr	r3, [pc, #96]	@ (800dfbc <HAL_TIMEx_PWMN_Start+0x180>)
 800df5c:	4013      	ands	r3, r2
 800df5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	2b06      	cmp	r3, #6
 800df64:	d015      	beq.n	800df92 <HAL_TIMEx_PWMN_Start+0x156>
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800df6c:	d011      	beq.n	800df92 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	681a      	ldr	r2, [r3, #0]
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f042 0201 	orr.w	r2, r2, #1
 800df7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800df7e:	e008      	b.n	800df92 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	681a      	ldr	r2, [r3, #0]
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	f042 0201 	orr.w	r2, r2, #1
 800df8e:	601a      	str	r2, [r3, #0]
 800df90:	e000      	b.n	800df94 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800df92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800df94:	2300      	movs	r3, #0
}
 800df96:	4618      	mov	r0, r3
 800df98:	3710      	adds	r7, #16
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	bf00      	nop
 800dfa0:	40010000 	.word	0x40010000
 800dfa4:	40000400 	.word	0x40000400
 800dfa8:	40000800 	.word	0x40000800
 800dfac:	40000c00 	.word	0x40000c00
 800dfb0:	40010400 	.word	0x40010400
 800dfb4:	40001800 	.word	0x40001800
 800dfb8:	40014000 	.word	0x40014000
 800dfbc:	00010007 	.word	0x00010007

0800dfc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b085      	sub	sp, #20
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
 800dfc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dfd0:	2b01      	cmp	r3, #1
 800dfd2:	d101      	bne.n	800dfd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dfd4:	2302      	movs	r3, #2
 800dfd6:	e06d      	b.n	800e0b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2201      	movs	r2, #1
 800dfdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2202      	movs	r2, #2
 800dfe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	685b      	ldr	r3, [r3, #4]
 800dfee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	689b      	ldr	r3, [r3, #8]
 800dff6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	4a30      	ldr	r2, [pc, #192]	@ (800e0c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d004      	beq.n	800e00c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	4a2f      	ldr	r2, [pc, #188]	@ (800e0c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e008:	4293      	cmp	r3, r2
 800e00a:	d108      	bne.n	800e01e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e012:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	685b      	ldr	r3, [r3, #4]
 800e018:	68fa      	ldr	r2, [r7, #12]
 800e01a:	4313      	orrs	r3, r2
 800e01c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e024:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	68fa      	ldr	r2, [r7, #12]
 800e02c:	4313      	orrs	r3, r2
 800e02e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	68fa      	ldr	r2, [r7, #12]
 800e036:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	4a20      	ldr	r2, [pc, #128]	@ (800e0c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d022      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e04a:	d01d      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4a1d      	ldr	r2, [pc, #116]	@ (800e0c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d018      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4a1c      	ldr	r2, [pc, #112]	@ (800e0cc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d013      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4a1a      	ldr	r2, [pc, #104]	@ (800e0d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e066:	4293      	cmp	r3, r2
 800e068:	d00e      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	4a15      	ldr	r2, [pc, #84]	@ (800e0c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e070:	4293      	cmp	r3, r2
 800e072:	d009      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	4a16      	ldr	r2, [pc, #88]	@ (800e0d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e07a:	4293      	cmp	r3, r2
 800e07c:	d004      	beq.n	800e088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	4a15      	ldr	r2, [pc, #84]	@ (800e0d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e084:	4293      	cmp	r3, r2
 800e086:	d10c      	bne.n	800e0a2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e08e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	689b      	ldr	r3, [r3, #8]
 800e094:	68ba      	ldr	r2, [r7, #8]
 800e096:	4313      	orrs	r3, r2
 800e098:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	68ba      	ldr	r2, [r7, #8]
 800e0a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2201      	movs	r2, #1
 800e0a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e0b2:	2300      	movs	r3, #0
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3714      	adds	r7, #20
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0be:	4770      	bx	lr
 800e0c0:	40010000 	.word	0x40010000
 800e0c4:	40010400 	.word	0x40010400
 800e0c8:	40000400 	.word	0x40000400
 800e0cc:	40000800 	.word	0x40000800
 800e0d0:	40000c00 	.word	0x40000c00
 800e0d4:	40001800 	.word	0x40001800
 800e0d8:	40014000 	.word	0x40014000

0800e0dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b085      	sub	sp, #20
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e0f0:	2b01      	cmp	r3, #1
 800e0f2:	d101      	bne.n	800e0f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e0f4:	2302      	movs	r3, #2
 800e0f6:	e065      	b.n	800e1c4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2201      	movs	r2, #1
 800e0fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	68db      	ldr	r3, [r3, #12]
 800e10a:	4313      	orrs	r3, r2
 800e10c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	689b      	ldr	r3, [r3, #8]
 800e118:	4313      	orrs	r3, r2
 800e11a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	685b      	ldr	r3, [r3, #4]
 800e126:	4313      	orrs	r3, r2
 800e128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	4313      	orrs	r3, r2
 800e136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	691b      	ldr	r3, [r3, #16]
 800e142:	4313      	orrs	r3, r2
 800e144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	695b      	ldr	r3, [r3, #20]
 800e150:	4313      	orrs	r3, r2
 800e152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e15a:	683b      	ldr	r3, [r7, #0]
 800e15c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e15e:	4313      	orrs	r3, r2
 800e160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	699b      	ldr	r3, [r3, #24]
 800e16c:	041b      	lsls	r3, r3, #16
 800e16e:	4313      	orrs	r3, r2
 800e170:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	4a16      	ldr	r2, [pc, #88]	@ (800e1d0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800e178:	4293      	cmp	r3, r2
 800e17a:	d004      	beq.n	800e186 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	4a14      	ldr	r2, [pc, #80]	@ (800e1d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800e182:	4293      	cmp	r3, r2
 800e184:	d115      	bne.n	800e1b2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e190:	051b      	lsls	r3, r3, #20
 800e192:	4313      	orrs	r3, r2
 800e194:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	69db      	ldr	r3, [r3, #28]
 800e1a0:	4313      	orrs	r3, r2
 800e1a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	6a1b      	ldr	r3, [r3, #32]
 800e1ae:	4313      	orrs	r3, r2
 800e1b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	68fa      	ldr	r2, [r7, #12]
 800e1b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e1c2:	2300      	movs	r3, #0
}
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	3714      	adds	r7, #20
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ce:	4770      	bx	lr
 800e1d0:	40010000 	.word	0x40010000
 800e1d4:	40010400 	.word	0x40010400

0800e1d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e1d8:	b480      	push	{r7}
 800e1da:	b083      	sub	sp, #12
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e1e0:	bf00      	nop
 800e1e2:	370c      	adds	r7, #12
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ea:	4770      	bx	lr

0800e1ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e1ec:	b480      	push	{r7}
 800e1ee:	b083      	sub	sp, #12
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e1f4:	bf00      	nop
 800e1f6:	370c      	adds	r7, #12
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fe:	4770      	bx	lr

0800e200 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e200:	b480      	push	{r7}
 800e202:	b083      	sub	sp, #12
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e208:	bf00      	nop
 800e20a:	370c      	adds	r7, #12
 800e20c:	46bd      	mov	sp, r7
 800e20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e212:	4770      	bx	lr

0800e214 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800e214:	b480      	push	{r7}
 800e216:	b087      	sub	sp, #28
 800e218:	af00      	add	r7, sp, #0
 800e21a:	60f8      	str	r0, [r7, #12]
 800e21c:	60b9      	str	r1, [r7, #8]
 800e21e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800e220:	68bb      	ldr	r3, [r7, #8]
 800e222:	f003 030f 	and.w	r3, r3, #15
 800e226:	2204      	movs	r2, #4
 800e228:	fa02 f303 	lsl.w	r3, r2, r3
 800e22c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	6a1a      	ldr	r2, [r3, #32]
 800e232:	697b      	ldr	r3, [r7, #20]
 800e234:	43db      	mvns	r3, r3
 800e236:	401a      	ands	r2, r3
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6a1a      	ldr	r2, [r3, #32]
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	f003 030f 	and.w	r3, r3, #15
 800e246:	6879      	ldr	r1, [r7, #4]
 800e248:	fa01 f303 	lsl.w	r3, r1, r3
 800e24c:	431a      	orrs	r2, r3
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	621a      	str	r2, [r3, #32]
}
 800e252:	bf00      	nop
 800e254:	371c      	adds	r7, #28
 800e256:	46bd      	mov	sp, r7
 800e258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25c:	4770      	bx	lr

0800e25e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e25e:	b580      	push	{r7, lr}
 800e260:	b082      	sub	sp, #8
 800e262:	af00      	add	r7, sp, #0
 800e264:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d101      	bne.n	800e270 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e26c:	2301      	movs	r3, #1
 800e26e:	e042      	b.n	800e2f6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e276:	2b00      	cmp	r3, #0
 800e278:	d106      	bne.n	800e288 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2200      	movs	r2, #0
 800e27e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e282:	6878      	ldr	r0, [r7, #4]
 800e284:	f003 ff24 	bl	80120d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	2224      	movs	r2, #36	@ 0x24
 800e28c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	681a      	ldr	r2, [r3, #0]
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	f022 0201 	bic.w	r2, r2, #1
 800e29e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d002      	beq.n	800e2ae <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 fd91 	bl	800edd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f000 f826 	bl	800e300 <UART_SetConfig>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	2b01      	cmp	r3, #1
 800e2b8:	d101      	bne.n	800e2be <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	e01b      	b.n	800e2f6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	685a      	ldr	r2, [r3, #4]
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e2cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	689a      	ldr	r2, [r3, #8]
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e2dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	681a      	ldr	r2, [r3, #0]
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f042 0201 	orr.w	r2, r2, #1
 800e2ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 fe10 	bl	800ef14 <UART_CheckIdleState>
 800e2f4:	4603      	mov	r3, r0
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3708      	adds	r7, #8
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}
	...

0800e300 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e304:	b092      	sub	sp, #72	@ 0x48
 800e306:	af00      	add	r7, sp, #0
 800e308:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e30a:	2300      	movs	r3, #0
 800e30c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e310:	697b      	ldr	r3, [r7, #20]
 800e312:	689a      	ldr	r2, [r3, #8]
 800e314:	697b      	ldr	r3, [r7, #20]
 800e316:	691b      	ldr	r3, [r3, #16]
 800e318:	431a      	orrs	r2, r3
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	695b      	ldr	r3, [r3, #20]
 800e31e:	431a      	orrs	r2, r3
 800e320:	697b      	ldr	r3, [r7, #20]
 800e322:	69db      	ldr	r3, [r3, #28]
 800e324:	4313      	orrs	r3, r2
 800e326:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e328:	697b      	ldr	r3, [r7, #20]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	681a      	ldr	r2, [r3, #0]
 800e32e:	4bbe      	ldr	r3, [pc, #760]	@ (800e628 <UART_SetConfig+0x328>)
 800e330:	4013      	ands	r3, r2
 800e332:	697a      	ldr	r2, [r7, #20]
 800e334:	6812      	ldr	r2, [r2, #0]
 800e336:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e338:	430b      	orrs	r3, r1
 800e33a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e33c:	697b      	ldr	r3, [r7, #20]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	685b      	ldr	r3, [r3, #4]
 800e342:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	68da      	ldr	r2, [r3, #12]
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	430a      	orrs	r2, r1
 800e350:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e352:	697b      	ldr	r3, [r7, #20]
 800e354:	699b      	ldr	r3, [r3, #24]
 800e356:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e358:	697b      	ldr	r3, [r7, #20]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	4ab3      	ldr	r2, [pc, #716]	@ (800e62c <UART_SetConfig+0x32c>)
 800e35e:	4293      	cmp	r3, r2
 800e360:	d004      	beq.n	800e36c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e362:	697b      	ldr	r3, [r7, #20]
 800e364:	6a1b      	ldr	r3, [r3, #32]
 800e366:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e368:	4313      	orrs	r3, r2
 800e36a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e36c:	697b      	ldr	r3, [r7, #20]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	689a      	ldr	r2, [r3, #8]
 800e372:	4baf      	ldr	r3, [pc, #700]	@ (800e630 <UART_SetConfig+0x330>)
 800e374:	4013      	ands	r3, r2
 800e376:	697a      	ldr	r2, [r7, #20]
 800e378:	6812      	ldr	r2, [r2, #0]
 800e37a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e37c:	430b      	orrs	r3, r1
 800e37e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e380:	697b      	ldr	r3, [r7, #20]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e386:	f023 010f 	bic.w	r1, r3, #15
 800e38a:	697b      	ldr	r3, [r7, #20]
 800e38c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e38e:	697b      	ldr	r3, [r7, #20]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	430a      	orrs	r2, r1
 800e394:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e396:	697b      	ldr	r3, [r7, #20]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	4aa6      	ldr	r2, [pc, #664]	@ (800e634 <UART_SetConfig+0x334>)
 800e39c:	4293      	cmp	r3, r2
 800e39e:	d177      	bne.n	800e490 <UART_SetConfig+0x190>
 800e3a0:	4ba5      	ldr	r3, [pc, #660]	@ (800e638 <UART_SetConfig+0x338>)
 800e3a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e3a8:	2b28      	cmp	r3, #40	@ 0x28
 800e3aa:	d86d      	bhi.n	800e488 <UART_SetConfig+0x188>
 800e3ac:	a201      	add	r2, pc, #4	@ (adr r2, 800e3b4 <UART_SetConfig+0xb4>)
 800e3ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3b2:	bf00      	nop
 800e3b4:	0800e459 	.word	0x0800e459
 800e3b8:	0800e489 	.word	0x0800e489
 800e3bc:	0800e489 	.word	0x0800e489
 800e3c0:	0800e489 	.word	0x0800e489
 800e3c4:	0800e489 	.word	0x0800e489
 800e3c8:	0800e489 	.word	0x0800e489
 800e3cc:	0800e489 	.word	0x0800e489
 800e3d0:	0800e489 	.word	0x0800e489
 800e3d4:	0800e461 	.word	0x0800e461
 800e3d8:	0800e489 	.word	0x0800e489
 800e3dc:	0800e489 	.word	0x0800e489
 800e3e0:	0800e489 	.word	0x0800e489
 800e3e4:	0800e489 	.word	0x0800e489
 800e3e8:	0800e489 	.word	0x0800e489
 800e3ec:	0800e489 	.word	0x0800e489
 800e3f0:	0800e489 	.word	0x0800e489
 800e3f4:	0800e469 	.word	0x0800e469
 800e3f8:	0800e489 	.word	0x0800e489
 800e3fc:	0800e489 	.word	0x0800e489
 800e400:	0800e489 	.word	0x0800e489
 800e404:	0800e489 	.word	0x0800e489
 800e408:	0800e489 	.word	0x0800e489
 800e40c:	0800e489 	.word	0x0800e489
 800e410:	0800e489 	.word	0x0800e489
 800e414:	0800e471 	.word	0x0800e471
 800e418:	0800e489 	.word	0x0800e489
 800e41c:	0800e489 	.word	0x0800e489
 800e420:	0800e489 	.word	0x0800e489
 800e424:	0800e489 	.word	0x0800e489
 800e428:	0800e489 	.word	0x0800e489
 800e42c:	0800e489 	.word	0x0800e489
 800e430:	0800e489 	.word	0x0800e489
 800e434:	0800e479 	.word	0x0800e479
 800e438:	0800e489 	.word	0x0800e489
 800e43c:	0800e489 	.word	0x0800e489
 800e440:	0800e489 	.word	0x0800e489
 800e444:	0800e489 	.word	0x0800e489
 800e448:	0800e489 	.word	0x0800e489
 800e44c:	0800e489 	.word	0x0800e489
 800e450:	0800e489 	.word	0x0800e489
 800e454:	0800e481 	.word	0x0800e481
 800e458:	2301      	movs	r3, #1
 800e45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e45e:	e222      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e460:	2304      	movs	r3, #4
 800e462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e466:	e21e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e468:	2308      	movs	r3, #8
 800e46a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e46e:	e21a      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e470:	2310      	movs	r3, #16
 800e472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e476:	e216      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e478:	2320      	movs	r3, #32
 800e47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e47e:	e212      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e480:	2340      	movs	r3, #64	@ 0x40
 800e482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e486:	e20e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e488:	2380      	movs	r3, #128	@ 0x80
 800e48a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e48e:	e20a      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e490:	697b      	ldr	r3, [r7, #20]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	4a69      	ldr	r2, [pc, #420]	@ (800e63c <UART_SetConfig+0x33c>)
 800e496:	4293      	cmp	r3, r2
 800e498:	d130      	bne.n	800e4fc <UART_SetConfig+0x1fc>
 800e49a:	4b67      	ldr	r3, [pc, #412]	@ (800e638 <UART_SetConfig+0x338>)
 800e49c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e49e:	f003 0307 	and.w	r3, r3, #7
 800e4a2:	2b05      	cmp	r3, #5
 800e4a4:	d826      	bhi.n	800e4f4 <UART_SetConfig+0x1f4>
 800e4a6:	a201      	add	r2, pc, #4	@ (adr r2, 800e4ac <UART_SetConfig+0x1ac>)
 800e4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4ac:	0800e4c5 	.word	0x0800e4c5
 800e4b0:	0800e4cd 	.word	0x0800e4cd
 800e4b4:	0800e4d5 	.word	0x0800e4d5
 800e4b8:	0800e4dd 	.word	0x0800e4dd
 800e4bc:	0800e4e5 	.word	0x0800e4e5
 800e4c0:	0800e4ed 	.word	0x0800e4ed
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4ca:	e1ec      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4cc:	2304      	movs	r3, #4
 800e4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4d2:	e1e8      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4d4:	2308      	movs	r3, #8
 800e4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4da:	e1e4      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4dc:	2310      	movs	r3, #16
 800e4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4e2:	e1e0      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4e4:	2320      	movs	r3, #32
 800e4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4ea:	e1dc      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4ec:	2340      	movs	r3, #64	@ 0x40
 800e4ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4f2:	e1d8      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4f4:	2380      	movs	r3, #128	@ 0x80
 800e4f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e4fa:	e1d4      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	4a4f      	ldr	r2, [pc, #316]	@ (800e640 <UART_SetConfig+0x340>)
 800e502:	4293      	cmp	r3, r2
 800e504:	d130      	bne.n	800e568 <UART_SetConfig+0x268>
 800e506:	4b4c      	ldr	r3, [pc, #304]	@ (800e638 <UART_SetConfig+0x338>)
 800e508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e50a:	f003 0307 	and.w	r3, r3, #7
 800e50e:	2b05      	cmp	r3, #5
 800e510:	d826      	bhi.n	800e560 <UART_SetConfig+0x260>
 800e512:	a201      	add	r2, pc, #4	@ (adr r2, 800e518 <UART_SetConfig+0x218>)
 800e514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e518:	0800e531 	.word	0x0800e531
 800e51c:	0800e539 	.word	0x0800e539
 800e520:	0800e541 	.word	0x0800e541
 800e524:	0800e549 	.word	0x0800e549
 800e528:	0800e551 	.word	0x0800e551
 800e52c:	0800e559 	.word	0x0800e559
 800e530:	2300      	movs	r3, #0
 800e532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e536:	e1b6      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e538:	2304      	movs	r3, #4
 800e53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e53e:	e1b2      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e540:	2308      	movs	r3, #8
 800e542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e546:	e1ae      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e548:	2310      	movs	r3, #16
 800e54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e54e:	e1aa      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e550:	2320      	movs	r3, #32
 800e552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e556:	e1a6      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e558:	2340      	movs	r3, #64	@ 0x40
 800e55a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e55e:	e1a2      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e560:	2380      	movs	r3, #128	@ 0x80
 800e562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e566:	e19e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e568:	697b      	ldr	r3, [r7, #20]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	4a35      	ldr	r2, [pc, #212]	@ (800e644 <UART_SetConfig+0x344>)
 800e56e:	4293      	cmp	r3, r2
 800e570:	d130      	bne.n	800e5d4 <UART_SetConfig+0x2d4>
 800e572:	4b31      	ldr	r3, [pc, #196]	@ (800e638 <UART_SetConfig+0x338>)
 800e574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e576:	f003 0307 	and.w	r3, r3, #7
 800e57a:	2b05      	cmp	r3, #5
 800e57c:	d826      	bhi.n	800e5cc <UART_SetConfig+0x2cc>
 800e57e:	a201      	add	r2, pc, #4	@ (adr r2, 800e584 <UART_SetConfig+0x284>)
 800e580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e584:	0800e59d 	.word	0x0800e59d
 800e588:	0800e5a5 	.word	0x0800e5a5
 800e58c:	0800e5ad 	.word	0x0800e5ad
 800e590:	0800e5b5 	.word	0x0800e5b5
 800e594:	0800e5bd 	.word	0x0800e5bd
 800e598:	0800e5c5 	.word	0x0800e5c5
 800e59c:	2300      	movs	r3, #0
 800e59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5a2:	e180      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5a4:	2304      	movs	r3, #4
 800e5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5aa:	e17c      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5ac:	2308      	movs	r3, #8
 800e5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5b2:	e178      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5b4:	2310      	movs	r3, #16
 800e5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ba:	e174      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5bc:	2320      	movs	r3, #32
 800e5be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5c2:	e170      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5c4:	2340      	movs	r3, #64	@ 0x40
 800e5c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ca:	e16c      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5cc:	2380      	movs	r3, #128	@ 0x80
 800e5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5d2:	e168      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e5d4:	697b      	ldr	r3, [r7, #20]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	4a1b      	ldr	r2, [pc, #108]	@ (800e648 <UART_SetConfig+0x348>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d142      	bne.n	800e664 <UART_SetConfig+0x364>
 800e5de:	4b16      	ldr	r3, [pc, #88]	@ (800e638 <UART_SetConfig+0x338>)
 800e5e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5e2:	f003 0307 	and.w	r3, r3, #7
 800e5e6:	2b05      	cmp	r3, #5
 800e5e8:	d838      	bhi.n	800e65c <UART_SetConfig+0x35c>
 800e5ea:	a201      	add	r2, pc, #4	@ (adr r2, 800e5f0 <UART_SetConfig+0x2f0>)
 800e5ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5f0:	0800e609 	.word	0x0800e609
 800e5f4:	0800e611 	.word	0x0800e611
 800e5f8:	0800e619 	.word	0x0800e619
 800e5fc:	0800e621 	.word	0x0800e621
 800e600:	0800e64d 	.word	0x0800e64d
 800e604:	0800e655 	.word	0x0800e655
 800e608:	2300      	movs	r3, #0
 800e60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e60e:	e14a      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e610:	2304      	movs	r3, #4
 800e612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e616:	e146      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e618:	2308      	movs	r3, #8
 800e61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e61e:	e142      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e620:	2310      	movs	r3, #16
 800e622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e626:	e13e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e628:	cfff69f3 	.word	0xcfff69f3
 800e62c:	58000c00 	.word	0x58000c00
 800e630:	11fff4ff 	.word	0x11fff4ff
 800e634:	40011000 	.word	0x40011000
 800e638:	58024400 	.word	0x58024400
 800e63c:	40004400 	.word	0x40004400
 800e640:	40004800 	.word	0x40004800
 800e644:	40004c00 	.word	0x40004c00
 800e648:	40005000 	.word	0x40005000
 800e64c:	2320      	movs	r3, #32
 800e64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e652:	e128      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e654:	2340      	movs	r3, #64	@ 0x40
 800e656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e65a:	e124      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e65c:	2380      	movs	r3, #128	@ 0x80
 800e65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e662:	e120      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e664:	697b      	ldr	r3, [r7, #20]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	4acb      	ldr	r2, [pc, #812]	@ (800e998 <UART_SetConfig+0x698>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d176      	bne.n	800e75c <UART_SetConfig+0x45c>
 800e66e:	4bcb      	ldr	r3, [pc, #812]	@ (800e99c <UART_SetConfig+0x69c>)
 800e670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e672:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e676:	2b28      	cmp	r3, #40	@ 0x28
 800e678:	d86c      	bhi.n	800e754 <UART_SetConfig+0x454>
 800e67a:	a201      	add	r2, pc, #4	@ (adr r2, 800e680 <UART_SetConfig+0x380>)
 800e67c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e680:	0800e725 	.word	0x0800e725
 800e684:	0800e755 	.word	0x0800e755
 800e688:	0800e755 	.word	0x0800e755
 800e68c:	0800e755 	.word	0x0800e755
 800e690:	0800e755 	.word	0x0800e755
 800e694:	0800e755 	.word	0x0800e755
 800e698:	0800e755 	.word	0x0800e755
 800e69c:	0800e755 	.word	0x0800e755
 800e6a0:	0800e72d 	.word	0x0800e72d
 800e6a4:	0800e755 	.word	0x0800e755
 800e6a8:	0800e755 	.word	0x0800e755
 800e6ac:	0800e755 	.word	0x0800e755
 800e6b0:	0800e755 	.word	0x0800e755
 800e6b4:	0800e755 	.word	0x0800e755
 800e6b8:	0800e755 	.word	0x0800e755
 800e6bc:	0800e755 	.word	0x0800e755
 800e6c0:	0800e735 	.word	0x0800e735
 800e6c4:	0800e755 	.word	0x0800e755
 800e6c8:	0800e755 	.word	0x0800e755
 800e6cc:	0800e755 	.word	0x0800e755
 800e6d0:	0800e755 	.word	0x0800e755
 800e6d4:	0800e755 	.word	0x0800e755
 800e6d8:	0800e755 	.word	0x0800e755
 800e6dc:	0800e755 	.word	0x0800e755
 800e6e0:	0800e73d 	.word	0x0800e73d
 800e6e4:	0800e755 	.word	0x0800e755
 800e6e8:	0800e755 	.word	0x0800e755
 800e6ec:	0800e755 	.word	0x0800e755
 800e6f0:	0800e755 	.word	0x0800e755
 800e6f4:	0800e755 	.word	0x0800e755
 800e6f8:	0800e755 	.word	0x0800e755
 800e6fc:	0800e755 	.word	0x0800e755
 800e700:	0800e745 	.word	0x0800e745
 800e704:	0800e755 	.word	0x0800e755
 800e708:	0800e755 	.word	0x0800e755
 800e70c:	0800e755 	.word	0x0800e755
 800e710:	0800e755 	.word	0x0800e755
 800e714:	0800e755 	.word	0x0800e755
 800e718:	0800e755 	.word	0x0800e755
 800e71c:	0800e755 	.word	0x0800e755
 800e720:	0800e74d 	.word	0x0800e74d
 800e724:	2301      	movs	r3, #1
 800e726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e72a:	e0bc      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e72c:	2304      	movs	r3, #4
 800e72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e732:	e0b8      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e734:	2308      	movs	r3, #8
 800e736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e73a:	e0b4      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e73c:	2310      	movs	r3, #16
 800e73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e742:	e0b0      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e744:	2320      	movs	r3, #32
 800e746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e74a:	e0ac      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e74c:	2340      	movs	r3, #64	@ 0x40
 800e74e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e752:	e0a8      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e754:	2380      	movs	r3, #128	@ 0x80
 800e756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e75a:	e0a4      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e75c:	697b      	ldr	r3, [r7, #20]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a8f      	ldr	r2, [pc, #572]	@ (800e9a0 <UART_SetConfig+0x6a0>)
 800e762:	4293      	cmp	r3, r2
 800e764:	d130      	bne.n	800e7c8 <UART_SetConfig+0x4c8>
 800e766:	4b8d      	ldr	r3, [pc, #564]	@ (800e99c <UART_SetConfig+0x69c>)
 800e768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e76a:	f003 0307 	and.w	r3, r3, #7
 800e76e:	2b05      	cmp	r3, #5
 800e770:	d826      	bhi.n	800e7c0 <UART_SetConfig+0x4c0>
 800e772:	a201      	add	r2, pc, #4	@ (adr r2, 800e778 <UART_SetConfig+0x478>)
 800e774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e778:	0800e791 	.word	0x0800e791
 800e77c:	0800e799 	.word	0x0800e799
 800e780:	0800e7a1 	.word	0x0800e7a1
 800e784:	0800e7a9 	.word	0x0800e7a9
 800e788:	0800e7b1 	.word	0x0800e7b1
 800e78c:	0800e7b9 	.word	0x0800e7b9
 800e790:	2300      	movs	r3, #0
 800e792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e796:	e086      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e798:	2304      	movs	r3, #4
 800e79a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e79e:	e082      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e7a0:	2308      	movs	r3, #8
 800e7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7a6:	e07e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e7a8:	2310      	movs	r3, #16
 800e7aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7ae:	e07a      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e7b0:	2320      	movs	r3, #32
 800e7b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7b6:	e076      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e7b8:	2340      	movs	r3, #64	@ 0x40
 800e7ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7be:	e072      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e7c0:	2380      	movs	r3, #128	@ 0x80
 800e7c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7c6:	e06e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	4a75      	ldr	r2, [pc, #468]	@ (800e9a4 <UART_SetConfig+0x6a4>)
 800e7ce:	4293      	cmp	r3, r2
 800e7d0:	d130      	bne.n	800e834 <UART_SetConfig+0x534>
 800e7d2:	4b72      	ldr	r3, [pc, #456]	@ (800e99c <UART_SetConfig+0x69c>)
 800e7d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7d6:	f003 0307 	and.w	r3, r3, #7
 800e7da:	2b05      	cmp	r3, #5
 800e7dc:	d826      	bhi.n	800e82c <UART_SetConfig+0x52c>
 800e7de:	a201      	add	r2, pc, #4	@ (adr r2, 800e7e4 <UART_SetConfig+0x4e4>)
 800e7e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7e4:	0800e7fd 	.word	0x0800e7fd
 800e7e8:	0800e805 	.word	0x0800e805
 800e7ec:	0800e80d 	.word	0x0800e80d
 800e7f0:	0800e815 	.word	0x0800e815
 800e7f4:	0800e81d 	.word	0x0800e81d
 800e7f8:	0800e825 	.word	0x0800e825
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e802:	e050      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e804:	2304      	movs	r3, #4
 800e806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e80a:	e04c      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e80c:	2308      	movs	r3, #8
 800e80e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e812:	e048      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e814:	2310      	movs	r3, #16
 800e816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e81a:	e044      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e81c:	2320      	movs	r3, #32
 800e81e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e822:	e040      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e824:	2340      	movs	r3, #64	@ 0x40
 800e826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e82a:	e03c      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e82c:	2380      	movs	r3, #128	@ 0x80
 800e82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e832:	e038      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	4a5b      	ldr	r2, [pc, #364]	@ (800e9a8 <UART_SetConfig+0x6a8>)
 800e83a:	4293      	cmp	r3, r2
 800e83c:	d130      	bne.n	800e8a0 <UART_SetConfig+0x5a0>
 800e83e:	4b57      	ldr	r3, [pc, #348]	@ (800e99c <UART_SetConfig+0x69c>)
 800e840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e842:	f003 0307 	and.w	r3, r3, #7
 800e846:	2b05      	cmp	r3, #5
 800e848:	d826      	bhi.n	800e898 <UART_SetConfig+0x598>
 800e84a:	a201      	add	r2, pc, #4	@ (adr r2, 800e850 <UART_SetConfig+0x550>)
 800e84c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e850:	0800e869 	.word	0x0800e869
 800e854:	0800e871 	.word	0x0800e871
 800e858:	0800e879 	.word	0x0800e879
 800e85c:	0800e881 	.word	0x0800e881
 800e860:	0800e889 	.word	0x0800e889
 800e864:	0800e891 	.word	0x0800e891
 800e868:	2302      	movs	r3, #2
 800e86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e86e:	e01a      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e870:	2304      	movs	r3, #4
 800e872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e876:	e016      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e878:	2308      	movs	r3, #8
 800e87a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e87e:	e012      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e880:	2310      	movs	r3, #16
 800e882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e886:	e00e      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e888:	2320      	movs	r3, #32
 800e88a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e88e:	e00a      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e890:	2340      	movs	r3, #64	@ 0x40
 800e892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e896:	e006      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e898:	2380      	movs	r3, #128	@ 0x80
 800e89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e89e:	e002      	b.n	800e8a6 <UART_SetConfig+0x5a6>
 800e8a0:	2380      	movs	r3, #128	@ 0x80
 800e8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	4a3f      	ldr	r2, [pc, #252]	@ (800e9a8 <UART_SetConfig+0x6a8>)
 800e8ac:	4293      	cmp	r3, r2
 800e8ae:	f040 80f8 	bne.w	800eaa2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e8b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e8b6:	2b20      	cmp	r3, #32
 800e8b8:	dc46      	bgt.n	800e948 <UART_SetConfig+0x648>
 800e8ba:	2b02      	cmp	r3, #2
 800e8bc:	f2c0 8082 	blt.w	800e9c4 <UART_SetConfig+0x6c4>
 800e8c0:	3b02      	subs	r3, #2
 800e8c2:	2b1e      	cmp	r3, #30
 800e8c4:	d87e      	bhi.n	800e9c4 <UART_SetConfig+0x6c4>
 800e8c6:	a201      	add	r2, pc, #4	@ (adr r2, 800e8cc <UART_SetConfig+0x5cc>)
 800e8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8cc:	0800e94f 	.word	0x0800e94f
 800e8d0:	0800e9c5 	.word	0x0800e9c5
 800e8d4:	0800e957 	.word	0x0800e957
 800e8d8:	0800e9c5 	.word	0x0800e9c5
 800e8dc:	0800e9c5 	.word	0x0800e9c5
 800e8e0:	0800e9c5 	.word	0x0800e9c5
 800e8e4:	0800e967 	.word	0x0800e967
 800e8e8:	0800e9c5 	.word	0x0800e9c5
 800e8ec:	0800e9c5 	.word	0x0800e9c5
 800e8f0:	0800e9c5 	.word	0x0800e9c5
 800e8f4:	0800e9c5 	.word	0x0800e9c5
 800e8f8:	0800e9c5 	.word	0x0800e9c5
 800e8fc:	0800e9c5 	.word	0x0800e9c5
 800e900:	0800e9c5 	.word	0x0800e9c5
 800e904:	0800e977 	.word	0x0800e977
 800e908:	0800e9c5 	.word	0x0800e9c5
 800e90c:	0800e9c5 	.word	0x0800e9c5
 800e910:	0800e9c5 	.word	0x0800e9c5
 800e914:	0800e9c5 	.word	0x0800e9c5
 800e918:	0800e9c5 	.word	0x0800e9c5
 800e91c:	0800e9c5 	.word	0x0800e9c5
 800e920:	0800e9c5 	.word	0x0800e9c5
 800e924:	0800e9c5 	.word	0x0800e9c5
 800e928:	0800e9c5 	.word	0x0800e9c5
 800e92c:	0800e9c5 	.word	0x0800e9c5
 800e930:	0800e9c5 	.word	0x0800e9c5
 800e934:	0800e9c5 	.word	0x0800e9c5
 800e938:	0800e9c5 	.word	0x0800e9c5
 800e93c:	0800e9c5 	.word	0x0800e9c5
 800e940:	0800e9c5 	.word	0x0800e9c5
 800e944:	0800e9b7 	.word	0x0800e9b7
 800e948:	2b40      	cmp	r3, #64	@ 0x40
 800e94a:	d037      	beq.n	800e9bc <UART_SetConfig+0x6bc>
 800e94c:	e03a      	b.n	800e9c4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e94e:	f7fc fe73 	bl	800b638 <HAL_RCCEx_GetD3PCLK1Freq>
 800e952:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e954:	e03c      	b.n	800e9d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e956:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e95a:	4618      	mov	r0, r3
 800e95c:	f7fc fe82 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e964:	e034      	b.n	800e9d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e966:	f107 0318 	add.w	r3, r7, #24
 800e96a:	4618      	mov	r0, r3
 800e96c:	f7fc ffce 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e970:	69fb      	ldr	r3, [r7, #28]
 800e972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e974:	e02c      	b.n	800e9d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e976:	4b09      	ldr	r3, [pc, #36]	@ (800e99c <UART_SetConfig+0x69c>)
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	f003 0320 	and.w	r3, r3, #32
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d016      	beq.n	800e9b0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e982:	4b06      	ldr	r3, [pc, #24]	@ (800e99c <UART_SetConfig+0x69c>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	08db      	lsrs	r3, r3, #3
 800e988:	f003 0303 	and.w	r3, r3, #3
 800e98c:	4a07      	ldr	r2, [pc, #28]	@ (800e9ac <UART_SetConfig+0x6ac>)
 800e98e:	fa22 f303 	lsr.w	r3, r2, r3
 800e992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e994:	e01c      	b.n	800e9d0 <UART_SetConfig+0x6d0>
 800e996:	bf00      	nop
 800e998:	40011400 	.word	0x40011400
 800e99c:	58024400 	.word	0x58024400
 800e9a0:	40007800 	.word	0x40007800
 800e9a4:	40007c00 	.word	0x40007c00
 800e9a8:	58000c00 	.word	0x58000c00
 800e9ac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e9b0:	4b9d      	ldr	r3, [pc, #628]	@ (800ec28 <UART_SetConfig+0x928>)
 800e9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9b4:	e00c      	b.n	800e9d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e9b6:	4b9d      	ldr	r3, [pc, #628]	@ (800ec2c <UART_SetConfig+0x92c>)
 800e9b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9ba:	e009      	b.n	800e9d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e9c2:	e005      	b.n	800e9d0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e9ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e9d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	f000 81de 	beq.w	800ed94 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9dc:	4a94      	ldr	r2, [pc, #592]	@ (800ec30 <UART_SetConfig+0x930>)
 800e9de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9e2:	461a      	mov	r2, r3
 800e9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9ea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9ec:	697b      	ldr	r3, [r7, #20]
 800e9ee:	685a      	ldr	r2, [r3, #4]
 800e9f0:	4613      	mov	r3, r2
 800e9f2:	005b      	lsls	r3, r3, #1
 800e9f4:	4413      	add	r3, r2
 800e9f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d305      	bcc.n	800ea08 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e9fc:	697b      	ldr	r3, [r7, #20]
 800e9fe:	685b      	ldr	r3, [r3, #4]
 800ea00:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ea02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea04:	429a      	cmp	r2, r3
 800ea06:	d903      	bls.n	800ea10 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ea08:	2301      	movs	r3, #1
 800ea0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ea0e:	e1c1      	b.n	800ed94 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ea10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea12:	2200      	movs	r2, #0
 800ea14:	60bb      	str	r3, [r7, #8]
 800ea16:	60fa      	str	r2, [r7, #12]
 800ea18:	697b      	ldr	r3, [r7, #20]
 800ea1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea1c:	4a84      	ldr	r2, [pc, #528]	@ (800ec30 <UART_SetConfig+0x930>)
 800ea1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ea22:	b29b      	uxth	r3, r3
 800ea24:	2200      	movs	r2, #0
 800ea26:	603b      	str	r3, [r7, #0]
 800ea28:	607a      	str	r2, [r7, #4]
 800ea2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ea32:	f7f1 fcad 	bl	8000390 <__aeabi_uldivmod>
 800ea36:	4602      	mov	r2, r0
 800ea38:	460b      	mov	r3, r1
 800ea3a:	4610      	mov	r0, r2
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	f04f 0200 	mov.w	r2, #0
 800ea42:	f04f 0300 	mov.w	r3, #0
 800ea46:	020b      	lsls	r3, r1, #8
 800ea48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea4c:	0202      	lsls	r2, r0, #8
 800ea4e:	6979      	ldr	r1, [r7, #20]
 800ea50:	6849      	ldr	r1, [r1, #4]
 800ea52:	0849      	lsrs	r1, r1, #1
 800ea54:	2000      	movs	r0, #0
 800ea56:	460c      	mov	r4, r1
 800ea58:	4605      	mov	r5, r0
 800ea5a:	eb12 0804 	adds.w	r8, r2, r4
 800ea5e:	eb43 0905 	adc.w	r9, r3, r5
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	685b      	ldr	r3, [r3, #4]
 800ea66:	2200      	movs	r2, #0
 800ea68:	469a      	mov	sl, r3
 800ea6a:	4693      	mov	fp, r2
 800ea6c:	4652      	mov	r2, sl
 800ea6e:	465b      	mov	r3, fp
 800ea70:	4640      	mov	r0, r8
 800ea72:	4649      	mov	r1, r9
 800ea74:	f7f1 fc8c 	bl	8000390 <__aeabi_uldivmod>
 800ea78:	4602      	mov	r2, r0
 800ea7a:	460b      	mov	r3, r1
 800ea7c:	4613      	mov	r3, r2
 800ea7e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ea86:	d308      	bcc.n	800ea9a <UART_SetConfig+0x79a>
 800ea88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea8e:	d204      	bcs.n	800ea9a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ea90:	697b      	ldr	r3, [r7, #20]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ea96:	60da      	str	r2, [r3, #12]
 800ea98:	e17c      	b.n	800ed94 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ea9a:	2301      	movs	r3, #1
 800ea9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800eaa0:	e178      	b.n	800ed94 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800eaa2:	697b      	ldr	r3, [r7, #20]
 800eaa4:	69db      	ldr	r3, [r3, #28]
 800eaa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eaaa:	f040 80c5 	bne.w	800ec38 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800eaae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eab2:	2b20      	cmp	r3, #32
 800eab4:	dc48      	bgt.n	800eb48 <UART_SetConfig+0x848>
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	db7b      	blt.n	800ebb2 <UART_SetConfig+0x8b2>
 800eaba:	2b20      	cmp	r3, #32
 800eabc:	d879      	bhi.n	800ebb2 <UART_SetConfig+0x8b2>
 800eabe:	a201      	add	r2, pc, #4	@ (adr r2, 800eac4 <UART_SetConfig+0x7c4>)
 800eac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eac4:	0800eb4f 	.word	0x0800eb4f
 800eac8:	0800eb57 	.word	0x0800eb57
 800eacc:	0800ebb3 	.word	0x0800ebb3
 800ead0:	0800ebb3 	.word	0x0800ebb3
 800ead4:	0800eb5f 	.word	0x0800eb5f
 800ead8:	0800ebb3 	.word	0x0800ebb3
 800eadc:	0800ebb3 	.word	0x0800ebb3
 800eae0:	0800ebb3 	.word	0x0800ebb3
 800eae4:	0800eb6f 	.word	0x0800eb6f
 800eae8:	0800ebb3 	.word	0x0800ebb3
 800eaec:	0800ebb3 	.word	0x0800ebb3
 800eaf0:	0800ebb3 	.word	0x0800ebb3
 800eaf4:	0800ebb3 	.word	0x0800ebb3
 800eaf8:	0800ebb3 	.word	0x0800ebb3
 800eafc:	0800ebb3 	.word	0x0800ebb3
 800eb00:	0800ebb3 	.word	0x0800ebb3
 800eb04:	0800eb7f 	.word	0x0800eb7f
 800eb08:	0800ebb3 	.word	0x0800ebb3
 800eb0c:	0800ebb3 	.word	0x0800ebb3
 800eb10:	0800ebb3 	.word	0x0800ebb3
 800eb14:	0800ebb3 	.word	0x0800ebb3
 800eb18:	0800ebb3 	.word	0x0800ebb3
 800eb1c:	0800ebb3 	.word	0x0800ebb3
 800eb20:	0800ebb3 	.word	0x0800ebb3
 800eb24:	0800ebb3 	.word	0x0800ebb3
 800eb28:	0800ebb3 	.word	0x0800ebb3
 800eb2c:	0800ebb3 	.word	0x0800ebb3
 800eb30:	0800ebb3 	.word	0x0800ebb3
 800eb34:	0800ebb3 	.word	0x0800ebb3
 800eb38:	0800ebb3 	.word	0x0800ebb3
 800eb3c:	0800ebb3 	.word	0x0800ebb3
 800eb40:	0800ebb3 	.word	0x0800ebb3
 800eb44:	0800eba5 	.word	0x0800eba5
 800eb48:	2b40      	cmp	r3, #64	@ 0x40
 800eb4a:	d02e      	beq.n	800ebaa <UART_SetConfig+0x8aa>
 800eb4c:	e031      	b.n	800ebb2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb4e:	f7fa fdbd 	bl	80096cc <HAL_RCC_GetPCLK1Freq>
 800eb52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb54:	e033      	b.n	800ebbe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb56:	f7fa fdcf 	bl	80096f8 <HAL_RCC_GetPCLK2Freq>
 800eb5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800eb5c:	e02f      	b.n	800ebbe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7fc fd7e 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb6c:	e027      	b.n	800ebbe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb6e:	f107 0318 	add.w	r3, r7, #24
 800eb72:	4618      	mov	r0, r3
 800eb74:	f7fc feca 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eb78:	69fb      	ldr	r3, [r7, #28]
 800eb7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eb7c:	e01f      	b.n	800ebbe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb7e:	4b2d      	ldr	r3, [pc, #180]	@ (800ec34 <UART_SetConfig+0x934>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	f003 0320 	and.w	r3, r3, #32
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d009      	beq.n	800eb9e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eb8a:	4b2a      	ldr	r3, [pc, #168]	@ (800ec34 <UART_SetConfig+0x934>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	08db      	lsrs	r3, r3, #3
 800eb90:	f003 0303 	and.w	r3, r3, #3
 800eb94:	4a24      	ldr	r2, [pc, #144]	@ (800ec28 <UART_SetConfig+0x928>)
 800eb96:	fa22 f303 	lsr.w	r3, r2, r3
 800eb9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eb9c:	e00f      	b.n	800ebbe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800eb9e:	4b22      	ldr	r3, [pc, #136]	@ (800ec28 <UART_SetConfig+0x928>)
 800eba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eba2:	e00c      	b.n	800ebbe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eba4:	4b21      	ldr	r3, [pc, #132]	@ (800ec2c <UART_SetConfig+0x92c>)
 800eba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eba8:	e009      	b.n	800ebbe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ebaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ebae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ebb0:	e005      	b.n	800ebbe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ebb6:	2301      	movs	r3, #1
 800ebb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ebbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ebbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	f000 80e7 	beq.w	800ed94 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebca:	4a19      	ldr	r2, [pc, #100]	@ (800ec30 <UART_SetConfig+0x930>)
 800ebcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ebd0:	461a      	mov	r2, r3
 800ebd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebd4:	fbb3 f3f2 	udiv	r3, r3, r2
 800ebd8:	005a      	lsls	r2, r3, #1
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	685b      	ldr	r3, [r3, #4]
 800ebde:	085b      	lsrs	r3, r3, #1
 800ebe0:	441a      	add	r2, r3
 800ebe2:	697b      	ldr	r3, [r7, #20]
 800ebe4:	685b      	ldr	r3, [r3, #4]
 800ebe6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebee:	2b0f      	cmp	r3, #15
 800ebf0:	d916      	bls.n	800ec20 <UART_SetConfig+0x920>
 800ebf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ebf8:	d212      	bcs.n	800ec20 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ebfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	f023 030f 	bic.w	r3, r3, #15
 800ec02:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ec04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec06:	085b      	lsrs	r3, r3, #1
 800ec08:	b29b      	uxth	r3, r3
 800ec0a:	f003 0307 	and.w	r3, r3, #7
 800ec0e:	b29a      	uxth	r2, r3
 800ec10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec12:	4313      	orrs	r3, r2
 800ec14:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ec1c:	60da      	str	r2, [r3, #12]
 800ec1e:	e0b9      	b.n	800ed94 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ec20:	2301      	movs	r3, #1
 800ec22:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ec26:	e0b5      	b.n	800ed94 <UART_SetConfig+0xa94>
 800ec28:	03d09000 	.word	0x03d09000
 800ec2c:	003d0900 	.word	0x003d0900
 800ec30:	0801560c 	.word	0x0801560c
 800ec34:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ec38:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ec3c:	2b20      	cmp	r3, #32
 800ec3e:	dc49      	bgt.n	800ecd4 <UART_SetConfig+0x9d4>
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	db7c      	blt.n	800ed3e <UART_SetConfig+0xa3e>
 800ec44:	2b20      	cmp	r3, #32
 800ec46:	d87a      	bhi.n	800ed3e <UART_SetConfig+0xa3e>
 800ec48:	a201      	add	r2, pc, #4	@ (adr r2, 800ec50 <UART_SetConfig+0x950>)
 800ec4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec4e:	bf00      	nop
 800ec50:	0800ecdb 	.word	0x0800ecdb
 800ec54:	0800ece3 	.word	0x0800ece3
 800ec58:	0800ed3f 	.word	0x0800ed3f
 800ec5c:	0800ed3f 	.word	0x0800ed3f
 800ec60:	0800eceb 	.word	0x0800eceb
 800ec64:	0800ed3f 	.word	0x0800ed3f
 800ec68:	0800ed3f 	.word	0x0800ed3f
 800ec6c:	0800ed3f 	.word	0x0800ed3f
 800ec70:	0800ecfb 	.word	0x0800ecfb
 800ec74:	0800ed3f 	.word	0x0800ed3f
 800ec78:	0800ed3f 	.word	0x0800ed3f
 800ec7c:	0800ed3f 	.word	0x0800ed3f
 800ec80:	0800ed3f 	.word	0x0800ed3f
 800ec84:	0800ed3f 	.word	0x0800ed3f
 800ec88:	0800ed3f 	.word	0x0800ed3f
 800ec8c:	0800ed3f 	.word	0x0800ed3f
 800ec90:	0800ed0b 	.word	0x0800ed0b
 800ec94:	0800ed3f 	.word	0x0800ed3f
 800ec98:	0800ed3f 	.word	0x0800ed3f
 800ec9c:	0800ed3f 	.word	0x0800ed3f
 800eca0:	0800ed3f 	.word	0x0800ed3f
 800eca4:	0800ed3f 	.word	0x0800ed3f
 800eca8:	0800ed3f 	.word	0x0800ed3f
 800ecac:	0800ed3f 	.word	0x0800ed3f
 800ecb0:	0800ed3f 	.word	0x0800ed3f
 800ecb4:	0800ed3f 	.word	0x0800ed3f
 800ecb8:	0800ed3f 	.word	0x0800ed3f
 800ecbc:	0800ed3f 	.word	0x0800ed3f
 800ecc0:	0800ed3f 	.word	0x0800ed3f
 800ecc4:	0800ed3f 	.word	0x0800ed3f
 800ecc8:	0800ed3f 	.word	0x0800ed3f
 800eccc:	0800ed3f 	.word	0x0800ed3f
 800ecd0:	0800ed31 	.word	0x0800ed31
 800ecd4:	2b40      	cmp	r3, #64	@ 0x40
 800ecd6:	d02e      	beq.n	800ed36 <UART_SetConfig+0xa36>
 800ecd8:	e031      	b.n	800ed3e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ecda:	f7fa fcf7 	bl	80096cc <HAL_RCC_GetPCLK1Freq>
 800ecde:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ece0:	e033      	b.n	800ed4a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ece2:	f7fa fd09 	bl	80096f8 <HAL_RCC_GetPCLK2Freq>
 800ece6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ece8:	e02f      	b.n	800ed4a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ecea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f7fc fcb8 	bl	800b664 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ecf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecf8:	e027      	b.n	800ed4a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ecfa:	f107 0318 	add.w	r3, r7, #24
 800ecfe:	4618      	mov	r0, r3
 800ed00:	f7fc fe04 	bl	800b90c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ed04:	69fb      	ldr	r3, [r7, #28]
 800ed06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed08:	e01f      	b.n	800ed4a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ed0a:	4b2d      	ldr	r3, [pc, #180]	@ (800edc0 <UART_SetConfig+0xac0>)
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	f003 0320 	and.w	r3, r3, #32
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d009      	beq.n	800ed2a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ed16:	4b2a      	ldr	r3, [pc, #168]	@ (800edc0 <UART_SetConfig+0xac0>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	08db      	lsrs	r3, r3, #3
 800ed1c:	f003 0303 	and.w	r3, r3, #3
 800ed20:	4a28      	ldr	r2, [pc, #160]	@ (800edc4 <UART_SetConfig+0xac4>)
 800ed22:	fa22 f303 	lsr.w	r3, r2, r3
 800ed26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ed28:	e00f      	b.n	800ed4a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ed2a:	4b26      	ldr	r3, [pc, #152]	@ (800edc4 <UART_SetConfig+0xac4>)
 800ed2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed2e:	e00c      	b.n	800ed4a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ed30:	4b25      	ldr	r3, [pc, #148]	@ (800edc8 <UART_SetConfig+0xac8>)
 800ed32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed34:	e009      	b.n	800ed4a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ed36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ed3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ed3c:	e005      	b.n	800ed4a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ed3e:	2300      	movs	r3, #0
 800ed40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ed42:	2301      	movs	r3, #1
 800ed44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ed48:	bf00      	nop
    }

    if (pclk != 0U)
 800ed4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d021      	beq.n	800ed94 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ed50:	697b      	ldr	r3, [r7, #20]
 800ed52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed54:	4a1d      	ldr	r2, [pc, #116]	@ (800edcc <UART_SetConfig+0xacc>)
 800ed56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed5a:	461a      	mov	r2, r3
 800ed5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed5e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ed62:	697b      	ldr	r3, [r7, #20]
 800ed64:	685b      	ldr	r3, [r3, #4]
 800ed66:	085b      	lsrs	r3, r3, #1
 800ed68:	441a      	add	r2, r3
 800ed6a:	697b      	ldr	r3, [r7, #20]
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed72:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ed74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed76:	2b0f      	cmp	r3, #15
 800ed78:	d909      	bls.n	800ed8e <UART_SetConfig+0xa8e>
 800ed7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed80:	d205      	bcs.n	800ed8e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ed82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed84:	b29a      	uxth	r2, r3
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	60da      	str	r2, [r3, #12]
 800ed8c:	e002      	b.n	800ed94 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ed8e:	2301      	movs	r3, #1
 800ed90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ed94:	697b      	ldr	r3, [r7, #20]
 800ed96:	2201      	movs	r2, #1
 800ed98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	2201      	movs	r2, #1
 800eda0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	2200      	movs	r2, #0
 800eda8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800edaa:	697b      	ldr	r3, [r7, #20]
 800edac:	2200      	movs	r2, #0
 800edae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800edb0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3748      	adds	r7, #72	@ 0x48
 800edb8:	46bd      	mov	sp, r7
 800edba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800edbe:	bf00      	nop
 800edc0:	58024400 	.word	0x58024400
 800edc4:	03d09000 	.word	0x03d09000
 800edc8:	003d0900 	.word	0x003d0900
 800edcc:	0801560c 	.word	0x0801560c

0800edd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800edd0:	b480      	push	{r7}
 800edd2:	b083      	sub	sp, #12
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eddc:	f003 0308 	and.w	r3, r3, #8
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d00a      	beq.n	800edfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	430a      	orrs	r2, r1
 800edf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edfe:	f003 0301 	and.w	r3, r3, #1
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d00a      	beq.n	800ee1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	685b      	ldr	r3, [r3, #4]
 800ee0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	430a      	orrs	r2, r1
 800ee1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee20:	f003 0302 	and.w	r3, r3, #2
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d00a      	beq.n	800ee3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	685b      	ldr	r3, [r3, #4]
 800ee2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	430a      	orrs	r2, r1
 800ee3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee42:	f003 0304 	and.w	r3, r3, #4
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d00a      	beq.n	800ee60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	685b      	ldr	r3, [r3, #4]
 800ee50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	430a      	orrs	r2, r1
 800ee5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee64:	f003 0310 	and.w	r3, r3, #16
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d00a      	beq.n	800ee82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	689b      	ldr	r3, [r3, #8]
 800ee72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	430a      	orrs	r2, r1
 800ee80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee86:	f003 0320 	and.w	r3, r3, #32
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d00a      	beq.n	800eea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	689b      	ldr	r3, [r3, #8]
 800ee94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	430a      	orrs	r2, r1
 800eea2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d01a      	beq.n	800eee6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	685b      	ldr	r3, [r3, #4]
 800eeb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	430a      	orrs	r2, r1
 800eec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eeca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eece:	d10a      	bne.n	800eee6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	685b      	ldr	r3, [r3, #4]
 800eed6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	430a      	orrs	r2, r1
 800eee4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d00a      	beq.n	800ef08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	685b      	ldr	r3, [r3, #4]
 800eef8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	430a      	orrs	r2, r1
 800ef06:	605a      	str	r2, [r3, #4]
  }
}
 800ef08:	bf00      	nop
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b098      	sub	sp, #96	@ 0x60
 800ef18:	af02      	add	r7, sp, #8
 800ef1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ef24:	f7f6 fb5a 	bl	80055dc <HAL_GetTick>
 800ef28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f003 0308 	and.w	r3, r3, #8
 800ef34:	2b08      	cmp	r3, #8
 800ef36:	d12f      	bne.n	800ef98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ef3c:	9300      	str	r3, [sp, #0]
 800ef3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef40:	2200      	movs	r2, #0
 800ef42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ef46:	6878      	ldr	r0, [r7, #4]
 800ef48:	f000 f88e 	bl	800f068 <UART_WaitOnFlagUntilTimeout>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d022      	beq.n	800ef98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef5a:	e853 3f00 	ldrex	r3, [r3]
 800ef5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ef60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ef66:	653b      	str	r3, [r7, #80]	@ 0x50
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	461a      	mov	r2, r3
 800ef6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef70:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ef76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef78:	e841 2300 	strex	r3, r2, [r1]
 800ef7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ef7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d1e6      	bne.n	800ef52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2220      	movs	r2, #32
 800ef88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ef94:	2303      	movs	r3, #3
 800ef96:	e063      	b.n	800f060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f003 0304 	and.w	r3, r3, #4
 800efa2:	2b04      	cmp	r3, #4
 800efa4:	d149      	bne.n	800f03a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800efa6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800efaa:	9300      	str	r3, [sp, #0]
 800efac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efae:	2200      	movs	r2, #0
 800efb0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f000 f857 	bl	800f068 <UART_WaitOnFlagUntilTimeout>
 800efba:	4603      	mov	r3, r0
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d03c      	beq.n	800f03a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efc8:	e853 3f00 	ldrex	r3, [r3]
 800efcc:	623b      	str	r3, [r7, #32]
   return(result);
 800efce:	6a3b      	ldr	r3, [r7, #32]
 800efd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800efd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	461a      	mov	r2, r3
 800efdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800efde:	633b      	str	r3, [r7, #48]	@ 0x30
 800efe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800efe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efe6:	e841 2300 	strex	r3, r2, [r1]
 800efea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800efec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d1e6      	bne.n	800efc0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	3308      	adds	r3, #8
 800eff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800effa:	693b      	ldr	r3, [r7, #16]
 800effc:	e853 3f00 	ldrex	r3, [r3]
 800f000:	60fb      	str	r3, [r7, #12]
   return(result);
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	f023 0301 	bic.w	r3, r3, #1
 800f008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	3308      	adds	r3, #8
 800f010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f012:	61fa      	str	r2, [r7, #28]
 800f014:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f016:	69b9      	ldr	r1, [r7, #24]
 800f018:	69fa      	ldr	r2, [r7, #28]
 800f01a:	e841 2300 	strex	r3, r2, [r1]
 800f01e:	617b      	str	r3, [r7, #20]
   return(result);
 800f020:	697b      	ldr	r3, [r7, #20]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d1e5      	bne.n	800eff2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2220      	movs	r2, #32
 800f02a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2200      	movs	r2, #0
 800f032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f036:	2303      	movs	r3, #3
 800f038:	e012      	b.n	800f060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	2220      	movs	r2, #32
 800f03e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	2220      	movs	r2, #32
 800f046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2200      	movs	r2, #0
 800f04e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2200      	movs	r2, #0
 800f054:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2200      	movs	r2, #0
 800f05a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f05e:	2300      	movs	r3, #0
}
 800f060:	4618      	mov	r0, r3
 800f062:	3758      	adds	r7, #88	@ 0x58
 800f064:	46bd      	mov	sp, r7
 800f066:	bd80      	pop	{r7, pc}

0800f068 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b084      	sub	sp, #16
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	60f8      	str	r0, [r7, #12]
 800f070:	60b9      	str	r1, [r7, #8]
 800f072:	603b      	str	r3, [r7, #0]
 800f074:	4613      	mov	r3, r2
 800f076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f078:	e04f      	b.n	800f11a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f07a:	69bb      	ldr	r3, [r7, #24]
 800f07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f080:	d04b      	beq.n	800f11a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f082:	f7f6 faab 	bl	80055dc <HAL_GetTick>
 800f086:	4602      	mov	r2, r0
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	1ad3      	subs	r3, r2, r3
 800f08c:	69ba      	ldr	r2, [r7, #24]
 800f08e:	429a      	cmp	r2, r3
 800f090:	d302      	bcc.n	800f098 <UART_WaitOnFlagUntilTimeout+0x30>
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d101      	bne.n	800f09c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f098:	2303      	movs	r3, #3
 800f09a:	e04e      	b.n	800f13a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f003 0304 	and.w	r3, r3, #4
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d037      	beq.n	800f11a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f0aa:	68bb      	ldr	r3, [r7, #8]
 800f0ac:	2b80      	cmp	r3, #128	@ 0x80
 800f0ae:	d034      	beq.n	800f11a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f0b0:	68bb      	ldr	r3, [r7, #8]
 800f0b2:	2b40      	cmp	r3, #64	@ 0x40
 800f0b4:	d031      	beq.n	800f11a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	69db      	ldr	r3, [r3, #28]
 800f0bc:	f003 0308 	and.w	r3, r3, #8
 800f0c0:	2b08      	cmp	r3, #8
 800f0c2:	d110      	bne.n	800f0e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	2208      	movs	r2, #8
 800f0ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f0cc:	68f8      	ldr	r0, [r7, #12]
 800f0ce:	f000 f839 	bl	800f144 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	2208      	movs	r2, #8
 800f0d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	2200      	movs	r2, #0
 800f0de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	e029      	b.n	800f13a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	69db      	ldr	r3, [r3, #28]
 800f0ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f0f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f0f4:	d111      	bne.n	800f11a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f0fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f100:	68f8      	ldr	r0, [r7, #12]
 800f102:	f000 f81f 	bl	800f144 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	2220      	movs	r2, #32
 800f10a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	2200      	movs	r2, #0
 800f112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f116:	2303      	movs	r3, #3
 800f118:	e00f      	b.n	800f13a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	69da      	ldr	r2, [r3, #28]
 800f120:	68bb      	ldr	r3, [r7, #8]
 800f122:	4013      	ands	r3, r2
 800f124:	68ba      	ldr	r2, [r7, #8]
 800f126:	429a      	cmp	r2, r3
 800f128:	bf0c      	ite	eq
 800f12a:	2301      	moveq	r3, #1
 800f12c:	2300      	movne	r3, #0
 800f12e:	b2db      	uxtb	r3, r3
 800f130:	461a      	mov	r2, r3
 800f132:	79fb      	ldrb	r3, [r7, #7]
 800f134:	429a      	cmp	r2, r3
 800f136:	d0a0      	beq.n	800f07a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f138:	2300      	movs	r3, #0
}
 800f13a:	4618      	mov	r0, r3
 800f13c:	3710      	adds	r7, #16
 800f13e:	46bd      	mov	sp, r7
 800f140:	bd80      	pop	{r7, pc}
	...

0800f144 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f144:	b480      	push	{r7}
 800f146:	b095      	sub	sp, #84	@ 0x54
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f154:	e853 3f00 	ldrex	r3, [r3]
 800f158:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f15a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f15c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f160:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	461a      	mov	r2, r3
 800f168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f16a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f16c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f16e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f170:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f172:	e841 2300 	strex	r3, r2, [r1]
 800f176:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d1e6      	bne.n	800f14c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	3308      	adds	r3, #8
 800f184:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f186:	6a3b      	ldr	r3, [r7, #32]
 800f188:	e853 3f00 	ldrex	r3, [r3]
 800f18c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f18e:	69fa      	ldr	r2, [r7, #28]
 800f190:	4b1e      	ldr	r3, [pc, #120]	@ (800f20c <UART_EndRxTransfer+0xc8>)
 800f192:	4013      	ands	r3, r2
 800f194:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	3308      	adds	r3, #8
 800f19c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f19e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f1a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f1a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f1a6:	e841 2300 	strex	r3, r2, [r1]
 800f1aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d1e5      	bne.n	800f17e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f1b6:	2b01      	cmp	r3, #1
 800f1b8:	d118      	bne.n	800f1ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	e853 3f00 	ldrex	r3, [r3]
 800f1c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800f1c8:	68bb      	ldr	r3, [r7, #8]
 800f1ca:	f023 0310 	bic.w	r3, r3, #16
 800f1ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	461a      	mov	r2, r3
 800f1d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1d8:	61bb      	str	r3, [r7, #24]
 800f1da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1dc:	6979      	ldr	r1, [r7, #20]
 800f1de:	69ba      	ldr	r2, [r7, #24]
 800f1e0:	e841 2300 	strex	r3, r2, [r1]
 800f1e4:	613b      	str	r3, [r7, #16]
   return(result);
 800f1e6:	693b      	ldr	r3, [r7, #16]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d1e6      	bne.n	800f1ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	2220      	movs	r2, #32
 800f1f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f200:	bf00      	nop
 800f202:	3754      	adds	r7, #84	@ 0x54
 800f204:	46bd      	mov	sp, r7
 800f206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20a:	4770      	bx	lr
 800f20c:	effffffe 	.word	0xeffffffe

0800f210 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f210:	b480      	push	{r7}
 800f212:	b085      	sub	sp, #20
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f21e:	2b01      	cmp	r3, #1
 800f220:	d101      	bne.n	800f226 <HAL_UARTEx_DisableFifoMode+0x16>
 800f222:	2302      	movs	r3, #2
 800f224:	e027      	b.n	800f276 <HAL_UARTEx_DisableFifoMode+0x66>
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	2201      	movs	r2, #1
 800f22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	2224      	movs	r2, #36	@ 0x24
 800f232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	681a      	ldr	r2, [r3, #0]
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	f022 0201 	bic.w	r2, r2, #1
 800f24c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f254:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2200      	movs	r2, #0
 800f25a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	68fa      	ldr	r2, [r7, #12]
 800f262:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2220      	movs	r2, #32
 800f268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2200      	movs	r2, #0
 800f270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f274:	2300      	movs	r3, #0
}
 800f276:	4618      	mov	r0, r3
 800f278:	3714      	adds	r7, #20
 800f27a:	46bd      	mov	sp, r7
 800f27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f280:	4770      	bx	lr

0800f282 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f282:	b580      	push	{r7, lr}
 800f284:	b084      	sub	sp, #16
 800f286:	af00      	add	r7, sp, #0
 800f288:	6078      	str	r0, [r7, #4]
 800f28a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f292:	2b01      	cmp	r3, #1
 800f294:	d101      	bne.n	800f29a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f296:	2302      	movs	r3, #2
 800f298:	e02d      	b.n	800f2f6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	2201      	movs	r2, #1
 800f29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	2224      	movs	r2, #36	@ 0x24
 800f2a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	681a      	ldr	r2, [r3, #0]
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	f022 0201 	bic.w	r2, r2, #1
 800f2c0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	689b      	ldr	r3, [r3, #8]
 800f2c8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	683a      	ldr	r2, [r7, #0]
 800f2d2:	430a      	orrs	r2, r1
 800f2d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	f000 f850 	bl	800f37c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	68fa      	ldr	r2, [r7, #12]
 800f2e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2220      	movs	r2, #32
 800f2e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f2f4:	2300      	movs	r3, #0
}
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	3710      	adds	r7, #16
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	bd80      	pop	{r7, pc}

0800f2fe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f2fe:	b580      	push	{r7, lr}
 800f300:	b084      	sub	sp, #16
 800f302:	af00      	add	r7, sp, #0
 800f304:	6078      	str	r0, [r7, #4]
 800f306:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f30e:	2b01      	cmp	r3, #1
 800f310:	d101      	bne.n	800f316 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f312:	2302      	movs	r3, #2
 800f314:	e02d      	b.n	800f372 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	2201      	movs	r2, #1
 800f31a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	2224      	movs	r2, #36	@ 0x24
 800f322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	681a      	ldr	r2, [r3, #0]
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	f022 0201 	bic.w	r2, r2, #1
 800f33c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	689b      	ldr	r3, [r3, #8]
 800f344:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	683a      	ldr	r2, [r7, #0]
 800f34e:	430a      	orrs	r2, r1
 800f350:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f352:	6878      	ldr	r0, [r7, #4]
 800f354:	f000 f812 	bl	800f37c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	68fa      	ldr	r2, [r7, #12]
 800f35e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2220      	movs	r2, #32
 800f364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2200      	movs	r2, #0
 800f36c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f370:	2300      	movs	r3, #0
}
 800f372:	4618      	mov	r0, r3
 800f374:	3710      	adds	r7, #16
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}
	...

0800f37c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f37c:	b480      	push	{r7}
 800f37e:	b085      	sub	sp, #20
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d108      	bne.n	800f39e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2201      	movs	r2, #1
 800f390:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2201      	movs	r2, #1
 800f398:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f39c:	e031      	b.n	800f402 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f39e:	2310      	movs	r3, #16
 800f3a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f3a2:	2310      	movs	r3, #16
 800f3a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	689b      	ldr	r3, [r3, #8]
 800f3ac:	0e5b      	lsrs	r3, r3, #25
 800f3ae:	b2db      	uxtb	r3, r3
 800f3b0:	f003 0307 	and.w	r3, r3, #7
 800f3b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	689b      	ldr	r3, [r3, #8]
 800f3bc:	0f5b      	lsrs	r3, r3, #29
 800f3be:	b2db      	uxtb	r3, r3
 800f3c0:	f003 0307 	and.w	r3, r3, #7
 800f3c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3c6:	7bbb      	ldrb	r3, [r7, #14]
 800f3c8:	7b3a      	ldrb	r2, [r7, #12]
 800f3ca:	4911      	ldr	r1, [pc, #68]	@ (800f410 <UARTEx_SetNbDataToProcess+0x94>)
 800f3cc:	5c8a      	ldrb	r2, [r1, r2]
 800f3ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f3d2:	7b3a      	ldrb	r2, [r7, #12]
 800f3d4:	490f      	ldr	r1, [pc, #60]	@ (800f414 <UARTEx_SetNbDataToProcess+0x98>)
 800f3d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f3dc:	b29a      	uxth	r2, r3
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f3e4:	7bfb      	ldrb	r3, [r7, #15]
 800f3e6:	7b7a      	ldrb	r2, [r7, #13]
 800f3e8:	4909      	ldr	r1, [pc, #36]	@ (800f410 <UARTEx_SetNbDataToProcess+0x94>)
 800f3ea:	5c8a      	ldrb	r2, [r1, r2]
 800f3ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f3f0:	7b7a      	ldrb	r2, [r7, #13]
 800f3f2:	4908      	ldr	r1, [pc, #32]	@ (800f414 <UARTEx_SetNbDataToProcess+0x98>)
 800f3f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f3f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f3fa:	b29a      	uxth	r2, r3
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f402:	bf00      	nop
 800f404:	3714      	adds	r7, #20
 800f406:	46bd      	mov	sp, r7
 800f408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f40c:	4770      	bx	lr
 800f40e:	bf00      	nop
 800f410:	08015624 	.word	0x08015624
 800f414:	0801562c 	.word	0x0801562c

0800f418 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f418:	b084      	sub	sp, #16
 800f41a:	b580      	push	{r7, lr}
 800f41c:	b084      	sub	sp, #16
 800f41e:	af00      	add	r7, sp, #0
 800f420:	6078      	str	r0, [r7, #4]
 800f422:	f107 001c 	add.w	r0, r7, #28
 800f426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f42a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800f42e:	2b01      	cmp	r3, #1
 800f430:	d121      	bne.n	800f476 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f436:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	68da      	ldr	r2, [r3, #12]
 800f442:	4b2c      	ldr	r3, [pc, #176]	@ (800f4f4 <USB_CoreInit+0xdc>)
 800f444:	4013      	ands	r3, r2
 800f446:	687a      	ldr	r2, [r7, #4]
 800f448:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	68db      	ldr	r3, [r3, #12]
 800f44e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f456:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f45a:	2b01      	cmp	r3, #1
 800f45c:	d105      	bne.n	800f46a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	68db      	ldr	r3, [r3, #12]
 800f462:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	f000 f911 	bl	800f692 <USB_CoreReset>
 800f470:	4603      	mov	r3, r0
 800f472:	73fb      	strb	r3, [r7, #15]
 800f474:	e01b      	b.n	800f4ae <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	68db      	ldr	r3, [r3, #12]
 800f47a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f000 f905 	bl	800f692 <USB_CoreReset>
 800f488:	4603      	mov	r3, r0
 800f48a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f48c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f490:	2b00      	cmp	r3, #0
 800f492:	d106      	bne.n	800f4a2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f498:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	639a      	str	r2, [r3, #56]	@ 0x38
 800f4a0:	e005      	b.n	800f4ae <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4a6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f4ae:	7fbb      	ldrb	r3, [r7, #30]
 800f4b0:	2b01      	cmp	r3, #1
 800f4b2:	d116      	bne.n	800f4e2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f4b8:	b29a      	uxth	r2, r3
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f4c2:	4b0d      	ldr	r3, [pc, #52]	@ (800f4f8 <USB_CoreInit+0xe0>)
 800f4c4:	4313      	orrs	r3, r2
 800f4c6:	687a      	ldr	r2, [r7, #4]
 800f4c8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	689b      	ldr	r3, [r3, #8]
 800f4ce:	f043 0206 	orr.w	r2, r3, #6
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	689b      	ldr	r3, [r3, #8]
 800f4da:	f043 0220 	orr.w	r2, r3, #32
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f4e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	3710      	adds	r7, #16
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f4ee:	b004      	add	sp, #16
 800f4f0:	4770      	bx	lr
 800f4f2:	bf00      	nop
 800f4f4:	ffbdffbf 	.word	0xffbdffbf
 800f4f8:	03ee0000 	.word	0x03ee0000

0800f4fc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f4fc:	b480      	push	{r7}
 800f4fe:	b083      	sub	sp, #12
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	689b      	ldr	r3, [r3, #8]
 800f508:	f023 0201 	bic.w	r2, r3, #1
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f510:	2300      	movs	r3, #0
}
 800f512:	4618      	mov	r0, r3
 800f514:	370c      	adds	r7, #12
 800f516:	46bd      	mov	sp, r7
 800f518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51c:	4770      	bx	lr

0800f51e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f51e:	b580      	push	{r7, lr}
 800f520:	b084      	sub	sp, #16
 800f522:	af00      	add	r7, sp, #0
 800f524:	6078      	str	r0, [r7, #4]
 800f526:	460b      	mov	r3, r1
 800f528:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f52a:	2300      	movs	r3, #0
 800f52c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	68db      	ldr	r3, [r3, #12]
 800f532:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f53a:	78fb      	ldrb	r3, [r7, #3]
 800f53c:	2b01      	cmp	r3, #1
 800f53e:	d115      	bne.n	800f56c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	68db      	ldr	r3, [r3, #12]
 800f544:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f54c:	200a      	movs	r0, #10
 800f54e:	f7f6 f851 	bl	80055f4 <HAL_Delay>
      ms += 10U;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	330a      	adds	r3, #10
 800f556:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f558:	6878      	ldr	r0, [r7, #4]
 800f55a:	f000 f88c 	bl	800f676 <USB_GetMode>
 800f55e:	4603      	mov	r3, r0
 800f560:	2b01      	cmp	r3, #1
 800f562:	d01e      	beq.n	800f5a2 <USB_SetCurrentMode+0x84>
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	2bc7      	cmp	r3, #199	@ 0xc7
 800f568:	d9f0      	bls.n	800f54c <USB_SetCurrentMode+0x2e>
 800f56a:	e01a      	b.n	800f5a2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f56c:	78fb      	ldrb	r3, [r7, #3]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d115      	bne.n	800f59e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	68db      	ldr	r3, [r3, #12]
 800f576:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f57e:	200a      	movs	r0, #10
 800f580:	f7f6 f838 	bl	80055f4 <HAL_Delay>
      ms += 10U;
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	330a      	adds	r3, #10
 800f588:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f000 f873 	bl	800f676 <USB_GetMode>
 800f590:	4603      	mov	r3, r0
 800f592:	2b00      	cmp	r3, #0
 800f594:	d005      	beq.n	800f5a2 <USB_SetCurrentMode+0x84>
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	2bc7      	cmp	r3, #199	@ 0xc7
 800f59a:	d9f0      	bls.n	800f57e <USB_SetCurrentMode+0x60>
 800f59c:	e001      	b.n	800f5a2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f59e:	2301      	movs	r3, #1
 800f5a0:	e005      	b.n	800f5ae <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	2bc8      	cmp	r3, #200	@ 0xc8
 800f5a6:	d101      	bne.n	800f5ac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f5a8:	2301      	movs	r3, #1
 800f5aa:	e000      	b.n	800f5ae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f5ac:	2300      	movs	r3, #0
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	3710      	adds	r7, #16
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}

0800f5b6 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f5b6:	b480      	push	{r7}
 800f5b8:	b085      	sub	sp, #20
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
 800f5be:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	3301      	adds	r3, #1
 800f5c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f5d0:	d901      	bls.n	800f5d6 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800f5d2:	2303      	movs	r3, #3
 800f5d4:	e01b      	b.n	800f60e <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	691b      	ldr	r3, [r3, #16]
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	daf2      	bge.n	800f5c4 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f5de:	2300      	movs	r3, #0
 800f5e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	019b      	lsls	r3, r3, #6
 800f5e6:	f043 0220 	orr.w	r2, r3, #32
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	3301      	adds	r3, #1
 800f5f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f5fa:	d901      	bls.n	800f600 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800f5fc:	2303      	movs	r3, #3
 800f5fe:	e006      	b.n	800f60e <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	691b      	ldr	r3, [r3, #16]
 800f604:	f003 0320 	and.w	r3, r3, #32
 800f608:	2b20      	cmp	r3, #32
 800f60a:	d0f0      	beq.n	800f5ee <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800f60c:	2300      	movs	r3, #0
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3714      	adds	r7, #20
 800f612:	46bd      	mov	sp, r7
 800f614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f618:	4770      	bx	lr

0800f61a <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f61a:	b480      	push	{r7}
 800f61c:	b085      	sub	sp, #20
 800f61e:	af00      	add	r7, sp, #0
 800f620:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f622:	2300      	movs	r3, #0
 800f624:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	3301      	adds	r3, #1
 800f62a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f632:	d901      	bls.n	800f638 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f634:	2303      	movs	r3, #3
 800f636:	e018      	b.n	800f66a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	691b      	ldr	r3, [r3, #16]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	daf2      	bge.n	800f626 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f640:	2300      	movs	r3, #0
 800f642:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	2210      	movs	r2, #16
 800f648:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	3301      	adds	r3, #1
 800f64e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f656:	d901      	bls.n	800f65c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800f658:	2303      	movs	r3, #3
 800f65a:	e006      	b.n	800f66a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	691b      	ldr	r3, [r3, #16]
 800f660:	f003 0310 	and.w	r3, r3, #16
 800f664:	2b10      	cmp	r3, #16
 800f666:	d0f0      	beq.n	800f64a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800f668:	2300      	movs	r3, #0
}
 800f66a:	4618      	mov	r0, r3
 800f66c:	3714      	adds	r7, #20
 800f66e:	46bd      	mov	sp, r7
 800f670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f674:	4770      	bx	lr

0800f676 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f676:	b480      	push	{r7}
 800f678:	b083      	sub	sp, #12
 800f67a:	af00      	add	r7, sp, #0
 800f67c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	695b      	ldr	r3, [r3, #20]
 800f682:	f003 0301 	and.w	r3, r3, #1
}
 800f686:	4618      	mov	r0, r3
 800f688:	370c      	adds	r7, #12
 800f68a:	46bd      	mov	sp, r7
 800f68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f690:	4770      	bx	lr

0800f692 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f692:	b480      	push	{r7}
 800f694:	b085      	sub	sp, #20
 800f696:	af00      	add	r7, sp, #0
 800f698:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f69a:	2300      	movs	r3, #0
 800f69c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	3301      	adds	r3, #1
 800f6a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f6aa:	d901      	bls.n	800f6b0 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f6ac:	2303      	movs	r3, #3
 800f6ae:	e01b      	b.n	800f6e8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	691b      	ldr	r3, [r3, #16]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	daf2      	bge.n	800f69e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	691b      	ldr	r3, [r3, #16]
 800f6c0:	f043 0201 	orr.w	r2, r3, #1
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	3301      	adds	r3, #1
 800f6cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f6d4:	d901      	bls.n	800f6da <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f6d6:	2303      	movs	r3, #3
 800f6d8:	e006      	b.n	800f6e8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	691b      	ldr	r3, [r3, #16]
 800f6de:	f003 0301 	and.w	r3, r3, #1
 800f6e2:	2b01      	cmp	r3, #1
 800f6e4:	d0f0      	beq.n	800f6c8 <USB_CoreReset+0x36>

  return HAL_OK;
 800f6e6:	2300      	movs	r3, #0
}
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	3714      	adds	r7, #20
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f2:	4770      	bx	lr

0800f6f4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f6f4:	b084      	sub	sp, #16
 800f6f6:	b580      	push	{r7, lr}
 800f6f8:	b086      	sub	sp, #24
 800f6fa:	af00      	add	r7, sp, #0
 800f6fc:	6078      	str	r0, [r7, #4]
 800f6fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800f702:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f706:	2300      	movs	r3, #0
 800f708:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f714:	461a      	mov	r2, r3
 800f716:	2300      	movs	r3, #0
 800f718:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f71e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f72a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	68db      	ldr	r3, [r3, #12]
 800f736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d119      	bne.n	800f772 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800f73e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f742:	2b01      	cmp	r3, #1
 800f744:	d10a      	bne.n	800f75c <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	68fa      	ldr	r2, [r7, #12]
 800f750:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f754:	f043 0304 	orr.w	r3, r3, #4
 800f758:	6013      	str	r3, [r2, #0]
 800f75a:	e014      	b.n	800f786 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	68fa      	ldr	r2, [r7, #12]
 800f766:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f76a:	f023 0304 	bic.w	r3, r3, #4
 800f76e:	6013      	str	r3, [r2, #0]
 800f770:	e009      	b.n	800f786 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	68fa      	ldr	r2, [r7, #12]
 800f77c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f780:	f023 0304 	bic.w	r3, r3, #4
 800f784:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f786:	2110      	movs	r1, #16
 800f788:	6878      	ldr	r0, [r7, #4]
 800f78a:	f7ff ff14 	bl	800f5b6 <USB_FlushTxFifo>
 800f78e:	4603      	mov	r3, r0
 800f790:	2b00      	cmp	r3, #0
 800f792:	d001      	beq.n	800f798 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 800f794:	2301      	movs	r3, #1
 800f796:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f798:	6878      	ldr	r0, [r7, #4]
 800f79a:	f7ff ff3e 	bl	800f61a <USB_FlushRxFifo>
 800f79e:	4603      	mov	r3, r0
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d001      	beq.n	800f7a8 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 800f7a4:	2301      	movs	r3, #1
 800f7a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	613b      	str	r3, [r7, #16]
 800f7ac:	e015      	b.n	800f7da <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800f7ae:	693b      	ldr	r3, [r7, #16]
 800f7b0:	015a      	lsls	r2, r3, #5
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	4413      	add	r3, r2
 800f7b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7ba:	461a      	mov	r2, r3
 800f7bc:	f04f 33ff 	mov.w	r3, #4294967295
 800f7c0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800f7c2:	693b      	ldr	r3, [r7, #16]
 800f7c4:	015a      	lsls	r2, r3, #5
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	4413      	add	r3, r2
 800f7ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7ce:	461a      	mov	r2, r3
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	3301      	adds	r3, #1
 800f7d8:	613b      	str	r3, [r7, #16]
 800f7da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f7de:	461a      	mov	r2, r3
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	4293      	cmp	r3, r2
 800f7e4:	d3e3      	bcc.n	800f7ae <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	f04f 32ff 	mov.w	r2, #4294967295
 800f7f2:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f7fa:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	4a0f      	ldr	r2, [pc, #60]	@ (800f83c <USB_HostInit+0x148>)
 800f800:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	4a0e      	ldr	r2, [pc, #56]	@ (800f840 <USB_HostInit+0x14c>)
 800f806:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f80a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d105      	bne.n	800f81e <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	699b      	ldr	r3, [r3, #24]
 800f816:	f043 0210 	orr.w	r2, r3, #16
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	699a      	ldr	r2, [r3, #24]
 800f822:	4b08      	ldr	r3, [pc, #32]	@ (800f844 <USB_HostInit+0x150>)
 800f824:	4313      	orrs	r3, r2
 800f826:	687a      	ldr	r2, [r7, #4]
 800f828:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800f82a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f82c:	4618      	mov	r0, r3
 800f82e:	3718      	adds	r7, #24
 800f830:	46bd      	mov	sp, r7
 800f832:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f836:	b004      	add	sp, #16
 800f838:	4770      	bx	lr
 800f83a:	bf00      	nop
 800f83c:	01000200 	.word	0x01000200
 800f840:	00e00300 	.word	0x00e00300
 800f844:	a3200008 	.word	0xa3200008

0800f848 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b08a      	sub	sp, #40	@ 0x28
 800f84c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800f84e:	f107 031c 	add.w	r3, r7, #28
 800f852:	2200      	movs	r2, #0
 800f854:	601a      	str	r2, [r3, #0]
 800f856:	605a      	str	r2, [r3, #4]
 800f858:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800f85a:	463b      	mov	r3, r7
 800f85c:	2200      	movs	r2, #0
 800f85e:	601a      	str	r2, [r3, #0]
 800f860:	605a      	str	r2, [r3, #4]
 800f862:	609a      	str	r2, [r3, #8]
 800f864:	60da      	str	r2, [r3, #12]
 800f866:	611a      	str	r2, [r3, #16]
 800f868:	615a      	str	r2, [r3, #20]
 800f86a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800f86c:	4b31      	ldr	r3, [pc, #196]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f86e:	4a32      	ldr	r2, [pc, #200]	@ (800f938 <MX_ADC1_Init+0xf0>)
 800f870:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800f872:	4b30      	ldr	r3, [pc, #192]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f874:	2200      	movs	r2, #0
 800f876:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800f878:	4b2e      	ldr	r3, [pc, #184]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f87a:	2200      	movs	r2, #0
 800f87c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800f87e:	4b2d      	ldr	r3, [pc, #180]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f880:	2200      	movs	r2, #0
 800f882:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f884:	4b2b      	ldr	r3, [pc, #172]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f886:	2204      	movs	r2, #4
 800f888:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800f88a:	4b2a      	ldr	r3, [pc, #168]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f88c:	2200      	movs	r2, #0
 800f88e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800f890:	4b28      	ldr	r3, [pc, #160]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f892:	2200      	movs	r2, #0
 800f894:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800f896:	4b27      	ldr	r3, [pc, #156]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f898:	2201      	movs	r2, #1
 800f89a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f89c:	4b25      	ldr	r3, [pc, #148]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f89e:	2200      	movs	r2, #0
 800f8a0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f8a2:	4b24      	ldr	r3, [pc, #144]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8a4:	2200      	movs	r2, #0
 800f8a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800f8a8:	4b22      	ldr	r3, [pc, #136]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800f8ae:	4b21      	ldr	r3, [pc, #132]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8b0:	2200      	movs	r2, #0
 800f8b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800f8b4:	4b1f      	ldr	r3, [pc, #124]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800f8ba:	4b1e      	ldr	r3, [pc, #120]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8bc:	2200      	movs	r2, #0
 800f8be:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800f8c0:	4b1c      	ldr	r3, [pc, #112]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800f8c8:	4b1a      	ldr	r3, [pc, #104]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8ca:	2201      	movs	r2, #1
 800f8cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800f8ce:	4819      	ldr	r0, [pc, #100]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8d0:	f7f6 f93c 	bl	8005b4c <HAL_ADC_Init>
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d001      	beq.n	800f8de <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800f8da:	f001 f93b 	bl	8010b54 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800f8de:	2300      	movs	r3, #0
 800f8e0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800f8e2:	f107 031c 	add.w	r3, r7, #28
 800f8e6:	4619      	mov	r1, r3
 800f8e8:	4812      	ldr	r0, [pc, #72]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f8ea:	f7f7 fa99 	bl	8006e20 <HAL_ADCEx_MultiModeConfigChannel>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 800f8f4:	f001 f92e 	bl	8010b54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800f8f8:	4b10      	ldr	r3, [pc, #64]	@ (800f93c <MX_ADC1_Init+0xf4>)
 800f8fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800f8fc:	2306      	movs	r3, #6
 800f8fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800f900:	2300      	movs	r3, #0
 800f902:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800f904:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800f908:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800f90a:	2304      	movs	r3, #4
 800f90c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800f90e:	2300      	movs	r3, #0
 800f910:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800f912:	2300      	movs	r3, #0
 800f914:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f916:	463b      	mov	r3, r7
 800f918:	4619      	mov	r1, r3
 800f91a:	4806      	ldr	r0, [pc, #24]	@ (800f934 <MX_ADC1_Init+0xec>)
 800f91c:	f7f6 fcb8 	bl	8006290 <HAL_ADC_ConfigChannel>
 800f920:	4603      	mov	r3, r0
 800f922:	2b00      	cmp	r3, #0
 800f924:	d001      	beq.n	800f92a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800f926:	f001 f915 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800f92a:	bf00      	nop
 800f92c:	3728      	adds	r7, #40	@ 0x28
 800f92e:	46bd      	mov	sp, r7
 800f930:	bd80      	pop	{r7, pc}
 800f932:	bf00      	nop
 800f934:	240004b4 	.word	0x240004b4
 800f938:	40022000 	.word	0x40022000
 800f93c:	43210000 	.word	0x43210000

0800f940 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b088      	sub	sp, #32
 800f944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800f946:	1d3b      	adds	r3, r7, #4
 800f948:	2200      	movs	r2, #0
 800f94a:	601a      	str	r2, [r3, #0]
 800f94c:	605a      	str	r2, [r3, #4]
 800f94e:	609a      	str	r2, [r3, #8]
 800f950:	60da      	str	r2, [r3, #12]
 800f952:	611a      	str	r2, [r3, #16]
 800f954:	615a      	str	r2, [r3, #20]
 800f956:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800f958:	4b2a      	ldr	r3, [pc, #168]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f95a:	4a2b      	ldr	r2, [pc, #172]	@ (800fa08 <MX_ADC2_Init+0xc8>)
 800f95c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800f95e:	4b29      	ldr	r3, [pc, #164]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f960:	2200      	movs	r2, #0
 800f962:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800f964:	4b27      	ldr	r3, [pc, #156]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f966:	2200      	movs	r2, #0
 800f968:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800f96a:	4b26      	ldr	r3, [pc, #152]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f96c:	2200      	movs	r2, #0
 800f96e:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f970:	4b24      	ldr	r3, [pc, #144]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f972:	2204      	movs	r2, #4
 800f974:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800f976:	4b23      	ldr	r3, [pc, #140]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f978:	2200      	movs	r2, #0
 800f97a:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800f97c:	4b21      	ldr	r3, [pc, #132]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f97e:	2200      	movs	r2, #0
 800f980:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 800f982:	4b20      	ldr	r3, [pc, #128]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f984:	2201      	movs	r2, #1
 800f986:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800f988:	4b1e      	ldr	r3, [pc, #120]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f98a:	2200      	movs	r2, #0
 800f98c:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f98e:	4b1d      	ldr	r3, [pc, #116]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f990:	2200      	movs	r2, #0
 800f992:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800f994:	4b1b      	ldr	r3, [pc, #108]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f996:	2200      	movs	r2, #0
 800f998:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800f99a:	4b1a      	ldr	r3, [pc, #104]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f99c:	2200      	movs	r2, #0
 800f99e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800f9a0:	4b18      	ldr	r3, [pc, #96]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800f9a6:	4b17      	ldr	r3, [pc, #92]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800f9ac:	4b15      	ldr	r3, [pc, #84]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 800f9b4:	4b13      	ldr	r3, [pc, #76]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f9b6:	2201      	movs	r2, #1
 800f9b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800f9ba:	4812      	ldr	r0, [pc, #72]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f9bc:	f7f6 f8c6 	bl	8005b4c <HAL_ADC_Init>
 800f9c0:	4603      	mov	r3, r0
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d001      	beq.n	800f9ca <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800f9c6:	f001 f8c5 	bl	8010b54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800f9ca:	4b10      	ldr	r3, [pc, #64]	@ (800fa0c <MX_ADC2_Init+0xcc>)
 800f9cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800f9ce:	2306      	movs	r3, #6
 800f9d0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800f9d6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800f9da:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800f9dc:	2304      	movs	r3, #4
 800f9de:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800f9e8:	1d3b      	adds	r3, r7, #4
 800f9ea:	4619      	mov	r1, r3
 800f9ec:	4805      	ldr	r0, [pc, #20]	@ (800fa04 <MX_ADC2_Init+0xc4>)
 800f9ee:	f7f6 fc4f 	bl	8006290 <HAL_ADC_ConfigChannel>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d001      	beq.n	800f9fc <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 800f9f8:	f001 f8ac 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800f9fc:	bf00      	nop
 800f9fe:	3720      	adds	r7, #32
 800fa00:	46bd      	mov	sp, r7
 800fa02:	bd80      	pop	{r7, pc}
 800fa04:	24000518 	.word	0x24000518
 800fa08:	40022100 	.word	0x40022100
 800fa0c:	25b00200 	.word	0x25b00200

0800fa10 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b088      	sub	sp, #32
 800fa14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800fa16:	1d3b      	adds	r3, r7, #4
 800fa18:	2200      	movs	r2, #0
 800fa1a:	601a      	str	r2, [r3, #0]
 800fa1c:	605a      	str	r2, [r3, #4]
 800fa1e:	609a      	str	r2, [r3, #8]
 800fa20:	60da      	str	r2, [r3, #12]
 800fa22:	611a      	str	r2, [r3, #16]
 800fa24:	615a      	str	r2, [r3, #20]
 800fa26:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800fa28:	4b29      	ldr	r3, [pc, #164]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa2a:	4a2a      	ldr	r2, [pc, #168]	@ (800fad4 <MX_ADC3_Init+0xc4>)
 800fa2c:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800fa2e:	4b28      	ldr	r3, [pc, #160]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa30:	2200      	movs	r2, #0
 800fa32:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800fa34:	4b26      	ldr	r3, [pc, #152]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa36:	2200      	movs	r2, #0
 800fa38:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800fa3a:	4b25      	ldr	r3, [pc, #148]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa3c:	2204      	movs	r2, #4
 800fa3e:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800fa40:	4b23      	ldr	r3, [pc, #140]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa42:	2200      	movs	r2, #0
 800fa44:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800fa46:	4b22      	ldr	r3, [pc, #136]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa48:	2200      	movs	r2, #0
 800fa4a:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800fa4c:	4b20      	ldr	r3, [pc, #128]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa4e:	2201      	movs	r2, #1
 800fa50:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800fa52:	4b1f      	ldr	r3, [pc, #124]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa54:	2200      	movs	r2, #0
 800fa56:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800fa58:	4b1d      	ldr	r3, [pc, #116]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800fa5e:	4b1c      	ldr	r3, [pc, #112]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa60:	2200      	movs	r2, #0
 800fa62:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800fa64:	4b1a      	ldr	r3, [pc, #104]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa66:	2200      	movs	r2, #0
 800fa68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800fa6a:	4b19      	ldr	r3, [pc, #100]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa6c:	2200      	movs	r2, #0
 800fa6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800fa70:	4b17      	ldr	r3, [pc, #92]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa72:	2200      	movs	r2, #0
 800fa74:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800fa76:	4b16      	ldr	r3, [pc, #88]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa78:	2200      	movs	r2, #0
 800fa7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 800fa7e:	4b14      	ldr	r3, [pc, #80]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa80:	2201      	movs	r2, #1
 800fa82:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800fa84:	4812      	ldr	r0, [pc, #72]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fa86:	f7f6 f861 	bl	8005b4c <HAL_ADC_Init>
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d001      	beq.n	800fa94 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 800fa90:	f001 f860 	bl	8010b54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800fa94:	4b10      	ldr	r3, [pc, #64]	@ (800fad8 <MX_ADC3_Init+0xc8>)
 800fa96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800fa98:	2306      	movs	r3, #6
 800fa9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800faa0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800faa4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800faa6:	2304      	movs	r3, #4
 800faa8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800faaa:	2300      	movs	r3, #0
 800faac:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800faae:	2300      	movs	r3, #0
 800fab0:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800fab2:	1d3b      	adds	r3, r7, #4
 800fab4:	4619      	mov	r1, r3
 800fab6:	4806      	ldr	r0, [pc, #24]	@ (800fad0 <MX_ADC3_Init+0xc0>)
 800fab8:	f7f6 fbea 	bl	8006290 <HAL_ADC_ConfigChannel>
 800fabc:	4603      	mov	r3, r0
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 800fac2:	f001 f847 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800fac6:	bf00      	nop
 800fac8:	3720      	adds	r7, #32
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	2400057c 	.word	0x2400057c
 800fad4:	58026000 	.word	0x58026000
 800fad8:	2e300800 	.word	0x2e300800

0800fadc <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b090      	sub	sp, #64	@ 0x40
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fae4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fae8:	2200      	movs	r2, #0
 800faea:	601a      	str	r2, [r3, #0]
 800faec:	605a      	str	r2, [r3, #4]
 800faee:	609a      	str	r2, [r3, #8]
 800faf0:	60da      	str	r2, [r3, #12]
 800faf2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4a7f      	ldr	r2, [pc, #508]	@ (800fcf8 <HAL_ADC_MspInit+0x21c>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d169      	bne.n	800fbd2 <HAL_ADC_MspInit+0xf6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800fafe:	4b7f      	ldr	r3, [pc, #508]	@ (800fcfc <HAL_ADC_MspInit+0x220>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	3301      	adds	r3, #1
 800fb04:	4a7d      	ldr	r2, [pc, #500]	@ (800fcfc <HAL_ADC_MspInit+0x220>)
 800fb06:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800fb08:	4b7c      	ldr	r3, [pc, #496]	@ (800fcfc <HAL_ADC_MspInit+0x220>)
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	2b01      	cmp	r3, #1
 800fb0e:	d10e      	bne.n	800fb2e <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800fb10:	4b7b      	ldr	r3, [pc, #492]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fb16:	4a7a      	ldr	r2, [pc, #488]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb18:	f043 0320 	orr.w	r3, r3, #32
 800fb1c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800fb20:	4b77      	ldr	r3, [pc, #476]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fb26:	f003 0320 	and.w	r3, r3, #32
 800fb2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fb2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fb2e:	4b74      	ldr	r3, [pc, #464]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fb34:	4a72      	ldr	r2, [pc, #456]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb36:	f043 0304 	orr.w	r3, r3, #4
 800fb3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fb3e:	4b70      	ldr	r3, [pc, #448]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fb44:	f003 0304 	and.w	r3, r3, #4
 800fb48:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fb4c:	4b6c      	ldr	r3, [pc, #432]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fb52:	4a6b      	ldr	r2, [pc, #428]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb54:	f043 0301 	orr.w	r3, r3, #1
 800fb58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fb5c:	4b68      	ldr	r3, [pc, #416]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fb62:	f003 0301 	and.w	r3, r3, #1
 800fb66:	623b      	str	r3, [r7, #32]
 800fb68:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fb6a:	4b65      	ldr	r3, [pc, #404]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fb70:	4a63      	ldr	r2, [pc, #396]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb72:	f043 0302 	orr.w	r3, r3, #2
 800fb76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fb7a:	4b61      	ldr	r3, [pc, #388]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fb7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fb80:	f003 0302 	and.w	r3, r3, #2
 800fb84:	61fb      	str	r3, [r7, #28]
 800fb86:	69fb      	ldr	r3, [r7, #28]
    PA5     ------> ADC1_INP19
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = IR_R_Pin;
 800fb88:	2301      	movs	r3, #1
 800fb8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fb8c:	2303      	movs	r3, #3
 800fb8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb90:	2300      	movs	r3, #0
 800fb92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(IR_R_GPIO_Port, &GPIO_InitStruct);
 800fb94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fb98:	4619      	mov	r1, r3
 800fb9a:	485a      	ldr	r0, [pc, #360]	@ (800fd04 <HAL_ADC_MspInit+0x228>)
 800fb9c:	f7f7 fba6 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_0_Pin|IR_1_Pin|IR_2_Pin|IR_3_Pin
 800fba0:	23f3      	movs	r3, #243	@ 0xf3
 800fba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |IR_4_Pin|ADC_BAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fba4:	2303      	movs	r3, #3
 800fba6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fba8:	2300      	movs	r3, #0
 800fbaa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fbac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fbb0:	4619      	mov	r1, r3
 800fbb2:	4855      	ldr	r0, [pc, #340]	@ (800fd08 <HAL_ADC_MspInit+0x22c>)
 800fbb4:	f7f7 fb9a 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_L_Pin;
 800fbb8:	2302      	movs	r3, #2
 800fbba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fbbc:	2303      	movs	r3, #3
 800fbbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(IR_L_GPIO_Port, &GPIO_InitStruct);
 800fbc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fbc8:	4619      	mov	r1, r3
 800fbca:	4850      	ldr	r0, [pc, #320]	@ (800fd0c <HAL_ADC_MspInit+0x230>)
 800fbcc:	f7f7 fb8e 	bl	80072ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800fbd0:	e08e      	b.n	800fcf0 <HAL_ADC_MspInit+0x214>
  else if(adcHandle->Instance==ADC2)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	4a4e      	ldr	r2, [pc, #312]	@ (800fd10 <HAL_ADC_MspInit+0x234>)
 800fbd8:	4293      	cmp	r3, r2
 800fbda:	d14e      	bne.n	800fc7a <HAL_ADC_MspInit+0x19e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800fbdc:	4b47      	ldr	r3, [pc, #284]	@ (800fcfc <HAL_ADC_MspInit+0x220>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	3301      	adds	r3, #1
 800fbe2:	4a46      	ldr	r2, [pc, #280]	@ (800fcfc <HAL_ADC_MspInit+0x220>)
 800fbe4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800fbe6:	4b45      	ldr	r3, [pc, #276]	@ (800fcfc <HAL_ADC_MspInit+0x220>)
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	2b01      	cmp	r3, #1
 800fbec:	d10e      	bne.n	800fc0c <HAL_ADC_MspInit+0x130>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800fbee:	4b44      	ldr	r3, [pc, #272]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fbf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fbf4:	4a42      	ldr	r2, [pc, #264]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fbf6:	f043 0320 	orr.w	r3, r3, #32
 800fbfa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800fbfe:	4b40      	ldr	r3, [pc, #256]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fc04:	f003 0320 	and.w	r3, r3, #32
 800fc08:	61bb      	str	r3, [r7, #24]
 800fc0a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fc0c:	4b3c      	ldr	r3, [pc, #240]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc12:	4a3b      	ldr	r2, [pc, #236]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc14:	f043 0304 	orr.w	r3, r3, #4
 800fc18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fc1c:	4b38      	ldr	r3, [pc, #224]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc22:	f003 0304 	and.w	r3, r3, #4
 800fc26:	617b      	str	r3, [r7, #20]
 800fc28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fc2a:	4b35      	ldr	r3, [pc, #212]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc30:	4a33      	ldr	r2, [pc, #204]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc32:	f043 0302 	orr.w	r3, r3, #2
 800fc36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fc3a:	4b31      	ldr	r3, [pc, #196]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc40:	f003 0302 	and.w	r3, r3, #2
 800fc44:	613b      	str	r3, [r7, #16]
 800fc46:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SOC_L_Pin|SOB_L_Pin;
 800fc48:	2330      	movs	r3, #48	@ 0x30
 800fc4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fc4c:	2303      	movs	r3, #3
 800fc4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc50:	2300      	movs	r3, #0
 800fc52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fc54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fc58:	4619      	mov	r1, r3
 800fc5a:	482a      	ldr	r0, [pc, #168]	@ (800fd04 <HAL_ADC_MspInit+0x228>)
 800fc5c:	f7f7 fb46 	bl	80072ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SOA_L_Pin;
 800fc60:	2301      	movs	r3, #1
 800fc62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fc64:	2303      	movs	r3, #3
 800fc66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc68:	2300      	movs	r3, #0
 800fc6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SOA_L_GPIO_Port, &GPIO_InitStruct);
 800fc6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fc70:	4619      	mov	r1, r3
 800fc72:	4826      	ldr	r0, [pc, #152]	@ (800fd0c <HAL_ADC_MspInit+0x230>)
 800fc74:	f7f7 fb3a 	bl	80072ec <HAL_GPIO_Init>
}
 800fc78:	e03a      	b.n	800fcf0 <HAL_ADC_MspInit+0x214>
  else if(adcHandle->Instance==ADC3)
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	4a25      	ldr	r2, [pc, #148]	@ (800fd14 <HAL_ADC_MspInit+0x238>)
 800fc80:	4293      	cmp	r3, r2
 800fc82:	d135      	bne.n	800fcf0 <HAL_ADC_MspInit+0x214>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800fc84:	4b1e      	ldr	r3, [pc, #120]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc8a:	4a1d      	ldr	r2, [pc, #116]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc8c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fc90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fc94:	4b1a      	ldr	r3, [pc, #104]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fc96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fc9e:	60fb      	str	r3, [r7, #12]
 800fca0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fca2:	4b17      	ldr	r3, [pc, #92]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fca8:	4a15      	ldr	r2, [pc, #84]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fcaa:	f043 0304 	orr.w	r3, r3, #4
 800fcae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fcb2:	4b13      	ldr	r3, [pc, #76]	@ (800fd00 <HAL_ADC_MspInit+0x224>)
 800fcb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fcb8:	f003 0304 	and.w	r3, r3, #4
 800fcbc:	60bb      	str	r3, [r7, #8]
 800fcbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SOC_R_Pin;
 800fcc0:	2302      	movs	r3, #2
 800fcc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fcc4:	2303      	movs	r3, #3
 800fcc6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SOC_R_GPIO_Port, &GPIO_InitStruct);
 800fccc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fcd0:	4619      	mov	r1, r3
 800fcd2:	480c      	ldr	r0, [pc, #48]	@ (800fd04 <HAL_ADC_MspInit+0x228>)
 800fcd4:	f7f7 fb0a 	bl	80072ec <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800fcd8:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800fcdc:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800fce0:	f7f5 fcb8 	bl	8005654 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800fce4:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800fce8:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800fcec:	f7f5 fcb2 	bl	8005654 <HAL_SYSCFG_AnalogSwitchConfig>
}
 800fcf0:	bf00      	nop
 800fcf2:	3740      	adds	r7, #64	@ 0x40
 800fcf4:	46bd      	mov	sp, r7
 800fcf6:	bd80      	pop	{r7, pc}
 800fcf8:	40022000 	.word	0x40022000
 800fcfc:	240005e0 	.word	0x240005e0
 800fd00:	58024400 	.word	0x58024400
 800fd04:	58020800 	.word	0x58020800
 800fd08:	58020000 	.word	0x58020000
 800fd0c:	58020400 	.word	0x58020400
 800fd10:	40022100 	.word	0x40022100
 800fd14:	58026000 	.word	0x58026000

0800fd18 <DWT_Delay_Init>:
  * @brief DWT 사이클 카운터 초기화
  * @param None
  * @retval None
  */
void DWT_Delay_Init(void)
{
 800fd18:	b480      	push	{r7}
 800fd1a:	af00      	add	r7, sp, #0
    // CoreDebug DWT 활성화 (TRCENA 비트 설정)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800fd1c:	4b0b      	ldr	r3, [pc, #44]	@ (800fd4c <DWT_Delay_Init+0x34>)
 800fd1e:	68db      	ldr	r3, [r3, #12]
 800fd20:	4a0a      	ldr	r2, [pc, #40]	@ (800fd4c <DWT_Delay_Init+0x34>)
 800fd22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fd26:	60d3      	str	r3, [r2, #12]

#ifdef STM32H7 // STM32H7 시리즈의 경우 DWT 레지스터 잠금 해제 필요
    DWT->LAR = 0xC5ACCE55; // DWT Lock Access Register
 800fd28:	4b09      	ldr	r3, [pc, #36]	@ (800fd50 <DWT_Delay_Init+0x38>)
 800fd2a:	4a0a      	ldr	r2, [pc, #40]	@ (800fd54 <DWT_Delay_Init+0x3c>)
 800fd2c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
#endif

    // DWT 사이클 카운터 활성화 (CYCCNTENA 비트 설정)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800fd30:	4b07      	ldr	r3, [pc, #28]	@ (800fd50 <DWT_Delay_Init+0x38>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	4a06      	ldr	r2, [pc, #24]	@ (800fd50 <DWT_Delay_Init+0x38>)
 800fd36:	f043 0301 	orr.w	r3, r3, #1
 800fd3a:	6013      	str	r3, [r2, #0]

    // 사이클 카운터 리셋
    DWT->CYCCNT = 0;
 800fd3c:	4b04      	ldr	r3, [pc, #16]	@ (800fd50 <DWT_Delay_Init+0x38>)
 800fd3e:	2200      	movs	r2, #0
 800fd40:	605a      	str	r2, [r3, #4]
}
 800fd42:	bf00      	nop
 800fd44:	46bd      	mov	sp, r7
 800fd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4a:	4770      	bx	lr
 800fd4c:	e000edf0 	.word	0xe000edf0
 800fd50:	e0001000 	.word	0xe0001000
 800fd54:	c5acce55 	.word	0xc5acce55

0800fd58 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b08c      	sub	sp, #48	@ 0x30
 800fd5c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fd5e:	f107 031c 	add.w	r3, r7, #28
 800fd62:	2200      	movs	r2, #0
 800fd64:	601a      	str	r2, [r3, #0]
 800fd66:	605a      	str	r2, [r3, #4]
 800fd68:	609a      	str	r2, [r3, #8]
 800fd6a:	60da      	str	r2, [r3, #12]
 800fd6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800fd6e:	4b88      	ldr	r3, [pc, #544]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fd70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fd74:	4a86      	ldr	r2, [pc, #536]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fd76:	f043 0310 	orr.w	r3, r3, #16
 800fd7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fd7e:	4b84      	ldr	r3, [pc, #528]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fd80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fd84:	f003 0310 	and.w	r3, r3, #16
 800fd88:	61bb      	str	r3, [r7, #24]
 800fd8a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800fd8c:	4b80      	ldr	r3, [pc, #512]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fd8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fd92:	4a7f      	ldr	r2, [pc, #508]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fd94:	f043 0304 	orr.w	r3, r3, #4
 800fd98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fd9c:	4b7c      	ldr	r3, [pc, #496]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fd9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fda2:	f003 0304 	and.w	r3, r3, #4
 800fda6:	617b      	str	r3, [r7, #20]
 800fda8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800fdaa:	4b79      	ldr	r3, [pc, #484]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fdb0:	4a77      	ldr	r2, [pc, #476]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fdba:	4b75      	ldr	r3, [pc, #468]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fdc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fdc4:	613b      	str	r3, [r7, #16]
 800fdc6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800fdc8:	4b71      	ldr	r3, [pc, #452]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fdce:	4a70      	ldr	r2, [pc, #448]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdd0:	f043 0301 	orr.w	r3, r3, #1
 800fdd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fdd8:	4b6d      	ldr	r3, [pc, #436]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fdde:	f003 0301 	and.w	r3, r3, #1
 800fde2:	60fb      	str	r3, [r7, #12]
 800fde4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800fde6:	4b6a      	ldr	r3, [pc, #424]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fde8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fdec:	4a68      	ldr	r2, [pc, #416]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdee:	f043 0302 	orr.w	r3, r3, #2
 800fdf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fdf6:	4b66      	ldr	r3, [pc, #408]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fdf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fdfc:	f003 0302 	and.w	r3, r3, #2
 800fe00:	60bb      	str	r3, [r7, #8]
 800fe02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800fe04:	4b62      	ldr	r3, [pc, #392]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fe06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fe0a:	4a61      	ldr	r2, [pc, #388]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fe0c:	f043 0308 	orr.w	r3, r3, #8
 800fe10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fe14:	4b5e      	ldr	r3, [pc, #376]	@ (800ff90 <MX_GPIO_Init+0x238>)
 800fe16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fe1a:	f003 0308 	and.w	r3, r3, #8
 800fe1e:	607b      	str	r3, [r7, #4]
 800fe20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, E3_Pin|IR_R_EN_Pin|LED_R_Pin|IR_L_EN_Pin
 800fe22:	2200      	movs	r2, #0
 800fe24:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 800fe28:	485a      	ldr	r0, [pc, #360]	@ (800ff94 <MX_GPIO_Init+0x23c>)
 800fe2a:	f7f7 fc0f 	bl	800764c <HAL_GPIO_WritePin>
                          |IR_CEN_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_L_Pin|IMU_CS_Pin|MTR_R_CS_Pin|XSHUT_Pin, GPIO_PIN_RESET);
 800fe2e:	2200      	movs	r2, #0
 800fe30:	f241 1124 	movw	r1, #4388	@ 0x1124
 800fe34:	4858      	ldr	r0, [pc, #352]	@ (800ff98 <MX_GPIO_Init+0x240>)
 800fe36:	f7f7 fc09 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 800fe3a:	2201      	movs	r2, #1
 800fe3c:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 800fe40:	4854      	ldr	r0, [pc, #336]	@ (800ff94 <MX_GPIO_Init+0x23c>)
 800fe42:	f7f7 fc03 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MTR_L_DRVOFF_Pin|MTR_L_NSLEEP_Pin|ENC_R_CS_Pin|MTR_L_CS_Pin, GPIO_PIN_RESET);
 800fe46:	2200      	movs	r2, #0
 800fe48:	f240 3141 	movw	r1, #833	@ 0x341
 800fe4c:	4853      	ldr	r0, [pc, #332]	@ (800ff9c <MX_GPIO_Init+0x244>)
 800fe4e:	f7f7 fbfd 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MTR_R_NSLEEP_Pin|MTR_R_DRVOFF_Pin|MTR_INLx_Pin, GPIO_PIN_RESET);
 800fe52:	2200      	movs	r2, #0
 800fe54:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 800fe58:	4851      	ldr	r0, [pc, #324]	@ (800ffa0 <MX_GPIO_Init+0x248>)
 800fe5a:	f7f7 fbf7 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_L_CS_GPIO_Port, ENC_L_CS_Pin, GPIO_PIN_RESET);
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800fe64:	484f      	ldr	r0, [pc, #316]	@ (800ffa4 <MX_GPIO_Init+0x24c>)
 800fe66:	f7f7 fbf1 	bl	800764c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : E3_Pin IR_R_EN_Pin LED_R_Pin IR_L_EN_Pin
                           IR_CEN_EN_Pin */
  GPIO_InitStruct.Pin = E3_Pin|IR_R_EN_Pin|LED_R_Pin|IR_L_EN_Pin
 800fe6a:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 800fe6e:	61fb      	str	r3, [r7, #28]
                          |IR_CEN_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fe70:	2301      	movs	r3, #1
 800fe72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe74:	2300      	movs	r3, #0
 800fe76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fe78:	2300      	movs	r3, #0
 800fe7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800fe7c:	f107 031c 	add.w	r3, r7, #28
 800fe80:	4619      	mov	r1, r3
 800fe82:	4844      	ldr	r0, [pc, #272]	@ (800ff94 <MX_GPIO_Init+0x23c>)
 800fe84:	f7f7 fa32 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 800fe88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fe8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800fe8e:	2300      	movs	r3, #0
 800fe90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800fe92:	2302      	movs	r3, #2
 800fe94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800fe96:	f107 031c 	add.w	r3, r7, #28
 800fe9a:	4619      	mov	r1, r3
 800fe9c:	4841      	ldr	r0, [pc, #260]	@ (800ffa4 <MX_GPIO_Init+0x24c>)
 800fe9e:	f7f7 fa25 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_L_Pin IMU_CS_Pin MTR_R_CS_Pin XSHUT_Pin */
  GPIO_InitStruct.Pin = LED_L_Pin|IMU_CS_Pin|MTR_R_CS_Pin|XSHUT_Pin;
 800fea2:	f241 1324 	movw	r3, #4388	@ 0x1124
 800fea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fea8:	2301      	movs	r3, #1
 800feaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800feac:	2300      	movs	r3, #0
 800feae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800feb0:	2300      	movs	r3, #0
 800feb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800feb4:	f107 031c 	add.w	r3, r7, #28
 800feb8:	4619      	mov	r1, r3
 800feba:	4837      	ldr	r0, [pc, #220]	@ (800ff98 <MX_GPIO_Init+0x240>)
 800febc:	f7f7 fa16 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_WR_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 800fec0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800fec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fec6:	2301      	movs	r3, #1
 800fec8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800feca:	2300      	movs	r3, #0
 800fecc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fece:	2303      	movs	r3, #3
 800fed0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800fed2:	f107 031c 	add.w	r3, r7, #28
 800fed6:	4619      	mov	r1, r3
 800fed8:	482e      	ldr	r0, [pc, #184]	@ (800ff94 <MX_GPIO_Init+0x23c>)
 800feda:	f7f7 fa07 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_L_DRVOFF_Pin MTR_L_NSLEEP_Pin ENC_R_CS_Pin MTR_L_CS_Pin */
  GPIO_InitStruct.Pin = MTR_L_DRVOFF_Pin|MTR_L_NSLEEP_Pin|ENC_R_CS_Pin|MTR_L_CS_Pin;
 800fede:	f240 3341 	movw	r3, #833	@ 0x341
 800fee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fee4:	2301      	movs	r3, #1
 800fee6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fee8:	2300      	movs	r3, #0
 800feea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800feec:	2300      	movs	r3, #0
 800feee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800fef0:	f107 031c 	add.w	r3, r7, #28
 800fef4:	4619      	mov	r1, r3
 800fef6:	4829      	ldr	r0, [pc, #164]	@ (800ff9c <MX_GPIO_Init+0x244>)
 800fef8:	f7f7 f9f8 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_L_NFAULT_Pin SWL_Pin SWR_Pin SWU_Pin
                           SWD_Pin */
  GPIO_InitStruct.Pin = MTR_L_NFAULT_Pin|SWL_Pin|SWR_Pin|SWU_Pin
 800fefc:	f240 433a 	movw	r3, #1082	@ 0x43a
 800ff00:	61fb      	str	r3, [r7, #28]
                          |SWD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ff02:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800ff06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff08:	2300      	movs	r3, #0
 800ff0a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ff0c:	f107 031c 	add.w	r3, r7, #28
 800ff10:	4619      	mov	r1, r3
 800ff12:	4822      	ldr	r0, [pc, #136]	@ (800ff9c <MX_GPIO_Init+0x244>)
 800ff14:	f7f7 f9ea 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : MTR_R_NFAULT_Pin */
  GPIO_InitStruct.Pin = MTR_R_NFAULT_Pin;
 800ff18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ff1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ff1e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800ff22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff24:	2300      	movs	r3, #0
 800ff26:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MTR_R_NFAULT_GPIO_Port, &GPIO_InitStruct);
 800ff28:	f107 031c 	add.w	r3, r7, #28
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	481c      	ldr	r0, [pc, #112]	@ (800ffa0 <MX_GPIO_Init+0x248>)
 800ff30:	f7f7 f9dc 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : MTR_R_NSLEEP_Pin MTR_R_DRVOFF_Pin MTR_INLx_Pin */
  GPIO_InitStruct.Pin = MTR_R_NSLEEP_Pin|MTR_R_DRVOFF_Pin|MTR_INLx_Pin;
 800ff34:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 800ff38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ff42:	2300      	movs	r3, #0
 800ff44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ff46:	f107 031c 	add.w	r3, r7, #28
 800ff4a:	4619      	mov	r1, r3
 800ff4c:	4814      	ldr	r0, [pc, #80]	@ (800ffa0 <MX_GPIO_Init+0x248>)
 800ff4e:	f7f7 f9cd 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_L_CS_Pin */
  GPIO_InitStruct.Pin = ENC_L_CS_Pin;
 800ff52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ff58:	2301      	movs	r3, #1
 800ff5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ff60:	2300      	movs	r3, #0
 800ff62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ENC_L_CS_GPIO_Port, &GPIO_InitStruct);
 800ff64:	f107 031c 	add.w	r3, r7, #28
 800ff68:	4619      	mov	r1, r3
 800ff6a:	480e      	ldr	r0, [pc, #56]	@ (800ffa4 <MX_GPIO_Init+0x24c>)
 800ff6c:	f7f7 f9be 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : SWC_Pin */
  GPIO_InitStruct.Pin = SWC_Pin;
 800ff70:	2301      	movs	r3, #1
 800ff72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ff74:	2300      	movs	r3, #0
 800ff76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff78:	2300      	movs	r3, #0
 800ff7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SWC_GPIO_Port, &GPIO_InitStruct);
 800ff7c:	f107 031c 	add.w	r3, r7, #28
 800ff80:	4619      	mov	r1, r3
 800ff82:	4804      	ldr	r0, [pc, #16]	@ (800ff94 <MX_GPIO_Init+0x23c>)
 800ff84:	f7f7 f9b2 	bl	80072ec <HAL_GPIO_Init>

}
 800ff88:	bf00      	nop
 800ff8a:	3730      	adds	r7, #48	@ 0x30
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	bd80      	pop	{r7, pc}
 800ff90:	58024400 	.word	0x58024400
 800ff94:	58021000 	.word	0x58021000
 800ff98:	58020400 	.word	0x58020400
 800ff9c:	58020c00 	.word	0x58020c00
 800ffa0:	58020000 	.word	0x58020000
 800ffa4:	58020800 	.word	0x58020800

0800ffa8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800ffac:	4b1b      	ldr	r3, [pc, #108]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffae:	4a1c      	ldr	r2, [pc, #112]	@ (8010020 <MX_I2C1_Init+0x78>)
 800ffb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 800ffb2:	4b1a      	ldr	r3, [pc, #104]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffb4:	4a1b      	ldr	r2, [pc, #108]	@ (8010024 <MX_I2C1_Init+0x7c>)
 800ffb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800ffb8:	4b18      	ldr	r3, [pc, #96]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffba:	2200      	movs	r2, #0
 800ffbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ffbe:	4b17      	ldr	r3, [pc, #92]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffc0:	2201      	movs	r2, #1
 800ffc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ffc4:	4b15      	ldr	r3, [pc, #84]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800ffca:	4b14      	ldr	r3, [pc, #80]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffcc:	2200      	movs	r2, #0
 800ffce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800ffd0:	4b12      	ldr	r3, [pc, #72]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ffd6:	4b11      	ldr	r3, [pc, #68]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffd8:	2200      	movs	r2, #0
 800ffda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ffdc:	4b0f      	ldr	r3, [pc, #60]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffde:	2200      	movs	r2, #0
 800ffe0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ffe2:	480e      	ldr	r0, [pc, #56]	@ (801001c <MX_I2C1_Init+0x74>)
 800ffe4:	f7f7 fba8 	bl	8007738 <HAL_I2C_Init>
 800ffe8:	4603      	mov	r3, r0
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d001      	beq.n	800fff2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800ffee:	f000 fdb1 	bl	8010b54 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800fff2:	2100      	movs	r1, #0
 800fff4:	4809      	ldr	r0, [pc, #36]	@ (801001c <MX_I2C1_Init+0x74>)
 800fff6:	f7f8 f92b 	bl	8008250 <HAL_I2CEx_ConfigAnalogFilter>
 800fffa:	4603      	mov	r3, r0
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d001      	beq.n	8010004 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8010000:	f000 fda8 	bl	8010b54 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8010004:	2100      	movs	r1, #0
 8010006:	4805      	ldr	r0, [pc, #20]	@ (801001c <MX_I2C1_Init+0x74>)
 8010008:	f7f8 f96d 	bl	80082e6 <HAL_I2CEx_ConfigDigitalFilter>
 801000c:	4603      	mov	r3, r0
 801000e:	2b00      	cmp	r3, #0
 8010010:	d001      	beq.n	8010016 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8010012:	f000 fd9f 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8010016:	bf00      	nop
 8010018:	bd80      	pop	{r7, pc}
 801001a:	bf00      	nop
 801001c:	240005e4 	.word	0x240005e4
 8010020:	40005400 	.word	0x40005400
 8010024:	307075b1 	.word	0x307075b1

08010028 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8010028:	b580      	push	{r7, lr}
 801002a:	b0ba      	sub	sp, #232	@ 0xe8
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010030:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010034:	2200      	movs	r2, #0
 8010036:	601a      	str	r2, [r3, #0]
 8010038:	605a      	str	r2, [r3, #4]
 801003a:	609a      	str	r2, [r3, #8]
 801003c:	60da      	str	r2, [r3, #12]
 801003e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010040:	f107 0310 	add.w	r3, r7, #16
 8010044:	22c0      	movs	r2, #192	@ 0xc0
 8010046:	2100      	movs	r1, #0
 8010048:	4618      	mov	r0, r3
 801004a:	f003 f806 	bl	801305a <memset>
  if(i2cHandle->Instance==I2C1)
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	4a26      	ldr	r2, [pc, #152]	@ (80100ec <HAL_I2C_MspInit+0xc4>)
 8010054:	4293      	cmp	r3, r2
 8010056:	d145      	bne.n	80100e4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8010058:	f04f 0208 	mov.w	r2, #8
 801005c:	f04f 0300 	mov.w	r3, #0
 8010060:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8010064:	2300      	movs	r3, #0
 8010066:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801006a:	f107 0310 	add.w	r3, r7, #16
 801006e:	4618      	mov	r0, r3
 8010070:	f7f9 fb58 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8010074:	4603      	mov	r3, r0
 8010076:	2b00      	cmp	r3, #0
 8010078:	d001      	beq.n	801007e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 801007a:	f000 fd6b 	bl	8010b54 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801007e:	4b1c      	ldr	r3, [pc, #112]	@ (80100f0 <HAL_I2C_MspInit+0xc8>)
 8010080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010084:	4a1a      	ldr	r2, [pc, #104]	@ (80100f0 <HAL_I2C_MspInit+0xc8>)
 8010086:	f043 0302 	orr.w	r3, r3, #2
 801008a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801008e:	4b18      	ldr	r3, [pc, #96]	@ (80100f0 <HAL_I2C_MspInit+0xc8>)
 8010090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010094:	f003 0302 	and.w	r3, r3, #2
 8010098:	60fb      	str	r3, [r7, #12]
 801009a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 801009c:	23c0      	movs	r3, #192	@ 0xc0
 801009e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80100a2:	2312      	movs	r3, #18
 80100a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80100a8:	2300      	movs	r3, #0
 80100aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80100ae:	2300      	movs	r3, #0
 80100b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80100b4:	2304      	movs	r3, #4
 80100b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80100ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80100be:	4619      	mov	r1, r3
 80100c0:	480c      	ldr	r0, [pc, #48]	@ (80100f4 <HAL_I2C_MspInit+0xcc>)
 80100c2:	f7f7 f913 	bl	80072ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80100c6:	4b0a      	ldr	r3, [pc, #40]	@ (80100f0 <HAL_I2C_MspInit+0xc8>)
 80100c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80100cc:	4a08      	ldr	r2, [pc, #32]	@ (80100f0 <HAL_I2C_MspInit+0xc8>)
 80100ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80100d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80100d6:	4b06      	ldr	r3, [pc, #24]	@ (80100f0 <HAL_I2C_MspInit+0xc8>)
 80100d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80100dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80100e0:	60bb      	str	r3, [r7, #8]
 80100e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80100e4:	bf00      	nop
 80100e6:	37e8      	adds	r7, #232	@ 0xe8
 80100e8:	46bd      	mov	sp, r7
 80100ea:	bd80      	pop	{r7, pc}
 80100ec:	40005400 	.word	0x40005400
 80100f0:	58024400 	.word	0x58024400
 80100f4:	58020400 	.word	0x58020400

080100f8 <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim4;
LPTIM_HandleTypeDef hlptim5;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80100fc:	4b16      	ldr	r3, [pc, #88]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 80100fe:	4a17      	ldr	r2, [pc, #92]	@ (801015c <MX_LPTIM1_Init+0x64>)
 8010100:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8010102:	4b15      	ldr	r3, [pc, #84]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010104:	2200      	movs	r2, #0
 8010106:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8010108:	4b13      	ldr	r3, [pc, #76]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 801010a:	2200      	movs	r2, #0
 801010c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 801010e:	4b12      	ldr	r3, [pc, #72]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010110:	2200      	movs	r2, #0
 8010112:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8010114:	4b10      	ldr	r3, [pc, #64]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010116:	2200      	movs	r2, #0
 8010118:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 801011a:	4b0f      	ldr	r3, [pc, #60]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 801011c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010120:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8010122:	4b0d      	ldr	r3, [pc, #52]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010124:	2200      	movs	r2, #0
 8010126:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8010128:	4b0b      	ldr	r3, [pc, #44]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 801012a:	2200      	movs	r2, #0
 801012c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 801012e:	4b0a      	ldr	r3, [pc, #40]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010130:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8010134:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8010136:	4b08      	ldr	r3, [pc, #32]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010138:	2200      	movs	r2, #0
 801013a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 801013c:	4b06      	ldr	r3, [pc, #24]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 801013e:	2200      	movs	r2, #0
 8010140:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8010142:	4805      	ldr	r0, [pc, #20]	@ (8010158 <MX_LPTIM1_Init+0x60>)
 8010144:	f7f8 f91c 	bl	8008380 <HAL_LPTIM_Init>
 8010148:	4603      	mov	r3, r0
 801014a:	2b00      	cmp	r3, #0
 801014c:	d001      	beq.n	8010152 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 801014e:	f000 fd01 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8010152:	bf00      	nop
 8010154:	bd80      	pop	{r7, pc}
 8010156:	bf00      	nop
 8010158:	24000638 	.word	0x24000638
 801015c:	40002400 	.word	0x40002400

08010160 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 8010160:	b580      	push	{r7, lr}
 8010162:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8010164:	4b16      	ldr	r3, [pc, #88]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 8010166:	4a17      	ldr	r2, [pc, #92]	@ (80101c4 <MX_LPTIM2_Init+0x64>)
 8010168:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 801016a:	4b15      	ldr	r3, [pc, #84]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 801016c:	2200      	movs	r2, #0
 801016e:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8010170:	4b13      	ldr	r3, [pc, #76]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 8010172:	2200      	movs	r2, #0
 8010174:	609a      	str	r2, [r3, #8]
  hlptim2.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8010176:	4b12      	ldr	r3, [pc, #72]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 8010178:	2200      	movs	r2, #0
 801017a:	60da      	str	r2, [r3, #12]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 801017c:	4b10      	ldr	r3, [pc, #64]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 801017e:	2200      	movs	r2, #0
 8010180:	611a      	str	r2, [r3, #16]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8010182:	4b0f      	ldr	r3, [pc, #60]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 8010184:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010188:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801018a:	4b0d      	ldr	r3, [pc, #52]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 801018c:	2200      	movs	r2, #0
 801018e:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8010190:	4b0b      	ldr	r3, [pc, #44]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 8010192:	2200      	movs	r2, #0
 8010194:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8010196:	4b0a      	ldr	r3, [pc, #40]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 8010198:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 801019c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 801019e:	4b08      	ldr	r3, [pc, #32]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 80101a0:	2200      	movs	r2, #0
 80101a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80101a4:	4b06      	ldr	r3, [pc, #24]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 80101a6:	2200      	movs	r2, #0
 80101a8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80101aa:	4805      	ldr	r0, [pc, #20]	@ (80101c0 <MX_LPTIM2_Init+0x60>)
 80101ac:	f7f8 f8e8 	bl	8008380 <HAL_LPTIM_Init>
 80101b0:	4603      	mov	r3, r0
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d001      	beq.n	80101ba <MX_LPTIM2_Init+0x5a>
  {
    Error_Handler();
 80101b6:	f000 fccd 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 80101ba:	bf00      	nop
 80101bc:	bd80      	pop	{r7, pc}
 80101be:	bf00      	nop
 80101c0:	24000670 	.word	0x24000670
 80101c4:	58002400 	.word	0x58002400

080101c8 <MX_LPTIM3_Init>:
/* LPTIM3 init function */
void MX_LPTIM3_Init(void)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM3_Init 0 */

  /* USER CODE BEGIN LPTIM3_Init 1 */

  /* USER CODE END LPTIM3_Init 1 */
  hlptim3.Instance = LPTIM3;
 80101cc:	4b11      	ldr	r3, [pc, #68]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101ce:	4a12      	ldr	r2, [pc, #72]	@ (8010218 <MX_LPTIM3_Init+0x50>)
 80101d0:	601a      	str	r2, [r3, #0]
  hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80101d2:	4b10      	ldr	r3, [pc, #64]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101d4:	2200      	movs	r2, #0
 80101d6:	605a      	str	r2, [r3, #4]
  hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80101d8:	4b0e      	ldr	r3, [pc, #56]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101da:	2200      	movs	r2, #0
 80101dc:	609a      	str	r2, [r3, #8]
  hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80101de:	4b0d      	ldr	r3, [pc, #52]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80101e4:	615a      	str	r2, [r3, #20]
  hlptim3.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80101e6:	4b0b      	ldr	r3, [pc, #44]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101e8:	2200      	movs	r2, #0
 80101ea:	621a      	str	r2, [r3, #32]
  hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80101ec:	4b09      	ldr	r3, [pc, #36]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101ee:	2200      	movs	r2, #0
 80101f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80101f2:	4b08      	ldr	r3, [pc, #32]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101f4:	2200      	movs	r2, #0
 80101f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80101f8:	4b06      	ldr	r3, [pc, #24]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 80101fa:	2200      	movs	r2, #0
 80101fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_LPTIM_Init(&hlptim3) != HAL_OK)
 80101fe:	4805      	ldr	r0, [pc, #20]	@ (8010214 <MX_LPTIM3_Init+0x4c>)
 8010200:	f7f8 f8be 	bl	8008380 <HAL_LPTIM_Init>
 8010204:	4603      	mov	r3, r0
 8010206:	2b00      	cmp	r3, #0
 8010208:	d001      	beq.n	801020e <MX_LPTIM3_Init+0x46>
  {
    Error_Handler();
 801020a:	f000 fca3 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM3_Init 2 */

  /* USER CODE END LPTIM3_Init 2 */

}
 801020e:	bf00      	nop
 8010210:	bd80      	pop	{r7, pc}
 8010212:	bf00      	nop
 8010214:	240006a8 	.word	0x240006a8
 8010218:	58002800 	.word	0x58002800

0801021c <MX_LPTIM4_Init>:
/* LPTIM4 init function */
void MX_LPTIM4_Init(void)
{
 801021c:	b580      	push	{r7, lr}
 801021e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM4_Init 0 */

  /* USER CODE BEGIN LPTIM4_Init 1 */

  /* USER CODE END LPTIM4_Init 1 */
  hlptim4.Instance = LPTIM4;
 8010220:	4b10      	ldr	r3, [pc, #64]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 8010222:	4a11      	ldr	r2, [pc, #68]	@ (8010268 <MX_LPTIM4_Init+0x4c>)
 8010224:	601a      	str	r2, [r3, #0]
  hlptim4.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8010226:	4b0f      	ldr	r3, [pc, #60]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 8010228:	2200      	movs	r2, #0
 801022a:	605a      	str	r2, [r3, #4]
  hlptim4.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 801022c:	4b0d      	ldr	r3, [pc, #52]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 801022e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010232:	609a      	str	r2, [r3, #8]
  hlptim4.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8010234:	4b0b      	ldr	r3, [pc, #44]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 8010236:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801023a:	615a      	str	r2, [r3, #20]
  hlptim4.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801023c:	4b09      	ldr	r3, [pc, #36]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 801023e:	2200      	movs	r2, #0
 8010240:	621a      	str	r2, [r3, #32]
  hlptim4.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8010242:	4b08      	ldr	r3, [pc, #32]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 8010244:	2200      	movs	r2, #0
 8010246:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim4.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8010248:	4b06      	ldr	r3, [pc, #24]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 801024a:	2200      	movs	r2, #0
 801024c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim4) != HAL_OK)
 801024e:	4805      	ldr	r0, [pc, #20]	@ (8010264 <MX_LPTIM4_Init+0x48>)
 8010250:	f7f8 f896 	bl	8008380 <HAL_LPTIM_Init>
 8010254:	4603      	mov	r3, r0
 8010256:	2b00      	cmp	r3, #0
 8010258:	d001      	beq.n	801025e <MX_LPTIM4_Init+0x42>
  {
    Error_Handler();
 801025a:	f000 fc7b 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM4_Init 2 */

  /* USER CODE END LPTIM4_Init 2 */

}
 801025e:	bf00      	nop
 8010260:	bd80      	pop	{r7, pc}
 8010262:	bf00      	nop
 8010264:	240006e0 	.word	0x240006e0
 8010268:	58002c00 	.word	0x58002c00

0801026c <MX_LPTIM5_Init>:
/* LPTIM5 init function */
void MX_LPTIM5_Init(void)
{
 801026c:	b580      	push	{r7, lr}
 801026e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM5_Init 0 */

  /* USER CODE BEGIN LPTIM5_Init 1 */

  /* USER CODE END LPTIM5_Init 1 */
  hlptim5.Instance = LPTIM5;
 8010270:	4b10      	ldr	r3, [pc, #64]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 8010272:	4a11      	ldr	r2, [pc, #68]	@ (80102b8 <MX_LPTIM5_Init+0x4c>)
 8010274:	601a      	str	r2, [r3, #0]
  hlptim5.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8010276:	4b0f      	ldr	r3, [pc, #60]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 8010278:	2200      	movs	r2, #0
 801027a:	605a      	str	r2, [r3, #4]
  hlptim5.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 801027c:	4b0d      	ldr	r3, [pc, #52]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 801027e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010282:	609a      	str	r2, [r3, #8]
  hlptim5.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8010284:	4b0b      	ldr	r3, [pc, #44]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 8010286:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801028a:	615a      	str	r2, [r3, #20]
  hlptim5.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 801028c:	4b09      	ldr	r3, [pc, #36]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 801028e:	2200      	movs	r2, #0
 8010290:	621a      	str	r2, [r3, #32]
  hlptim5.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8010292:	4b08      	ldr	r3, [pc, #32]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 8010294:	2200      	movs	r2, #0
 8010296:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim5.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8010298:	4b06      	ldr	r3, [pc, #24]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 801029a:	2200      	movs	r2, #0
 801029c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim5) != HAL_OK)
 801029e:	4805      	ldr	r0, [pc, #20]	@ (80102b4 <MX_LPTIM5_Init+0x48>)
 80102a0:	f7f8 f86e 	bl	8008380 <HAL_LPTIM_Init>
 80102a4:	4603      	mov	r3, r0
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d001      	beq.n	80102ae <MX_LPTIM5_Init+0x42>
  {
    Error_Handler();
 80102aa:	f000 fc53 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM5_Init 2 */

  /* USER CODE END LPTIM5_Init 2 */

}
 80102ae:	bf00      	nop
 80102b0:	bd80      	pop	{r7, pc}
 80102b2:	bf00      	nop
 80102b4:	24000718 	.word	0x24000718
 80102b8:	58003000 	.word	0x58003000

080102bc <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80102bc:	b580      	push	{r7, lr}
 80102be:	b0c2      	sub	sp, #264	@ 0x108
 80102c0:	af00      	add	r7, sp, #0
 80102c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80102c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80102ca:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80102cc:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80102d0:	2200      	movs	r2, #0
 80102d2:	601a      	str	r2, [r3, #0]
 80102d4:	605a      	str	r2, [r3, #4]
 80102d6:	609a      	str	r2, [r3, #8]
 80102d8:	60da      	str	r2, [r3, #12]
 80102da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80102dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80102e0:	22c0      	movs	r2, #192	@ 0xc0
 80102e2:	2100      	movs	r1, #0
 80102e4:	4618      	mov	r0, r3
 80102e6:	f002 feb8 	bl	801305a <memset>
  if(lptimHandle->Instance==LPTIM1)
 80102ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80102ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	4ac4      	ldr	r2, [pc, #784]	@ (8010608 <HAL_LPTIM_MspInit+0x34c>)
 80102f8:	4293      	cmp	r3, r2
 80102fa:	d16b      	bne.n	80103d4 <HAL_LPTIM_MspInit+0x118>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80102fc:	f04f 0220 	mov.w	r2, #32
 8010300:	f04f 0300 	mov.w	r3, #0
 8010304:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_D2PCLK1;
 8010308:	2300      	movs	r3, #0
 801030a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801030e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010312:	4618      	mov	r0, r3
 8010314:	f7f9 fa06 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8010318:	4603      	mov	r3, r0
 801031a:	2b00      	cmp	r3, #0
 801031c:	d001      	beq.n	8010322 <HAL_LPTIM_MspInit+0x66>
    {
      Error_Handler();
 801031e:	f000 fc19 	bl	8010b54 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8010322:	4bba      	ldr	r3, [pc, #744]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010324:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010328:	4ab8      	ldr	r2, [pc, #736]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801032a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801032e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8010332:	4bb6      	ldr	r3, [pc, #728]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010334:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801033c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801033e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8010340:	4bb2      	ldr	r3, [pc, #712]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010346:	4ab1      	ldr	r2, [pc, #708]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010348:	f043 0308 	orr.w	r3, r3, #8
 801034c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010350:	4bae      	ldr	r3, [pc, #696]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010352:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010356:	f003 0308 	and.w	r3, r3, #8
 801035a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801035c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801035e:	4bab      	ldr	r3, [pc, #684]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010364:	4aa9      	ldr	r2, [pc, #676]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010366:	f043 0310 	orr.w	r3, r3, #16
 801036a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801036e:	4ba7      	ldr	r3, [pc, #668]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010374:	f003 0310 	and.w	r3, r3, #16
 8010378:	627b      	str	r3, [r7, #36]	@ 0x24
 801037a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**LPTIM1 GPIO Configuration
    PD12     ------> LPTIM1_IN1
    PE1     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = ENC_R_IN1_Pin;
 801037c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010380:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010384:	2302      	movs	r3, #2
 8010386:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801038a:	2300      	movs	r3, #0
 801038c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010390:	2300      	movs	r3, #0
 8010392:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8010396:	2301      	movs	r3, #1
 8010398:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_R_IN1_GPIO_Port, &GPIO_InitStruct);
 801039c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80103a0:	4619      	mov	r1, r3
 80103a2:	489b      	ldr	r0, [pc, #620]	@ (8010610 <HAL_LPTIM_MspInit+0x354>)
 80103a4:	f7f6 ffa2 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_R_IN2_Pin;
 80103a8:	2302      	movs	r3, #2
 80103aa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80103ae:	2302      	movs	r3, #2
 80103b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80103b4:	2300      	movs	r3, #0
 80103b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80103ba:	2300      	movs	r3, #0
 80103bc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80103c0:	2301      	movs	r3, #1
 80103c2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_R_IN2_GPIO_Port, &GPIO_InitStruct);
 80103c6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80103ca:	4619      	mov	r1, r3
 80103cc:	4891      	ldr	r0, [pc, #580]	@ (8010614 <HAL_LPTIM_MspInit+0x358>)
 80103ce:	f7f6 ff8d 	bl	80072ec <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
  /* USER CODE BEGIN LPTIM5_MspInit 1 */

  /* USER CODE END LPTIM5_MspInit 1 */
  }
}
 80103d2:	e113      	b.n	80105fc <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM2)
 80103d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80103d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	4a8d      	ldr	r2, [pc, #564]	@ (8010618 <HAL_LPTIM_MspInit+0x35c>)
 80103e2:	4293      	cmp	r3, r2
 80103e4:	d16c      	bne.n	80104c0 <HAL_LPTIM_MspInit+0x204>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 80103e6:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80103ea:	f04f 0300 	mov.w	r3, #0
 80103ee:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_D3PCLK1;
 80103f2:	2300      	movs	r3, #0
 80103f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80103f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80103fc:	4618      	mov	r0, r3
 80103fe:	f7f9 f991 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8010402:	4603      	mov	r3, r0
 8010404:	2b00      	cmp	r3, #0
 8010406:	d001      	beq.n	801040c <HAL_LPTIM_MspInit+0x150>
      Error_Handler();
 8010408:	f000 fba4 	bl	8010b54 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 801040c:	4b7f      	ldr	r3, [pc, #508]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801040e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010412:	4a7e      	ldr	r2, [pc, #504]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010414:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010418:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801041c:	4b7b      	ldr	r3, [pc, #492]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801041e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010426:	623b      	str	r3, [r7, #32]
 8010428:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801042a:	4b78      	ldr	r3, [pc, #480]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801042c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010430:	4a76      	ldr	r2, [pc, #472]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010432:	f043 0302 	orr.w	r3, r3, #2
 8010436:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801043a:	4b74      	ldr	r3, [pc, #464]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801043c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010440:	f003 0302 	and.w	r3, r3, #2
 8010444:	61fb      	str	r3, [r7, #28]
 8010446:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8010448:	4b70      	ldr	r3, [pc, #448]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801044a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801044e:	4a6f      	ldr	r2, [pc, #444]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010450:	f043 0308 	orr.w	r3, r3, #8
 8010454:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010458:	4b6c      	ldr	r3, [pc, #432]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801045a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801045e:	f003 0308 	and.w	r3, r3, #8
 8010462:	61bb      	str	r3, [r7, #24]
 8010464:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC_L_IN1_Pin;
 8010466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801046a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801046e:	2302      	movs	r3, #2
 8010470:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010474:	2300      	movs	r3, #0
 8010476:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801047a:	2300      	movs	r3, #0
 801047c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8010480:	2303      	movs	r3, #3
 8010482:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_L_IN1_GPIO_Port, &GPIO_InitStruct);
 8010486:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801048a:	4619      	mov	r1, r3
 801048c:	4863      	ldr	r0, [pc, #396]	@ (801061c <HAL_LPTIM_MspInit+0x360>)
 801048e:	f7f6 ff2d 	bl	80072ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_L_IN2_Pin;
 8010492:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010496:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801049a:	2302      	movs	r3, #2
 801049c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80104a0:	2300      	movs	r3, #0
 80104a2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80104a6:	2300      	movs	r3, #0
 80104a8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80104ac:	2303      	movs	r3, #3
 80104ae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ENC_L_IN2_GPIO_Port, &GPIO_InitStruct);
 80104b2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80104b6:	4619      	mov	r1, r3
 80104b8:	4855      	ldr	r0, [pc, #340]	@ (8010610 <HAL_LPTIM_MspInit+0x354>)
 80104ba:	f7f6 ff17 	bl	80072ec <HAL_GPIO_Init>
}
 80104be:	e09d      	b.n	80105fc <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM3)
 80104c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80104c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	4a54      	ldr	r2, [pc, #336]	@ (8010620 <HAL_LPTIM_MspInit+0x364>)
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d12b      	bne.n	801052a <HAL_LPTIM_MspInit+0x26e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM3;
 80104d2:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80104d6:	f04f 0300 	mov.w	r3, #0
 80104da:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 80104de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80104e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80104ea:	4618      	mov	r0, r3
 80104ec:	f7f9 f91a 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d001      	beq.n	80104fa <HAL_LPTIM_MspInit+0x23e>
      Error_Handler();
 80104f6:	f000 fb2d 	bl	8010b54 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 80104fa:	4b44      	ldr	r3, [pc, #272]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 80104fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010500:	4a42      	ldr	r2, [pc, #264]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010502:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010506:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801050a:	4b40      	ldr	r3, [pc, #256]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801050c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010514:	617b      	str	r3, [r7, #20]
 8010516:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 8010518:	2200      	movs	r2, #0
 801051a:	2100      	movs	r1, #0
 801051c:	208b      	movs	r0, #139	@ 0x8b
 801051e:	f7f6 fe38 	bl	8007192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 8010522:	208b      	movs	r0, #139	@ 0x8b
 8010524:	f7f6 fe4f 	bl	80071c6 <HAL_NVIC_EnableIRQ>
}
 8010528:	e068      	b.n	80105fc <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM4)
 801052a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801052e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	4a3b      	ldr	r2, [pc, #236]	@ (8010624 <HAL_LPTIM_MspInit+0x368>)
 8010538:	4293      	cmp	r3, r2
 801053a:	d12b      	bne.n	8010594 <HAL_LPTIM_MspInit+0x2d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM4;
 801053c:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8010540:	f04f 0300 	mov.w	r3, #0
 8010544:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 8010548:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801054c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010550:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010554:	4618      	mov	r0, r3
 8010556:	f7f9 f8e5 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 801055a:	4603      	mov	r3, r0
 801055c:	2b00      	cmp	r3, #0
 801055e:	d001      	beq.n	8010564 <HAL_LPTIM_MspInit+0x2a8>
      Error_Handler();
 8010560:	f000 faf8 	bl	8010b54 <Error_Handler>
    __HAL_RCC_LPTIM4_CLK_ENABLE();
 8010564:	4b29      	ldr	r3, [pc, #164]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010566:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801056a:	4a28      	ldr	r2, [pc, #160]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 801056c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8010570:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8010574:	4b25      	ldr	r3, [pc, #148]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 8010576:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801057a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801057e:	613b      	str	r3, [r7, #16]
 8010580:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(LPTIM4_IRQn, 0, 0);
 8010582:	2200      	movs	r2, #0
 8010584:	2100      	movs	r1, #0
 8010586:	208c      	movs	r0, #140	@ 0x8c
 8010588:	f7f6 fe03 	bl	8007192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM4_IRQn);
 801058c:	208c      	movs	r0, #140	@ 0x8c
 801058e:	f7f6 fe1a 	bl	80071c6 <HAL_NVIC_EnableIRQ>
}
 8010592:	e033      	b.n	80105fc <HAL_LPTIM_MspInit+0x340>
  else if(lptimHandle->Instance==LPTIM5)
 8010594:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8010598:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	4a21      	ldr	r2, [pc, #132]	@ (8010628 <HAL_LPTIM_MspInit+0x36c>)
 80105a2:	4293      	cmp	r3, r2
 80105a4:	d12a      	bne.n	80105fc <HAL_LPTIM_MspInit+0x340>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM5;
 80105a6:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80105aa:	f04f 0300 	mov.w	r3, #0
 80105ae:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Lptim345ClockSelection = RCC_LPTIM345CLKSOURCE_LSI;
 80105b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80105b6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80105ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80105be:	4618      	mov	r0, r3
 80105c0:	f7f9 f8b0 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 80105c4:	4603      	mov	r3, r0
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d001      	beq.n	80105ce <HAL_LPTIM_MspInit+0x312>
      Error_Handler();
 80105ca:	f000 fac3 	bl	8010b54 <Error_Handler>
    __HAL_RCC_LPTIM5_CLK_ENABLE();
 80105ce:	4b0f      	ldr	r3, [pc, #60]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 80105d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80105d4:	4a0d      	ldr	r2, [pc, #52]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 80105d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80105da:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80105de:	4b0b      	ldr	r3, [pc, #44]	@ (801060c <HAL_LPTIM_MspInit+0x350>)
 80105e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80105e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80105e8:	60fb      	str	r3, [r7, #12]
 80105ea:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(LPTIM5_IRQn, 0, 0);
 80105ec:	2200      	movs	r2, #0
 80105ee:	2100      	movs	r1, #0
 80105f0:	208d      	movs	r0, #141	@ 0x8d
 80105f2:	f7f6 fdce 	bl	8007192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM5_IRQn);
 80105f6:	208d      	movs	r0, #141	@ 0x8d
 80105f8:	f7f6 fde5 	bl	80071c6 <HAL_NVIC_EnableIRQ>
}
 80105fc:	bf00      	nop
 80105fe:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}
 8010606:	bf00      	nop
 8010608:	40002400 	.word	0x40002400
 801060c:	58024400 	.word	0x58024400
 8010610:	58020c00 	.word	0x58020c00
 8010614:	58021000 	.word	0x58021000
 8010618:	58002400 	.word	0x58002400
 801061c:	58020400 	.word	0x58020400
 8010620:	58002800 	.word	0x58002800
 8010624:	58002c00 	.word	0x58002c00
 8010628:	58003000 	.word	0x58003000

0801062c <MPU_Config>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void MPU_Config(void) {
 801062c:	b580      	push	{r7, lr}
 801062e:	b084      	sub	sp, #16
 8010630:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8010632:	463b      	mov	r3, r7
 8010634:	2200      	movs	r2, #0
 8010636:	601a      	str	r2, [r3, #0]
 8010638:	605a      	str	r2, [r3, #4]
 801063a:	609a      	str	r2, [r3, #8]
 801063c:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 801063e:	f7f6 fddd 	bl	80071fc <HAL_MPU_Disable>

	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8010642:	2301      	movs	r3, #1
 8010644:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8010646:	2300      	movs	r3, #0
 8010648:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 801064a:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 801064e:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 8010650:	231b      	movs	r3, #27
 8010652:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8010654:	2300      	movs	r3, #0
 8010656:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8010658:	2300      	movs	r3, #0
 801065a:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 801065c:	2300      	movs	r3, #0
 801065e:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8010660:	2300      	movs	r3, #0
 8010662:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8010664:	2301      	movs	r3, #1
 8010666:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8010668:	2301      	movs	r3, #1
 801066a:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 801066c:	2300      	movs	r3, #0
 801066e:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8010670:	463b      	mov	r3, r7
 8010672:	4618      	mov	r0, r3
 8010674:	f7f6 fdfa 	bl	800726c <HAL_MPU_ConfigRegion>

	/* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8010678:	2301      	movs	r3, #1
 801067a:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 801067c:	2301      	movs	r3, #1
 801067e:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = QSPI_BASE;
 8010680:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8010684:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8010686:	2316      	movs	r3, #22
 8010688:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 801068a:	2305      	movs	r3, #5
 801068c:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 801068e:	2301      	movs	r3, #1
 8010690:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8010692:	2301      	movs	r3, #1
 8010694:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8010696:	2300      	movs	r3, #0
 8010698:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 801069a:	2300      	movs	r3, #0
 801069c:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 801069e:	2301      	movs	r3, #1
 80106a0:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 80106a2:	2300      	movs	r3, #0
 80106a4:	727b      	strb	r3, [r7, #9]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80106a6:	463b      	mov	r3, r7
 80106a8:	4618      	mov	r0, r3
 80106aa:	f7f6 fddf 	bl	800726c <HAL_MPU_ConfigRegion>

	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80106ae:	2004      	movs	r0, #4
 80106b0:	f7f6 fdbc 	bl	800722c <HAL_MPU_Enable>
}
 80106b4:	bf00      	nop
 80106b6:	3710      	adds	r7, #16
 80106b8:	46bd      	mov	sp, r7
 80106ba:	bd80      	pop	{r7, pc}

080106bc <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void) {
 80106bc:	b480      	push	{r7}
 80106be:	b085      	sub	sp, #20
 80106c0:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80106c2:	4b34      	ldr	r3, [pc, #208]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 80106c4:	695b      	ldr	r3, [r3, #20]
 80106c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d11b      	bne.n	8010706 <CPU_CACHE_Enable+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 80106ce:	f3bf 8f4f 	dsb	sy
}
 80106d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80106d4:	f3bf 8f6f 	isb	sy
}
 80106d8:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80106da:	4b2e      	ldr	r3, [pc, #184]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 80106dc:	2200      	movs	r2, #0
 80106de:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80106e2:	f3bf 8f4f 	dsb	sy
}
 80106e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80106e8:	f3bf 8f6f 	isb	sy
}
 80106ec:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80106ee:	4b29      	ldr	r3, [pc, #164]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 80106f0:	695b      	ldr	r3, [r3, #20]
 80106f2:	4a28      	ldr	r2, [pc, #160]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 80106f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80106f8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80106fa:	f3bf 8f4f 	dsb	sy
}
 80106fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8010700:	f3bf 8f6f 	isb	sy
}
 8010704:	e000      	b.n	8010708 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8010706:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8010708:	4b22      	ldr	r3, [pc, #136]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 801070a:	695b      	ldr	r3, [r3, #20]
 801070c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010710:	2b00      	cmp	r3, #0
 8010712:	d138      	bne.n	8010786 <CPU_CACHE_Enable+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8010714:	4b1f      	ldr	r3, [pc, #124]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 8010716:	2200      	movs	r2, #0
 8010718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 801071c:	f3bf 8f4f 	dsb	sy
}
 8010720:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8010722:	4b1c      	ldr	r3, [pc, #112]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 8010724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010728:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	0b5b      	lsrs	r3, r3, #13
 801072e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8010732:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	08db      	lsrs	r3, r3, #3
 8010738:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801073c:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 801073e:	68bb      	ldr	r3, [r7, #8]
 8010740:	015a      	lsls	r2, r3, #5
 8010742:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8010746:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 801074c:	4911      	ldr	r1, [pc, #68]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 801074e:	4313      	orrs	r3, r2
 8010750:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	1e5a      	subs	r2, r3, #1
 8010758:	607a      	str	r2, [r7, #4]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d1ef      	bne.n	801073e <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	1e5a      	subs	r2, r3, #1
 8010762:	60ba      	str	r2, [r7, #8]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d1e5      	bne.n	8010734 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8010768:	f3bf 8f4f 	dsb	sy
}
 801076c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 801076e:	4b09      	ldr	r3, [pc, #36]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 8010770:	695b      	ldr	r3, [r3, #20]
 8010772:	4a08      	ldr	r2, [pc, #32]	@ (8010794 <CPU_CACHE_Enable+0xd8>)
 8010774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010778:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 801077a:	f3bf 8f4f 	dsb	sy
}
 801077e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8010780:	f3bf 8f6f 	isb	sy
}
 8010784:	e000      	b.n	8010788 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8010786:	bf00      	nop
	/* Enable I-Cache */
	SCB_EnableICache();

	/* Enable D-Cache */
	SCB_EnableDCache();
}
 8010788:	bf00      	nop
 801078a:	3714      	adds	r7, #20
 801078c:	46bd      	mov	sp, r7
 801078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010792:	4770      	bx	lr
 8010794:	e000ed00 	.word	0xe000ed00

08010798 <LED_Blink>:

static void LED_Blink(uint32_t Hdelay, uint32_t Ldelay) {
 8010798:	b580      	push	{r7, lr}
 801079a:	b082      	sub	sp, #8
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
 80107a0:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_SET);
 80107a2:	2201      	movs	r2, #1
 80107a4:	2108      	movs	r1, #8
 80107a6:	480b      	ldr	r0, [pc, #44]	@ (80107d4 <LED_Blink+0x3c>)
 80107a8:	f7f6 ff50 	bl	800764c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	3b01      	subs	r3, #1
 80107b0:	4618      	mov	r0, r3
 80107b2:	f7f4 ff1f 	bl	80055f4 <HAL_Delay>
	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 80107b6:	2200      	movs	r2, #0
 80107b8:	2108      	movs	r1, #8
 80107ba:	4806      	ldr	r0, [pc, #24]	@ (80107d4 <LED_Blink+0x3c>)
 80107bc:	f7f6 ff46 	bl	800764c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 80107c0:	683b      	ldr	r3, [r7, #0]
 80107c2:	3b01      	subs	r3, #1
 80107c4:	4618      	mov	r0, r3
 80107c6:	f7f4 ff15 	bl	80055f4 <HAL_Delay>
}
 80107ca:	bf00      	nop
 80107cc:	3708      	adds	r7, #8
 80107ce:	46bd      	mov	sp, r7
 80107d0:	bd80      	pop	{r7, pc}
 80107d2:	bf00      	nop
 80107d4:	58021000 	.word	0x58021000

080107d8 <VL53L0X_Setup>:

void VL53L0X_Setup(void) {
 80107d8:	b580      	push	{r7, lr}
 80107da:	b084      	sub	sp, #16
 80107dc:	af02      	add	r7, sp, #8
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	// 1. 디바이스 주소 및 통신 설정
	dev.I2cDevAddr = 0x29 << 1; // 기본 I2C 주소 (0x52)
 80107de:	4b1b      	ldr	r3, [pc, #108]	@ (801084c <VL53L0X_Setup+0x74>)
 80107e0:	2252      	movs	r2, #82	@ 0x52
 80107e2:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
	dev.comms_type = 1;         // I2C 통신
 80107e6:	4b19      	ldr	r3, [pc, #100]	@ (801084c <VL53L0X_Setup+0x74>)
 80107e8:	2201      	movs	r2, #1
 80107ea:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
	dev.comms_speed_khz = 400;  // 400kHz
 80107ee:	4b17      	ldr	r3, [pc, #92]	@ (801084c <VL53L0X_Setup+0x74>)
 80107f0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80107f4:	f8a3 2182 	strh.w	r2, [r3, #386]	@ 0x182

	// 2. 초기화 (순서 중요)
	// DataInit -> StaticInit -> SPAD/Ref 보정 -> 모드 설정 -> 측정 시작
	if (VL53L0X_DataInit(&dev) != VL53L0X_ERROR_NONE) {
 80107f8:	4814      	ldr	r0, [pc, #80]	@ (801084c <VL53L0X_Setup+0x74>)
 80107fa:	f7f0 f97b 	bl	8000af4 <VL53L0X_DataInit>
 80107fe:	4603      	mov	r3, r0
 8010800:	2b00      	cmp	r3, #0
 8010802:	d009      	beq.n	8010818 <VL53L0X_Setup+0x40>
		ST7789_DrawUser8x16(0, 48, "DataInit Fail", ST7789_RED, ST7789_BLACK);
 8010804:	2300      	movs	r3, #0
 8010806:	9300      	str	r3, [sp, #0]
 8010808:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 801080c:	4a10      	ldr	r2, [pc, #64]	@ (8010850 <VL53L0X_Setup+0x78>)
 801080e:	2130      	movs	r1, #48	@ 0x30
 8010810:	2000      	movs	r0, #0
 8010812:	f7f0 f8a5 	bl	8000960 <ST7789_DrawUser8x16>
 8010816:	e015      	b.n	8010844 <VL53L0X_Setup+0x6c>
		return;
	}

	VL53L0X_StaticInit(&dev);
 8010818:	480c      	ldr	r0, [pc, #48]	@ (801084c <VL53L0X_Setup+0x74>)
 801081a:	f7f0 faf1 	bl	8000e00 <VL53L0X_StaticInit>

	// 3. 레퍼런스 SPAD 및 온도/전압 보정
	VL53L0X_PerformRefSpadManagement(&dev, &refSpadCount, &isApertureSpads);
 801081e:	1cfa      	adds	r2, r7, #3
 8010820:	1d3b      	adds	r3, r7, #4
 8010822:	4619      	mov	r1, r3
 8010824:	4809      	ldr	r0, [pc, #36]	@ (801084c <VL53L0X_Setup+0x74>)
 8010826:	f7f1 fe99 	bl	800255c <VL53L0X_PerformRefSpadManagement>
	VL53L0X_PerformRefCalibration(&dev, &VhvSettings, &PhaseCal);
 801082a:	1c7a      	adds	r2, r7, #1
 801082c:	1cbb      	adds	r3, r7, #2
 801082e:	4619      	mov	r1, r3
 8010830:	4806      	ldr	r0, [pc, #24]	@ (801084c <VL53L0X_Setup+0x74>)
 8010832:	f7f1 f985 	bl	8001b40 <VL53L0X_PerformRefCalibration>

	// 4. 연속 측정 모드 설정 (Continuous Ranging)
	VL53L0X_SetDeviceMode(&dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8010836:	2101      	movs	r1, #1
 8010838:	4804      	ldr	r0, [pc, #16]	@ (801084c <VL53L0X_Setup+0x74>)
 801083a:	f7f0 fd19 	bl	8001270 <VL53L0X_SetDeviceMode>

	// 5. 측정 시작
	VL53L0X_StartMeasurement(&dev);
 801083e:	4803      	ldr	r0, [pc, #12]	@ (801084c <VL53L0X_Setup+0x74>)
 8010840:	f7f1 fa86 	bl	8001d50 <VL53L0X_StartMeasurement>
}
 8010844:	3708      	adds	r7, #8
 8010846:	46bd      	mov	sp, r7
 8010848:	bd80      	pop	{r7, pc}
 801084a:	bf00      	nop
 801084c:	24000750 	.word	0x24000750
 8010850:	08014fd0 	.word	0x08014fd0

08010854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b088      	sub	sp, #32
 8010858:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

#ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
	MPU_Config();
 801085a:	f7ff fee7 	bl	801062c <MPU_Config>
	CPU_CACHE_Enable();
 801085e:	f7ff ff2d 	bl	80106bc <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8010862:	f7f4 fe35 	bl	80054d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8010866:	f000 f8b3 	bl	80109d0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 801086a:	f000 f941 	bl	8010af0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 801086e:	f7ff fa73 	bl	800fd58 <MX_GPIO_Init>
  MX_RTC_Init();
 8010872:	f000 f979 	bl	8010b68 <MX_RTC_Init>
  MX_SPI4_Init();
 8010876:	f000 fb55 	bl	8010f24 <MX_SPI4_Init>
  MX_TIM1_Init();
 801087a:	f000 fee7 	bl	801164c <MX_TIM1_Init>
  MX_ADC1_Init();
 801087e:	f7fe ffe3 	bl	800f848 <MX_ADC1_Init>
  MX_LPTIM1_Init();
 8010882:	f7ff fc39 	bl	80100f8 <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 8010886:	f7ff fc6b 	bl	8010160 <MX_LPTIM2_Init>
  MX_SPI1_Init();
 801088a:	f000 fa4f 	bl	8010d2c <MX_SPI1_Init>
  MX_SPI2_Init();
 801088e:	f000 fa9d 	bl	8010dcc <MX_SPI2_Init>
  MX_TIM6_Init();
 8010892:	f001 f869 	bl	8011968 <MX_TIM6_Init>
  MX_TIM16_Init();
 8010896:	f001 f977 	bl	8011b88 <MX_TIM16_Init>
  MX_TIM17_Init();
 801089a:	f001 f99d 	bl	8011bd8 <MX_TIM17_Init>
  MX_LPTIM3_Init();
 801089e:	f7ff fc93 	bl	80101c8 <MX_LPTIM3_Init>
  MX_LPTIM4_Init();
 80108a2:	f7ff fcbb 	bl	801021c <MX_LPTIM4_Init>
  MX_TIM7_Init();
 80108a6:	f001 f895 	bl	80119d4 <MX_TIM7_Init>
  MX_LPTIM5_Init();
 80108aa:	f7ff fcdf 	bl	801026c <MX_LPTIM5_Init>
  MX_ADC3_Init();
 80108ae:	f7ff f8af 	bl	800fa10 <MX_ADC3_Init>
  MX_TIM15_Init();
 80108b2:	f001 f8c5 	bl	8011a40 <MX_TIM15_Init>
  MX_ADC2_Init();
 80108b6:	f7ff f843 	bl	800f940 <MX_ADC2_Init>
  MX_TIM3_Init();
 80108ba:	f000 ff75 	bl	80117a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80108be:	f000 ffe3 	bl	8011888 <MX_TIM4_Init>
  MX_USB_OTG_FS_HCD_Init();
 80108c2:	f001 fc6d 	bl	80121a0 <MX_USB_OTG_FS_HCD_Init>
  MX_USART2_UART_Init();
 80108c6:	f001 fbb7 	bl	8012038 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80108ca:	f000 fad5 	bl	8010e78 <MX_SPI3_Init>
  MX_I2C1_Init();
 80108ce:	f7ff fb6b 	bl	800ffa8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	DWT_Delay_Init();
 80108d2:	f7ff fa21 	bl	800fd18 <DWT_Delay_Init>
	ST7789_Init();
 80108d6:	f7ef ffb5 	bl	8000844 <ST7789_Init>

	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80108da:	2104      	movs	r1, #4
 80108dc:	4833      	ldr	r0, [pc, #204]	@ (80109ac <main+0x158>)
 80108de:	f7fd faad 	bl	800de3c <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,300);
 80108e2:	4b32      	ldr	r3, [pc, #200]	@ (80109ac <main+0x158>)
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80108ea:	639a      	str	r2, [r3, #56]	@ 0x38

	ST7789_DrawUser8x16(0, 0, "Hello World", ST7789_WHITE, ST7789_BLACK);
 80108ec:	2300      	movs	r3, #0
 80108ee:	9300      	str	r3, [sp, #0]
 80108f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80108f4:	4a2e      	ldr	r2, [pc, #184]	@ (80109b0 <main+0x15c>)
 80108f6:	2100      	movs	r1, #0
 80108f8:	2000      	movs	r0, #0
 80108fa:	f7f0 f831 	bl	8000960 <ST7789_DrawUser8x16>
	HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_RESET); // 1. 센서 끄기 (Reset)
 80108fe:	2200      	movs	r2, #0
 8010900:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010904:	482b      	ldr	r0, [pc, #172]	@ (80109b4 <main+0x160>)
 8010906:	f7f6 fea1 	bl	800764c <HAL_GPIO_WritePin>
	HAL_Delay(100);                                             // 2. 잠시 대기 (방전)
 801090a:	2064      	movs	r0, #100	@ 0x64
 801090c:	f7f4 fe72 	bl	80055f4 <HAL_Delay>
	HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_SET); // 3. 센서 켜기 (Boot)
 8010910:	2201      	movs	r2, #1
 8010912:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010916:	4827      	ldr	r0, [pc, #156]	@ (80109b4 <main+0x160>)
 8010918:	f7f6 fe98 	bl	800764c <HAL_GPIO_WritePin>
	HAL_Delay(100);                                             // 4. 부팅 대기 (필수)
 801091c:	2064      	movs	r0, #100	@ 0x64
 801091e:	f7f4 fe69 	bl	80055f4 <HAL_Delay>

	HAL_Delay(2000); // 결과 확인할 시간 벌기
 8010922:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8010926:	f7f4 fe65 	bl	80055f4 <HAL_Delay>

	VL53L0X_Setup();
 801092a:	f7ff ff55 	bl	80107d8 <VL53L0X_Setup>

	HAL_GPIO_WritePin(E3_GPIO_Port, E3_Pin, GPIO_PIN_RESET);
 801092e:	2200      	movs	r2, #0
 8010930:	2108      	movs	r1, #8
 8010932:	4821      	ldr	r0, [pc, #132]	@ (80109b8 <main+0x164>)
 8010934:	f7f6 fe8a 	bl	800764c <HAL_GPIO_WritePin>
	ST7789_DrawUser8x16(0, 16, "TOF Running...", ST7789_GREEN, ST7789_BLACK);
 8010938:	2300      	movs	r3, #0
 801093a:	9300      	str	r3, [sp, #0]
 801093c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8010940:	4a1e      	ldr	r2, [pc, #120]	@ (80109bc <main+0x168>)
 8010942:	2110      	movs	r1, #16
 8010944:	2000      	movs	r0, #0
 8010946:	f7f0 f80b 	bl	8000960 <ST7789_DrawUser8x16>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// 1. 데이터 읽기 (이 함수 내부에서 데이터 준비될 때까지 기다리거나 polling 함)
		VL53L0X_GetRangingMeasurementData(&dev, &measureData);
 801094a:	491d      	ldr	r1, [pc, #116]	@ (80109c0 <main+0x16c>)
 801094c:	481d      	ldr	r0, [pc, #116]	@ (80109c4 <main+0x170>)
 801094e:	f7f1 fb01 	bl	8001f54 <VL53L0X_GetRangingMeasurementData>

		// 2. 상태 확인 및 출력 (RangeStatus 0이면 정상)
		if (measureData.RangeStatus == 0) {
 8010952:	4b1b      	ldr	r3, [pc, #108]	@ (80109c0 <main+0x16c>)
 8010954:	7e1b      	ldrb	r3, [r3, #24]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d111      	bne.n	801097e <main+0x12a>
			// 거리값은 measureData.RangeMilliMeter에 들어있음 (단위: mm)
			sprintf(distStr, "Dist: %4d mm", measureData.RangeMilliMeter);
 801095a:	4b19      	ldr	r3, [pc, #100]	@ (80109c0 <main+0x16c>)
 801095c:	891b      	ldrh	r3, [r3, #8]
 801095e:	461a      	mov	r2, r3
 8010960:	1d3b      	adds	r3, r7, #4
 8010962:	4919      	ldr	r1, [pc, #100]	@ (80109c8 <main+0x174>)
 8010964:	4618      	mov	r0, r3
 8010966:	f002 fb13 	bl	8012f90 <siprintf>

			// LCD에 표시 (좌표 0, 32)
			ST7789_DrawUser8x16(0, 32, distStr, ST7789_CYAN, ST7789_BLACK);
 801096a:	1d3a      	adds	r2, r7, #4
 801096c:	2300      	movs	r3, #0
 801096e:	9300      	str	r3, [sp, #0]
 8010970:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8010974:	2120      	movs	r1, #32
 8010976:	2000      	movs	r0, #0
 8010978:	f7ef fff2 	bl	8000960 <ST7789_DrawUser8x16>
 801097c:	e010      	b.n	80109a0 <main+0x14c>
		} else {
			// 에러 상황 (범위 벗어남 등)
			sprintf(distStr, "Err: %d      ", measureData.RangeStatus);
 801097e:	4b10      	ldr	r3, [pc, #64]	@ (80109c0 <main+0x16c>)
 8010980:	7e1b      	ldrb	r3, [r3, #24]
 8010982:	461a      	mov	r2, r3
 8010984:	1d3b      	adds	r3, r7, #4
 8010986:	4911      	ldr	r1, [pc, #68]	@ (80109cc <main+0x178>)
 8010988:	4618      	mov	r0, r3
 801098a:	f002 fb01 	bl	8012f90 <siprintf>
			ST7789_DrawUser8x16(0, 32, distStr, ST7789_RED, ST7789_BLACK);
 801098e:	1d3a      	adds	r2, r7, #4
 8010990:	2300      	movs	r3, #0
 8010992:	9300      	str	r3, [sp, #0]
 8010994:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8010998:	2120      	movs	r1, #32
 801099a:	2000      	movs	r0, #0
 801099c:	f7ef ffe0 	bl	8000960 <ST7789_DrawUser8x16>
		}

		// 3. 인터럽트 플래그 클리어 (연속 모드에서 필수!)
		VL53L0X_ClearInterruptMask(&dev, 0);
 80109a0:	2100      	movs	r1, #0
 80109a2:	4808      	ldr	r0, [pc, #32]	@ (80109c4 <main+0x170>)
 80109a4:	f7f1 fd78 	bl	8002498 <VL53L0X_ClearInterruptMask>
		VL53L0X_GetRangingMeasurementData(&dev, &measureData);
 80109a8:	e7cf      	b.n	801094a <main+0xf6>
 80109aa:	bf00      	nop
 80109ac:	24000b38 	.word	0x24000b38
 80109b0:	08014fe0 	.word	0x08014fe0
 80109b4:	58020400 	.word	0x58020400
 80109b8:	58021000 	.word	0x58021000
 80109bc:	08014fec 	.word	0x08014fec
 80109c0:	240008d4 	.word	0x240008d4
 80109c4:	24000750 	.word	0x24000750
 80109c8:	08014ffc 	.word	0x08014ffc
 80109cc:	0801500c 	.word	0x0801500c

080109d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b09c      	sub	sp, #112	@ 0x70
 80109d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80109d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109da:	224c      	movs	r2, #76	@ 0x4c
 80109dc:	2100      	movs	r1, #0
 80109de:	4618      	mov	r0, r3
 80109e0:	f002 fb3b 	bl	801305a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80109e4:	1d3b      	adds	r3, r7, #4
 80109e6:	2220      	movs	r2, #32
 80109e8:	2100      	movs	r1, #0
 80109ea:	4618      	mov	r0, r3
 80109ec:	f002 fb35 	bl	801305a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80109f0:	2002      	movs	r0, #2
 80109f2:	f7f7 fe67 	bl	80086c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80109f6:	2300      	movs	r3, #0
 80109f8:	603b      	str	r3, [r7, #0]
 80109fa:	4b3a      	ldr	r3, [pc, #232]	@ (8010ae4 <SystemClock_Config+0x114>)
 80109fc:	699b      	ldr	r3, [r3, #24]
 80109fe:	4a39      	ldr	r2, [pc, #228]	@ (8010ae4 <SystemClock_Config+0x114>)
 8010a00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010a04:	6193      	str	r3, [r2, #24]
 8010a06:	4b37      	ldr	r3, [pc, #220]	@ (8010ae4 <SystemClock_Config+0x114>)
 8010a08:	699b      	ldr	r3, [r3, #24]
 8010a0a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010a0e:	603b      	str	r3, [r7, #0]
 8010a10:	4b35      	ldr	r3, [pc, #212]	@ (8010ae8 <SystemClock_Config+0x118>)
 8010a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a14:	4a34      	ldr	r2, [pc, #208]	@ (8010ae8 <SystemClock_Config+0x118>)
 8010a16:	f043 0301 	orr.w	r3, r3, #1
 8010a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010a1c:	4b32      	ldr	r3, [pc, #200]	@ (8010ae8 <SystemClock_Config+0x118>)
 8010a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a20:	f003 0301 	and.w	r3, r3, #1
 8010a24:	603b      	str	r3, [r7, #0]
 8010a26:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8010a28:	bf00      	nop
 8010a2a:	4b2e      	ldr	r3, [pc, #184]	@ (8010ae4 <SystemClock_Config+0x114>)
 8010a2c:	699b      	ldr	r3, [r3, #24]
 8010a2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010a32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a36:	d1f8      	bne.n	8010a2a <SystemClock_Config+0x5a>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8010a38:	f7f7 fe34 	bl	80086a4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8010a3c:	f7f4 fdfe 	bl	800563c <HAL_GetREVID>
 8010a40:	4b2a      	ldr	r3, [pc, #168]	@ (8010aec <SystemClock_Config+0x11c>)
 8010a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010a44:	4a29      	ldr	r2, [pc, #164]	@ (8010aec <SystemClock_Config+0x11c>)
 8010a46:	f023 0318 	bic.w	r3, r3, #24
 8010a4a:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8010a4c:	232f      	movs	r3, #47	@ 0x2f
 8010a4e:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8010a50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8010a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8010a56:	2301      	movs	r3, #1
 8010a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8010a5a:	2301      	movs	r3, #1
 8010a5c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8010a5e:	2340      	movs	r3, #64	@ 0x40
 8010a60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8010a62:	2301      	movs	r3, #1
 8010a64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8010a66:	2301      	movs	r3, #1
 8010a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010a6a:	2302      	movs	r3, #2
 8010a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8010a6e:	2302      	movs	r3, #2
 8010a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8010a72:	2305      	movs	r3, #5
 8010a74:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8010a76:	23c0      	movs	r3, #192	@ 0xc0
 8010a78:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8010a7a:	2302      	movs	r3, #2
 8010a7c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8010a7e:	2305      	movs	r3, #5
 8010a80:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8010a82:	2302      	movs	r3, #2
 8010a84:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8010a86:	2308      	movs	r3, #8
 8010a88:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010a96:	4618      	mov	r0, r3
 8010a98:	f7f7 fe5e 	bl	8008758 <HAL_RCC_OscConfig>
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d001      	beq.n	8010aa6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8010aa2:	f000 f857 	bl	8010b54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010aa6:	233f      	movs	r3, #63	@ 0x3f
 8010aa8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010aaa:	2303      	movs	r3, #3
 8010aac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8010ab2:	2308      	movs	r3, #8
 8010ab4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8010ab6:	2340      	movs	r3, #64	@ 0x40
 8010ab8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8010aba:	2340      	movs	r3, #64	@ 0x40
 8010abc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8010abe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ac2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8010ac4:	2340      	movs	r3, #64	@ 0x40
 8010ac6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8010ac8:	1d3b      	adds	r3, r7, #4
 8010aca:	2104      	movs	r1, #4
 8010acc:	4618      	mov	r0, r3
 8010ace:	f7f8 fa9d 	bl	800900c <HAL_RCC_ClockConfig>
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d001      	beq.n	8010adc <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8010ad8:	f000 f83c 	bl	8010b54 <Error_Handler>
  }
}
 8010adc:	bf00      	nop
 8010ade:	3770      	adds	r7, #112	@ 0x70
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}
 8010ae4:	58024800 	.word	0x58024800
 8010ae8:	58000400 	.word	0x58000400
 8010aec:	58024400 	.word	0x58024400

08010af0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b0b0      	sub	sp, #192	@ 0xc0
 8010af4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010af6:	463b      	mov	r3, r7
 8010af8:	22c0      	movs	r2, #192	@ 0xc0
 8010afa:	2100      	movs	r1, #0
 8010afc:	4618      	mov	r0, r3
 8010afe:	f002 faac 	bl	801305a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_CKPER;
 8010b02:	4a13      	ldr	r2, [pc, #76]	@ (8010b50 <PeriphCommonClock_Config+0x60>)
 8010b04:	f04f 0300 	mov.w	r3, #0
 8010b08:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8010b0c:	2302      	movs	r3, #2
 8010b0e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8010b10:	230c      	movs	r3, #12
 8010b12:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8010b14:	2302      	movs	r3, #2
 8010b16:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8010b18:	2301      	movs	r3, #1
 8010b1a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8010b1c:	2302      	movs	r3, #2
 8010b1e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8010b20:	23c0      	movs	r3, #192	@ 0xc0
 8010b22:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8010b24:	2320      	movs	r3, #32
 8010b26:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8010b28:	2300      	movs	r3, #0
 8010b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	657b      	str	r3, [r7, #84]	@ 0x54
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8010b30:	2300      	movs	r3, #0
 8010b32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010b36:	463b      	mov	r3, r7
 8010b38:	4618      	mov	r0, r3
 8010b3a:	f7f8 fdf3 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8010b3e:	4603      	mov	r3, r0
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d001      	beq.n	8010b48 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8010b44:	f000 f806 	bl	8010b54 <Error_Handler>
  }
}
 8010b48:	bf00      	nop
 8010b4a:	37c0      	adds	r7, #192	@ 0xc0
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}
 8010b50:	80080000 	.word	0x80080000

08010b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		LED_Blink(500, 500);
 8010b58:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8010b5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010b60:	f7ff fe1a 	bl	8010798 <LED_Blink>
 8010b64:	e7f8      	b.n	8010b58 <Error_Handler+0x4>
	...

08010b68 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	b086      	sub	sp, #24
 8010b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8010b6e:	1d3b      	adds	r3, r7, #4
 8010b70:	2200      	movs	r2, #0
 8010b72:	601a      	str	r2, [r3, #0]
 8010b74:	605a      	str	r2, [r3, #4]
 8010b76:	609a      	str	r2, [r3, #8]
 8010b78:	60da      	str	r2, [r3, #12]
 8010b7a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8010b80:	4b4d      	ldr	r3, [pc, #308]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010b82:	4a4e      	ldr	r2, [pc, #312]	@ (8010cbc <MX_RTC_Init+0x154>)
 8010b84:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8010b86:	4b4c      	ldr	r3, [pc, #304]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010b88:	2200      	movs	r2, #0
 8010b8a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8010b8c:	4b4a      	ldr	r3, [pc, #296]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010b8e:	227f      	movs	r2, #127	@ 0x7f
 8010b90:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8010b92:	4b49      	ldr	r3, [pc, #292]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010b94:	22ff      	movs	r2, #255	@ 0xff
 8010b96:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8010b98:	4b47      	ldr	r3, [pc, #284]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8010b9e:	4b46      	ldr	r3, [pc, #280]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8010ba4:	4b44      	ldr	r3, [pc, #272]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8010baa:	4b43      	ldr	r3, [pc, #268]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010bac:	2200      	movs	r2, #0
 8010bae:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8010bb0:	4841      	ldr	r0, [pc, #260]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010bb2:	f7fb fab5 	bl	800c120 <HAL_RTC_Init>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d001      	beq.n	8010bc0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8010bbc:	f7ff ffca 	bl	8010b54 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 8010bc0:	2101      	movs	r1, #1
 8010bc2:	483d      	ldr	r0, [pc, #244]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010bc4:	f7fb fd22 	bl	800c60c <HAL_RTCEx_BKUPRead>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 8010bce:	4293      	cmp	r3, r2
 8010bd0:	d019      	beq.n	8010c06 <MX_RTC_Init+0x9e>
  {
    /* Configure RTC Calendar */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8010bd2:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 8010bd6:	2101      	movs	r1, #1
 8010bd8:	4837      	ldr	r0, [pc, #220]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010bda:	f7fb fcff 	bl	800c5dc <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8010bde:	2312      	movs	r3, #18
 8010be0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8010be2:	2300      	movs	r3, #0
 8010be4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8010be6:	2300      	movs	r3, #0
 8010be8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8010bea:	2300      	movs	r3, #0
 8010bec:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8010bee:	2300      	movs	r3, #0
 8010bf0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8010bf2:	1d3b      	adds	r3, r7, #4
 8010bf4:	2201      	movs	r2, #1
 8010bf6:	4619      	mov	r1, r3
 8010bf8:	482f      	ldr	r0, [pc, #188]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010bfa:	f7fb fb13 	bl	800c224 <HAL_RTC_SetTime>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d043      	beq.n	8010c8c <MX_RTC_Init+0x124>
 8010c04:	e040      	b.n	8010c88 <MX_RTC_Init+0x120>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) != RESET)
 8010c06:	4b2e      	ldr	r3, [pc, #184]	@ (8010cc0 <MX_RTC_Init+0x158>)
 8010c08:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8010c0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d00c      	beq.n	8010c2e <MX_RTC_Init+0xc6>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 8010c14:	2201      	movs	r2, #1
 8010c16:	2108      	movs	r1, #8
 8010c18:	482a      	ldr	r0, [pc, #168]	@ (8010cc4 <MX_RTC_Init+0x15c>)
 8010c1a:	f7f6 fd17 	bl	800764c <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 8010c1e:	2009      	movs	r0, #9
 8010c20:	f7f4 fce8 	bl	80055f4 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 8010c24:	2200      	movs	r2, #0
 8010c26:	2108      	movs	r1, #8
 8010c28:	4826      	ldr	r0, [pc, #152]	@ (8010cc4 <MX_RTC_Init+0x15c>)
 8010c2a:	f7f6 fd0f 	bl	800764c <HAL_GPIO_WritePin>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET)
 8010c2e:	4b24      	ldr	r3, [pc, #144]	@ (8010cc0 <MX_RTC_Init+0x158>)
 8010c30:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8010c34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d01c      	beq.n	8010c76 <MX_RTC_Init+0x10e>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 8010c3c:	2201      	movs	r2, #1
 8010c3e:	2108      	movs	r1, #8
 8010c40:	4820      	ldr	r0, [pc, #128]	@ (8010cc4 <MX_RTC_Init+0x15c>)
 8010c42:	f7f6 fd03 	bl	800764c <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 8010c46:	2009      	movs	r0, #9
 8010c48:	f7f4 fcd4 	bl	80055f4 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	2108      	movs	r1, #8
 8010c50:	481c      	ldr	r0, [pc, #112]	@ (8010cc4 <MX_RTC_Init+0x15c>)
 8010c52:	f7f6 fcfb 	bl	800764c <HAL_GPIO_WritePin>
		 HAL_Delay(100-1);
 8010c56:	2063      	movs	r0, #99	@ 0x63
 8010c58:	f7f4 fccc 	bl	80055f4 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_SET);
 8010c5c:	2201      	movs	r2, #1
 8010c5e:	2108      	movs	r1, #8
 8010c60:	4818      	ldr	r0, [pc, #96]	@ (8010cc4 <MX_RTC_Init+0x15c>)
 8010c62:	f7f6 fcf3 	bl	800764c <HAL_GPIO_WritePin>
		 HAL_Delay(10-1);
 8010c66:	2009      	movs	r0, #9
 8010c68:	f7f4 fcc4 	bl	80055f4 <HAL_Delay>
		 HAL_GPIO_WritePin(E3_GPIO_Port,E3_Pin,GPIO_PIN_RESET);
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	2108      	movs	r1, #8
 8010c70:	4814      	ldr	r0, [pc, #80]	@ (8010cc4 <MX_RTC_Init+0x15c>)
 8010c72:	f7f6 fceb 	bl	800764c <HAL_GPIO_WritePin>
    __HAL_RCC_CLEAR_RESET_FLAGS();
 8010c76:	4b12      	ldr	r3, [pc, #72]	@ (8010cc0 <MX_RTC_Init+0x158>)
 8010c78:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8010c7c:	4a10      	ldr	r2, [pc, #64]	@ (8010cc0 <MX_RTC_Init+0x158>)
 8010c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010c82:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 8010c86:	e014      	b.n	8010cb2 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 8010c88:	f7ff ff64 	bl	8010b54 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8010c8c:	2301      	movs	r3, #1
 8010c8e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 8010c90:	2306      	movs	r3, #6
 8010c92:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8010c94:	2301      	movs	r3, #1
 8010c96:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 8010c98:	2320      	movs	r3, #32
 8010c9a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8010c9c:	463b      	mov	r3, r7
 8010c9e:	2201      	movs	r2, #1
 8010ca0:	4619      	mov	r1, r3
 8010ca2:	4805      	ldr	r0, [pc, #20]	@ (8010cb8 <MX_RTC_Init+0x150>)
 8010ca4:	f7fb fb5c 	bl	800c360 <HAL_RTC_SetDate>
 8010ca8:	4603      	mov	r3, r0
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d001      	beq.n	8010cb2 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 8010cae:	f7ff ff51 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8010cb2:	3718      	adds	r7, #24
 8010cb4:	46bd      	mov	sp, r7
 8010cb6:	bd80      	pop	{r7, pc}
 8010cb8:	240008f0 	.word	0x240008f0
 8010cbc:	58004000 	.word	0x58004000
 8010cc0:	58024400 	.word	0x58024400
 8010cc4:	58021000 	.word	0x58021000

08010cc8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b0b2      	sub	sp, #200	@ 0xc8
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010cd0:	f107 0308 	add.w	r3, r7, #8
 8010cd4:	22c0      	movs	r2, #192	@ 0xc0
 8010cd6:	2100      	movs	r1, #0
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f002 f9be 	bl	801305a <memset>
  if(rtcHandle->Instance==RTC)
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	4a10      	ldr	r2, [pc, #64]	@ (8010d24 <HAL_RTC_MspInit+0x5c>)
 8010ce4:	4293      	cmp	r3, r2
 8010ce6:	d119      	bne.n	8010d1c <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8010ce8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8010cec:	f04f 0300 	mov.w	r3, #0
 8010cf0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8010cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010cf8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010cfc:	f107 0308 	add.w	r3, r7, #8
 8010d00:	4618      	mov	r0, r3
 8010d02:	f7f8 fd0f 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8010d06:	4603      	mov	r3, r0
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d001      	beq.n	8010d10 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8010d0c:	f7ff ff22 	bl	8010b54 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8010d10:	4b05      	ldr	r3, [pc, #20]	@ (8010d28 <HAL_RTC_MspInit+0x60>)
 8010d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010d14:	4a04      	ldr	r2, [pc, #16]	@ (8010d28 <HAL_RTC_MspInit+0x60>)
 8010d16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d1a:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8010d1c:	bf00      	nop
 8010d1e:	37c8      	adds	r7, #200	@ 0xc8
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}
 8010d24:	58004000 	.word	0x58004000
 8010d28:	58024400 	.word	0x58024400

08010d2c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8010d30:	4b24      	ldr	r3, [pc, #144]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d32:	4a25      	ldr	r2, [pc, #148]	@ (8010dc8 <MX_SPI1_Init+0x9c>)
 8010d34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8010d36:	4b23      	ldr	r3, [pc, #140]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d38:	2200      	movs	r2, #0
 8010d3a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8010d3c:	4b21      	ldr	r3, [pc, #132]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d3e:	2200      	movs	r2, #0
 8010d40:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8010d42:	4b20      	ldr	r3, [pc, #128]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d44:	2207      	movs	r2, #7
 8010d46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010d48:	4b1e      	ldr	r3, [pc, #120]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8010d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d50:	2200      	movs	r2, #0
 8010d52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8010d54:	4b1b      	ldr	r3, [pc, #108]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d56:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8010d5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8010d5c:	4b19      	ldr	r3, [pc, #100]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d5e:	2200      	movs	r2, #0
 8010d60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8010d62:	4b18      	ldr	r3, [pc, #96]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d64:	2200      	movs	r2, #0
 8010d66:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010d68:	4b16      	ldr	r3, [pc, #88]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d6a:	2200      	movs	r2, #0
 8010d6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8010d6e:	4b15      	ldr	r3, [pc, #84]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d70:	2200      	movs	r2, #0
 8010d72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8010d74:	4b13      	ldr	r3, [pc, #76]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d76:	2200      	movs	r2, #0
 8010d78:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8010d7a:	4b12      	ldr	r3, [pc, #72]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8010d80:	4b10      	ldr	r3, [pc, #64]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d82:	2200      	movs	r2, #0
 8010d84:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010d86:	4b0f      	ldr	r3, [pc, #60]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d88:	2200      	movs	r2, #0
 8010d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d8e:	2200      	movs	r2, #0
 8010d90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8010d92:	4b0c      	ldr	r3, [pc, #48]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d94:	2200      	movs	r2, #0
 8010d96:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8010d98:	4b0a      	ldr	r3, [pc, #40]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8010d9e:	4b09      	ldr	r3, [pc, #36]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010da0:	2200      	movs	r2, #0
 8010da2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8010da4:	4b07      	ldr	r3, [pc, #28]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010da6:	2200      	movs	r2, #0
 8010da8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8010daa:	4b06      	ldr	r3, [pc, #24]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010dac:	2200      	movs	r2, #0
 8010dae:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8010db0:	4804      	ldr	r0, [pc, #16]	@ (8010dc4 <MX_SPI1_Init+0x98>)
 8010db2:	f7fb fc41 	bl	800c638 <HAL_SPI_Init>
 8010db6:	4603      	mov	r3, r0
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d001      	beq.n	8010dc0 <MX_SPI1_Init+0x94>
  {
    Error_Handler();
 8010dbc:	f7ff feca 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8010dc0:	bf00      	nop
 8010dc2:	bd80      	pop	{r7, pc}
 8010dc4:	24000914 	.word	0x24000914
 8010dc8:	40013000 	.word	0x40013000

08010dcc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8010dcc:	b580      	push	{r7, lr}
 8010dce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8010dd0:	4b27      	ldr	r3, [pc, #156]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010dd2:	4a28      	ldr	r2, [pc, #160]	@ (8010e74 <MX_SPI2_Init+0xa8>)
 8010dd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8010dd6:	4b26      	ldr	r3, [pc, #152]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010dd8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8010ddc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8010dde:	4b24      	ldr	r3, [pc, #144]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010de0:	2200      	movs	r2, #0
 8010de2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8010de4:	4b22      	ldr	r3, [pc, #136]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010de6:	2207      	movs	r2, #7
 8010de8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010dea:	4b21      	ldr	r3, [pc, #132]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010dec:	2200      	movs	r2, #0
 8010dee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8010df0:	4b1f      	ldr	r3, [pc, #124]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010df2:	2200      	movs	r2, #0
 8010df4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8010df6:	4b1e      	ldr	r3, [pc, #120]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010df8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8010dfc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8010dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e00:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8010e04:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8010e06:	4b1a      	ldr	r3, [pc, #104]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e08:	2200      	movs	r2, #0
 8010e0a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8010e0c:	4b18      	ldr	r3, [pc, #96]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e0e:	2200      	movs	r2, #0
 8010e10:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010e12:	4b17      	ldr	r3, [pc, #92]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e14:	2200      	movs	r2, #0
 8010e16:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8010e18:	4b15      	ldr	r3, [pc, #84]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8010e1e:	4b14      	ldr	r3, [pc, #80]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8010e24:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8010e26:	4b12      	ldr	r3, [pc, #72]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e28:	2200      	movs	r2, #0
 8010e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8010e2c:	4b10      	ldr	r3, [pc, #64]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e2e:	2200      	movs	r2, #0
 8010e30:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010e32:	4b0f      	ldr	r3, [pc, #60]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e34:	2200      	movs	r2, #0
 8010e36:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010e38:	4b0d      	ldr	r3, [pc, #52]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e3a:	2200      	movs	r2, #0
 8010e3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8010e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e40:	2200      	movs	r2, #0
 8010e42:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8010e44:	4b0a      	ldr	r3, [pc, #40]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e46:	2200      	movs	r2, #0
 8010e48:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8010e4a:	4b09      	ldr	r3, [pc, #36]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8010e50:	4b07      	ldr	r3, [pc, #28]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e52:	2200      	movs	r2, #0
 8010e54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8010e56:	4b06      	ldr	r3, [pc, #24]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e58:	2200      	movs	r2, #0
 8010e5a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8010e5c:	4804      	ldr	r0, [pc, #16]	@ (8010e70 <MX_SPI2_Init+0xa4>)
 8010e5e:	f7fb fbeb 	bl	800c638 <HAL_SPI_Init>
 8010e62:	4603      	mov	r3, r0
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d001      	beq.n	8010e6c <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8010e68:	f7ff fe74 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8010e6c:	bf00      	nop
 8010e6e:	bd80      	pop	{r7, pc}
 8010e70:	2400099c 	.word	0x2400099c
 8010e74:	40003800 	.word	0x40003800

08010e78 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8010e7c:	4b27      	ldr	r3, [pc, #156]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010e7e:	4a28      	ldr	r2, [pc, #160]	@ (8010f20 <MX_SPI3_Init+0xa8>)
 8010e80:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8010e82:	4b26      	ldr	r3, [pc, #152]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010e84:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8010e88:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8010e8a:	4b24      	ldr	r3, [pc, #144]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010e8c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8010e90:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8010e92:	4b22      	ldr	r3, [pc, #136]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010e94:	2203      	movs	r2, #3
 8010e96:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010e98:	4b20      	ldr	r3, [pc, #128]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010e9a:	2200      	movs	r2, #0
 8010e9c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8010e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ea0:	2200      	movs	r2, #0
 8010ea2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8010ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ea6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8010eaa:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8010eac:	4b1b      	ldr	r3, [pc, #108]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010eae:	2200      	movs	r2, #0
 8010eb0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8010eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8010eb8:	4b18      	ldr	r3, [pc, #96]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010eba:	2200      	movs	r2, #0
 8010ebc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010ebe:	4b17      	ldr	r3, [pc, #92]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8010ec4:	4b15      	ldr	r3, [pc, #84]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8010eca:	4b14      	ldr	r3, [pc, #80]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ecc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8010ed0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8010ed2:	4b12      	ldr	r3, [pc, #72]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8010ed8:	4b10      	ldr	r3, [pc, #64]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010eda:	2200      	movs	r2, #0
 8010edc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010ede:	4b0f      	ldr	r3, [pc, #60]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8010eea:	4b0c      	ldr	r3, [pc, #48]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010eec:	2200      	movs	r2, #0
 8010eee:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8010ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8010ef6:	4b09      	ldr	r3, [pc, #36]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010ef8:	2200      	movs	r2, #0
 8010efa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8010efc:	4b07      	ldr	r3, [pc, #28]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010efe:	2200      	movs	r2, #0
 8010f00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8010f02:	4b06      	ldr	r3, [pc, #24]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010f04:	2200      	movs	r2, #0
 8010f06:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8010f08:	4804      	ldr	r0, [pc, #16]	@ (8010f1c <MX_SPI3_Init+0xa4>)
 8010f0a:	f7fb fb95 	bl	800c638 <HAL_SPI_Init>
 8010f0e:	4603      	mov	r3, r0
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d001      	beq.n	8010f18 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8010f14:	f7ff fe1e 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8010f18:	bf00      	nop
 8010f1a:	bd80      	pop	{r7, pc}
 8010f1c:	24000a24 	.word	0x24000a24
 8010f20:	40003c00 	.word	0x40003c00

08010f24 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8010f24:	b580      	push	{r7, lr}
 8010f26:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8010f28:	4b28      	ldr	r3, [pc, #160]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f2a:	4a29      	ldr	r2, [pc, #164]	@ (8010fd0 <MX_SPI4_Init+0xac>)
 8010f2c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8010f2e:	4b27      	ldr	r3, [pc, #156]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f30:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8010f34:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8010f36:	4b25      	ldr	r3, [pc, #148]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f38:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8010f3c:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8010f3e:	4b23      	ldr	r3, [pc, #140]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f40:	2207      	movs	r2, #7
 8010f42:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010f44:	4b21      	ldr	r3, [pc, #132]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f46:	2200      	movs	r2, #0
 8010f48:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8010f4a:	4b20      	ldr	r3, [pc, #128]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8010f50:	4b1e      	ldr	r3, [pc, #120]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f52:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8010f56:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8010f58:	4b1c      	ldr	r3, [pc, #112]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f5a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8010f5e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8010f60:	4b1a      	ldr	r3, [pc, #104]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f62:	2200      	movs	r2, #0
 8010f64:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8010f66:	4b19      	ldr	r3, [pc, #100]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f68:	2200      	movs	r2, #0
 8010f6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010f6c:	4b17      	ldr	r3, [pc, #92]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f6e:	2200      	movs	r2, #0
 8010f70:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8010f72:	4b16      	ldr	r3, [pc, #88]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f74:	2200      	movs	r2, #0
 8010f76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8010f78:	4b14      	ldr	r3, [pc, #80]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8010f7e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8010f80:	4b12      	ldr	r3, [pc, #72]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f82:	2200      	movs	r2, #0
 8010f84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8010f86:	4b11      	ldr	r3, [pc, #68]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f88:	2200      	movs	r2, #0
 8010f8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f8e:	2200      	movs	r2, #0
 8010f90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8010f92:	4b0e      	ldr	r3, [pc, #56]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f94:	2200      	movs	r2, #0
 8010f96:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8010f98:	4b0c      	ldr	r3, [pc, #48]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8010f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8010fa4:	4b09      	ldr	r3, [pc, #36]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010fa6:	2200      	movs	r2, #0
 8010fa8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8010faa:	4b08      	ldr	r3, [pc, #32]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010fac:	2200      	movs	r2, #0
 8010fae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8010fb0:	4b06      	ldr	r3, [pc, #24]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8010fb6:	4805      	ldr	r0, [pc, #20]	@ (8010fcc <MX_SPI4_Init+0xa8>)
 8010fb8:	f7fb fb3e 	bl	800c638 <HAL_SPI_Init>
 8010fbc:	4603      	mov	r3, r0
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d001      	beq.n	8010fc6 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8010fc2:	f7ff fdc7 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8010fc6:	bf00      	nop
 8010fc8:	bd80      	pop	{r7, pc}
 8010fca:	bf00      	nop
 8010fcc:	24000aac 	.word	0x24000aac
 8010fd0:	40013400 	.word	0x40013400

08010fd4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b0c2      	sub	sp, #264	@ 0x108
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8010fde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8010fe2:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010fe4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8010fe8:	2200      	movs	r2, #0
 8010fea:	601a      	str	r2, [r3, #0]
 8010fec:	605a      	str	r2, [r3, #4]
 8010fee:	609a      	str	r2, [r3, #8]
 8010ff0:	60da      	str	r2, [r3, #12]
 8010ff2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010ff4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010ff8:	22c0      	movs	r2, #192	@ 0xc0
 8010ffa:	2100      	movs	r1, #0
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	f002 f82c 	bl	801305a <memset>
  if(spiHandle->Instance==SPI1)
 8011002:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011006:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	4ab4      	ldr	r2, [pc, #720]	@ (80112e0 <HAL_SPI_MspInit+0x30c>)
 8011010:	4293      	cmp	r3, r2
 8011012:	d16b      	bne.n	80110ec <HAL_SPI_MspInit+0x118>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8011014:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011018:	f04f 0300 	mov.w	r3, #0
 801101c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8011020:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011024:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011028:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801102c:	4618      	mov	r0, r3
 801102e:	f7f8 fb79 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8011032:	4603      	mov	r3, r0
 8011034:	2b00      	cmp	r3, #0
 8011036:	d001      	beq.n	801103c <HAL_SPI_MspInit+0x68>
    {
      Error_Handler();
 8011038:	f7ff fd8c 	bl	8010b54 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 801103c:	4ba9      	ldr	r3, [pc, #676]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801103e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011042:	4aa8      	ldr	r2, [pc, #672]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011044:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011048:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801104c:	4ba5      	ldr	r3, [pc, #660]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801104e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011052:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011056:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOD_CLK_ENABLE();
 801105a:	4ba2      	ldr	r3, [pc, #648]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801105c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011060:	4aa0      	ldr	r2, [pc, #640]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011062:	f043 0308 	orr.w	r3, r3, #8
 8011066:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801106a:	4b9e      	ldr	r3, [pc, #632]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801106c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011070:	f003 0308 	and.w	r3, r3, #8
 8011074:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011078:	4b9a      	ldr	r3, [pc, #616]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801107a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801107e:	4a99      	ldr	r2, [pc, #612]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011080:	f043 0302 	orr.w	r3, r3, #2
 8011084:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011088:	4b96      	ldr	r3, [pc, #600]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801108a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801108e:	f003 0302 	and.w	r3, r3, #2
 8011092:	627b      	str	r3, [r7, #36]	@ 0x24
 8011094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = MTR_MOSI_Pin;
 8011096:	2380      	movs	r3, #128	@ 0x80
 8011098:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801109c:	2302      	movs	r3, #2
 801109e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80110a2:	2300      	movs	r3, #0
 80110a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80110a8:	2300      	movs	r3, #0
 80110aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80110ae:	2305      	movs	r3, #5
 80110b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MOSI_GPIO_Port, &GPIO_InitStruct);
 80110b4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80110b8:	4619      	mov	r1, r3
 80110ba:	488b      	ldr	r0, [pc, #556]	@ (80112e8 <HAL_SPI_MspInit+0x314>)
 80110bc:	f7f6 f916 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MTR_SCK_Pin|MTR_MISO_Pin;
 80110c0:	2318      	movs	r3, #24
 80110c2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80110c6:	2302      	movs	r3, #2
 80110c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80110cc:	2300      	movs	r3, #0
 80110ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80110d2:	2300      	movs	r3, #0
 80110d4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80110d8:	2305      	movs	r3, #5
 80110da:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80110de:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80110e2:	4619      	mov	r1, r3
 80110e4:	4881      	ldr	r0, [pc, #516]	@ (80112ec <HAL_SPI_MspInit+0x318>)
 80110e6:	f7f6 f901 	bl	80072ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80110ea:	e0f3      	b.n	80112d4 <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI2)
 80110ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80110f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	4a7d      	ldr	r2, [pc, #500]	@ (80112f0 <HAL_SPI_MspInit+0x31c>)
 80110fa:	4293      	cmp	r3, r2
 80110fc:	d148      	bne.n	8011190 <HAL_SPI_MspInit+0x1bc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80110fe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011102:	f04f 0300 	mov.w	r3, #0
 8011106:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 801110a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801110e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011112:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011116:	4618      	mov	r0, r3
 8011118:	f7f8 fb04 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 801111c:	4603      	mov	r3, r0
 801111e:	2b00      	cmp	r3, #0
 8011120:	d001      	beq.n	8011126 <HAL_SPI_MspInit+0x152>
      Error_Handler();
 8011122:	f7ff fd17 	bl	8010b54 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8011126:	4b6f      	ldr	r3, [pc, #444]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011128:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801112c:	4a6d      	ldr	r2, [pc, #436]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801112e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011132:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8011136:	4b6b      	ldr	r3, [pc, #428]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011138:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801113c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011140:	623b      	str	r3, [r7, #32]
 8011142:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011144:	4b67      	ldr	r3, [pc, #412]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801114a:	4a66      	ldr	r2, [pc, #408]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801114c:	f043 0302 	orr.w	r3, r3, #2
 8011150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011154:	4b63      	ldr	r3, [pc, #396]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801115a:	f003 0302 	and.w	r3, r3, #2
 801115e:	61fb      	str	r3, [r7, #28]
 8011160:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8011162:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8011166:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801116a:	2302      	movs	r3, #2
 801116c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011170:	2300      	movs	r3, #0
 8011172:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011176:	2300      	movs	r3, #0
 8011178:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 801117c:	2305      	movs	r3, #5
 801117e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011182:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8011186:	4619      	mov	r1, r3
 8011188:	4858      	ldr	r0, [pc, #352]	@ (80112ec <HAL_SPI_MspInit+0x318>)
 801118a:	f7f6 f8af 	bl	80072ec <HAL_GPIO_Init>
}
 801118e:	e0a1      	b.n	80112d4 <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI3)
 8011190:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011194:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	4a55      	ldr	r2, [pc, #340]	@ (80112f4 <HAL_SPI_MspInit+0x320>)
 801119e:	4293      	cmp	r3, r2
 80111a0:	d148      	bne.n	8011234 <HAL_SPI_MspInit+0x260>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80111a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80111a6:	f04f 0300 	mov.w	r3, #0
 80111aa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 80111ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80111b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80111b6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80111ba:	4618      	mov	r0, r3
 80111bc:	f7f8 fab2 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 80111c0:	4603      	mov	r3, r0
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d001      	beq.n	80111ca <HAL_SPI_MspInit+0x1f6>
      Error_Handler();
 80111c6:	f7ff fcc5 	bl	8010b54 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80111ca:	4b46      	ldr	r3, [pc, #280]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 80111cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80111d0:	4a44      	ldr	r2, [pc, #272]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 80111d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80111da:	4b42      	ldr	r3, [pc, #264]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 80111dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80111e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80111e4:	61bb      	str	r3, [r7, #24]
 80111e6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80111e8:	4b3e      	ldr	r3, [pc, #248]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 80111ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80111ee:	4a3d      	ldr	r2, [pc, #244]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 80111f0:	f043 0304 	orr.w	r3, r3, #4
 80111f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80111f8:	4b3a      	ldr	r3, [pc, #232]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 80111fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80111fe:	f003 0304 	and.w	r3, r3, #4
 8011202:	617b      	str	r3, [r7, #20]
 8011204:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC_SCK_Pin|ENC_MISO_Pin;
 8011206:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 801120a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801120e:	2302      	movs	r3, #2
 8011210:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011214:	2300      	movs	r3, #0
 8011216:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801121a:	2300      	movs	r3, #0
 801121c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8011220:	2306      	movs	r3, #6
 8011222:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011226:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 801122a:	4619      	mov	r1, r3
 801122c:	4832      	ldr	r0, [pc, #200]	@ (80112f8 <HAL_SPI_MspInit+0x324>)
 801122e:	f7f6 f85d 	bl	80072ec <HAL_GPIO_Init>
}
 8011232:	e04f      	b.n	80112d4 <HAL_SPI_MspInit+0x300>
  else if(spiHandle->Instance==SPI4)
 8011234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011238:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	4a2e      	ldr	r2, [pc, #184]	@ (80112fc <HAL_SPI_MspInit+0x328>)
 8011242:	4293      	cmp	r3, r2
 8011244:	d146      	bne.n	80112d4 <HAL_SPI_MspInit+0x300>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8011246:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801124a:	f04f 0300 	mov.w	r3, #0
 801124e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8011252:	2300      	movs	r3, #0
 8011254:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011258:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801125c:	4618      	mov	r0, r3
 801125e:	f7f8 fa61 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8011262:	4603      	mov	r3, r0
 8011264:	2b00      	cmp	r3, #0
 8011266:	d001      	beq.n	801126c <HAL_SPI_MspInit+0x298>
      Error_Handler();
 8011268:	f7ff fc74 	bl	8010b54 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 801126c:	4b1d      	ldr	r3, [pc, #116]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801126e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011272:	4a1c      	ldr	r2, [pc, #112]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011274:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8011278:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801127c:	4b19      	ldr	r3, [pc, #100]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801127e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011282:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011286:	613b      	str	r3, [r7, #16]
 8011288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801128a:	4b16      	ldr	r3, [pc, #88]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801128c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011290:	4a14      	ldr	r2, [pc, #80]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 8011292:	f043 0310 	orr.w	r3, r3, #16
 8011296:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801129a:	4b12      	ldr	r3, [pc, #72]	@ (80112e4 <HAL_SPI_MspInit+0x310>)
 801129c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80112a0:	f003 0310 	and.w	r3, r3, #16
 80112a4:	60fb      	str	r3, [r7, #12]
 80112a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80112a8:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80112ac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80112b0:	2302      	movs	r3, #2
 80112b2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80112b6:	2300      	movs	r3, #0
 80112b8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80112bc:	2302      	movs	r3, #2
 80112be:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80112c2:	2305      	movs	r3, #5
 80112c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80112c8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80112cc:	4619      	mov	r1, r3
 80112ce:	480c      	ldr	r0, [pc, #48]	@ (8011300 <HAL_SPI_MspInit+0x32c>)
 80112d0:	f7f6 f80c 	bl	80072ec <HAL_GPIO_Init>
}
 80112d4:	bf00      	nop
 80112d6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	bf00      	nop
 80112e0:	40013000 	.word	0x40013000
 80112e4:	58024400 	.word	0x58024400
 80112e8:	58020c00 	.word	0x58020c00
 80112ec:	58020400 	.word	0x58020400
 80112f0:	40003800 	.word	0x40003800
 80112f4:	40003c00 	.word	0x40003c00
 80112f8:	58020800 	.word	0x58020800
 80112fc:	40013400 	.word	0x40013400
 8011300:	58021000 	.word	0x58021000

08011304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8011304:	b480      	push	{r7}
 8011306:	b083      	sub	sp, #12
 8011308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801130a:	4b0a      	ldr	r3, [pc, #40]	@ (8011334 <HAL_MspInit+0x30>)
 801130c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011310:	4a08      	ldr	r2, [pc, #32]	@ (8011334 <HAL_MspInit+0x30>)
 8011312:	f043 0302 	orr.w	r3, r3, #2
 8011316:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801131a:	4b06      	ldr	r3, [pc, #24]	@ (8011334 <HAL_MspInit+0x30>)
 801131c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011320:	f003 0302 	and.w	r3, r3, #2
 8011324:	607b      	str	r3, [r7, #4]
 8011326:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8011328:	bf00      	nop
 801132a:	370c      	adds	r7, #12
 801132c:	46bd      	mov	sp, r7
 801132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011332:	4770      	bx	lr
 8011334:	58024400 	.word	0x58024400

08011338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8011338:	b480      	push	{r7}
 801133a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 801133c:	bf00      	nop
 801133e:	46bd      	mov	sp, r7
 8011340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011344:	4770      	bx	lr

08011346 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8011346:	b480      	push	{r7}
 8011348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801134a:	bf00      	nop
 801134c:	e7fd      	b.n	801134a <HardFault_Handler+0x4>

0801134e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 801134e:	b480      	push	{r7}
 8011350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8011352:	bf00      	nop
 8011354:	e7fd      	b.n	8011352 <MemManage_Handler+0x4>

08011356 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8011356:	b480      	push	{r7}
 8011358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801135a:	bf00      	nop
 801135c:	e7fd      	b.n	801135a <BusFault_Handler+0x4>

0801135e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 801135e:	b480      	push	{r7}
 8011360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8011362:	bf00      	nop
 8011364:	e7fd      	b.n	8011362 <UsageFault_Handler+0x4>

08011366 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8011366:	b480      	push	{r7}
 8011368:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801136a:	bf00      	nop
 801136c:	46bd      	mov	sp, r7
 801136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011372:	4770      	bx	lr

08011374 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8011374:	b480      	push	{r7}
 8011376:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8011378:	bf00      	nop
 801137a:	46bd      	mov	sp, r7
 801137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011380:	4770      	bx	lr

08011382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8011382:	b480      	push	{r7}
 8011384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8011386:	bf00      	nop
 8011388:	46bd      	mov	sp, r7
 801138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801138e:	4770      	bx	lr

08011390 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8011394:	f7f4 f90e 	bl	80055b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8011398:	bf00      	nop
 801139a:	bd80      	pop	{r7, pc}

0801139c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 801139c:	b580      	push	{r7, lr}
 801139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	TIM6_Sensor_IRQ();
 80113a0:	f001 f814 	bl	80123cc <TIM6_Sensor_IRQ>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80113a4:	4802      	ldr	r0, [pc, #8]	@ (80113b0 <TIM6_DAC_IRQHandler+0x14>)
 80113a6:	f7fb fdf0 	bl	800cf8a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80113aa:	bf00      	nop
 80113ac:	bd80      	pop	{r7, pc}
 80113ae:	bf00      	nop
 80113b0:	24000c1c 	.word	0x24000c1c

080113b4 <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */
  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 80113b8:	4803      	ldr	r0, [pc, #12]	@ (80113c8 <LPTIM3_IRQHandler+0x14>)
 80113ba:	f7f7 f891 	bl	80084e0 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */
  Battery_LPTIM3_IRQ();
 80113be:	f000 ffd7 	bl	8012370 <Battery_LPTIM3_IRQ>


  /* USER CODE END LPTIM3_IRQn 1 */
}
 80113c2:	bf00      	nop
 80113c4:	bd80      	pop	{r7, pc}
 80113c6:	bf00      	nop
 80113c8:	240006a8 	.word	0x240006a8

080113cc <LPTIM4_IRQHandler>:

/**
  * @brief This function handles LPTIM4 global interrupt.
  */
void LPTIM4_IRQHandler(void)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM4_IRQn 0 */

  /* USER CODE END LPTIM4_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim4);
 80113d0:	4803      	ldr	r0, [pc, #12]	@ (80113e0 <LPTIM4_IRQHandler+0x14>)
 80113d2:	f7f7 f885 	bl	80084e0 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM4_IRQn 1 */
  Motor_LPTIM4_IRQ();
 80113d6:	f000 ffa1 	bl	801231c <Motor_LPTIM4_IRQ>
  /* USER CODE END LPTIM4_IRQn 1 */
}
 80113da:	bf00      	nop
 80113dc:	bd80      	pop	{r7, pc}
 80113de:	bf00      	nop
 80113e0:	240006e0 	.word	0x240006e0

080113e4 <LPTIM5_IRQHandler>:

/**
  * @brief This function handles LPTIM5 global interrupt.
  */
void LPTIM5_IRQHandler(void)
{
 80113e4:	b580      	push	{r7, lr}
 80113e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM5_IRQn 0 */

  /* USER CODE END LPTIM5_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim5);
 80113e8:	4803      	ldr	r0, [pc, #12]	@ (80113f8 <LPTIM5_IRQHandler+0x14>)
 80113ea:	f7f7 f879 	bl	80084e0 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM5_IRQn 1 */
  Drive_LPTIM5_IRQ();
 80113ee:	f000 ff8e 	bl	801230e <Drive_LPTIM5_IRQ>
  /* USER CODE END LPTIM5_IRQn 1 */
}
 80113f2:	bf00      	nop
 80113f4:	bd80      	pop	{r7, pc}
 80113f6:	bf00      	nop
 80113f8:	24000718 	.word	0x24000718

080113fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80113fc:	b480      	push	{r7}
 80113fe:	af00      	add	r7, sp, #0
  return 1;
 8011400:	2301      	movs	r3, #1
}
 8011402:	4618      	mov	r0, r3
 8011404:	46bd      	mov	sp, r7
 8011406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140a:	4770      	bx	lr

0801140c <_kill>:

int _kill(int pid, int sig)
{
 801140c:	b580      	push	{r7, lr}
 801140e:	b082      	sub	sp, #8
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
 8011414:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8011416:	f001 fe83 	bl	8013120 <__errno>
 801141a:	4603      	mov	r3, r0
 801141c:	2216      	movs	r2, #22
 801141e:	601a      	str	r2, [r3, #0]
  return -1;
 8011420:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011424:	4618      	mov	r0, r3
 8011426:	3708      	adds	r7, #8
 8011428:	46bd      	mov	sp, r7
 801142a:	bd80      	pop	{r7, pc}

0801142c <_exit>:

void _exit (int status)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b082      	sub	sp, #8
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8011434:	f04f 31ff 	mov.w	r1, #4294967295
 8011438:	6878      	ldr	r0, [r7, #4]
 801143a:	f7ff ffe7 	bl	801140c <_kill>
  while (1) {}    /* Make sure we hang here */
 801143e:	bf00      	nop
 8011440:	e7fd      	b.n	801143e <_exit+0x12>

08011442 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8011442:	b580      	push	{r7, lr}
 8011444:	b086      	sub	sp, #24
 8011446:	af00      	add	r7, sp, #0
 8011448:	60f8      	str	r0, [r7, #12]
 801144a:	60b9      	str	r1, [r7, #8]
 801144c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 801144e:	2300      	movs	r3, #0
 8011450:	617b      	str	r3, [r7, #20]
 8011452:	e00a      	b.n	801146a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8011454:	f3af 8000 	nop.w
 8011458:	4601      	mov	r1, r0
 801145a:	68bb      	ldr	r3, [r7, #8]
 801145c:	1c5a      	adds	r2, r3, #1
 801145e:	60ba      	str	r2, [r7, #8]
 8011460:	b2ca      	uxtb	r2, r1
 8011462:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011464:	697b      	ldr	r3, [r7, #20]
 8011466:	3301      	adds	r3, #1
 8011468:	617b      	str	r3, [r7, #20]
 801146a:	697a      	ldr	r2, [r7, #20]
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	429a      	cmp	r2, r3
 8011470:	dbf0      	blt.n	8011454 <_read+0x12>
  }

  return len;
 8011472:	687b      	ldr	r3, [r7, #4]
}
 8011474:	4618      	mov	r0, r3
 8011476:	3718      	adds	r7, #24
 8011478:	46bd      	mov	sp, r7
 801147a:	bd80      	pop	{r7, pc}

0801147c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 801147c:	b580      	push	{r7, lr}
 801147e:	b086      	sub	sp, #24
 8011480:	af00      	add	r7, sp, #0
 8011482:	60f8      	str	r0, [r7, #12]
 8011484:	60b9      	str	r1, [r7, #8]
 8011486:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011488:	2300      	movs	r3, #0
 801148a:	617b      	str	r3, [r7, #20]
 801148c:	e009      	b.n	80114a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 801148e:	68bb      	ldr	r3, [r7, #8]
 8011490:	1c5a      	adds	r2, r3, #1
 8011492:	60ba      	str	r2, [r7, #8]
 8011494:	781b      	ldrb	r3, [r3, #0]
 8011496:	4618      	mov	r0, r3
 8011498:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 801149c:	697b      	ldr	r3, [r7, #20]
 801149e:	3301      	adds	r3, #1
 80114a0:	617b      	str	r3, [r7, #20]
 80114a2:	697a      	ldr	r2, [r7, #20]
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	429a      	cmp	r2, r3
 80114a8:	dbf1      	blt.n	801148e <_write+0x12>
  }
  return len;
 80114aa:	687b      	ldr	r3, [r7, #4]
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3718      	adds	r7, #24
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <_close>:

int _close(int file)
{
 80114b4:	b480      	push	{r7}
 80114b6:	b083      	sub	sp, #12
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80114bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80114c0:	4618      	mov	r0, r3
 80114c2:	370c      	adds	r7, #12
 80114c4:	46bd      	mov	sp, r7
 80114c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ca:	4770      	bx	lr

080114cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80114cc:	b480      	push	{r7}
 80114ce:	b083      	sub	sp, #12
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	6078      	str	r0, [r7, #4]
 80114d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80114d6:	683b      	ldr	r3, [r7, #0]
 80114d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80114dc:	605a      	str	r2, [r3, #4]
  return 0;
 80114de:	2300      	movs	r3, #0
}
 80114e0:	4618      	mov	r0, r3
 80114e2:	370c      	adds	r7, #12
 80114e4:	46bd      	mov	sp, r7
 80114e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ea:	4770      	bx	lr

080114ec <_isatty>:

int _isatty(int file)
{
 80114ec:	b480      	push	{r7}
 80114ee:	b083      	sub	sp, #12
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80114f4:	2301      	movs	r3, #1
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	370c      	adds	r7, #12
 80114fa:	46bd      	mov	sp, r7
 80114fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011500:	4770      	bx	lr

08011502 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8011502:	b480      	push	{r7}
 8011504:	b085      	sub	sp, #20
 8011506:	af00      	add	r7, sp, #0
 8011508:	60f8      	str	r0, [r7, #12]
 801150a:	60b9      	str	r1, [r7, #8]
 801150c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 801150e:	2300      	movs	r3, #0
}
 8011510:	4618      	mov	r0, r3
 8011512:	3714      	adds	r7, #20
 8011514:	46bd      	mov	sp, r7
 8011516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151a:	4770      	bx	lr

0801151c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 801151c:	b580      	push	{r7, lr}
 801151e:	b086      	sub	sp, #24
 8011520:	af00      	add	r7, sp, #0
 8011522:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8011524:	4a14      	ldr	r2, [pc, #80]	@ (8011578 <_sbrk+0x5c>)
 8011526:	4b15      	ldr	r3, [pc, #84]	@ (801157c <_sbrk+0x60>)
 8011528:	1ad3      	subs	r3, r2, r3
 801152a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 801152c:	697b      	ldr	r3, [r7, #20]
 801152e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8011530:	4b13      	ldr	r3, [pc, #76]	@ (8011580 <_sbrk+0x64>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d102      	bne.n	801153e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8011538:	4b11      	ldr	r3, [pc, #68]	@ (8011580 <_sbrk+0x64>)
 801153a:	4a12      	ldr	r2, [pc, #72]	@ (8011584 <_sbrk+0x68>)
 801153c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 801153e:	4b10      	ldr	r3, [pc, #64]	@ (8011580 <_sbrk+0x64>)
 8011540:	681a      	ldr	r2, [r3, #0]
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	4413      	add	r3, r2
 8011546:	693a      	ldr	r2, [r7, #16]
 8011548:	429a      	cmp	r2, r3
 801154a:	d207      	bcs.n	801155c <_sbrk+0x40>
  {
    errno = ENOMEM;
 801154c:	f001 fde8 	bl	8013120 <__errno>
 8011550:	4603      	mov	r3, r0
 8011552:	220c      	movs	r2, #12
 8011554:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8011556:	f04f 33ff 	mov.w	r3, #4294967295
 801155a:	e009      	b.n	8011570 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 801155c:	4b08      	ldr	r3, [pc, #32]	@ (8011580 <_sbrk+0x64>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8011562:	4b07      	ldr	r3, [pc, #28]	@ (8011580 <_sbrk+0x64>)
 8011564:	681a      	ldr	r2, [r3, #0]
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	4413      	add	r3, r2
 801156a:	4a05      	ldr	r2, [pc, #20]	@ (8011580 <_sbrk+0x64>)
 801156c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801156e:	68fb      	ldr	r3, [r7, #12]
}
 8011570:	4618      	mov	r0, r3
 8011572:	3718      	adds	r7, #24
 8011574:	46bd      	mov	sp, r7
 8011576:	bd80      	pop	{r7, pc}
 8011578:	24080000 	.word	0x24080000
 801157c:	00000400 	.word	0x00000400
 8011580:	24000b34 	.word	0x24000b34
 8011584:	24001368 	.word	0x24001368

08011588 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8011588:	b480      	push	{r7}
 801158a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 801158c:	4b29      	ldr	r3, [pc, #164]	@ (8011634 <SystemInit+0xac>)
 801158e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011592:	4a28      	ldr	r2, [pc, #160]	@ (8011634 <SystemInit+0xac>)
 8011594:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011598:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 801159c:	4b26      	ldr	r3, [pc, #152]	@ (8011638 <SystemInit+0xb0>)
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	4a25      	ldr	r2, [pc, #148]	@ (8011638 <SystemInit+0xb0>)
 80115a2:	f043 0301 	orr.w	r3, r3, #1
 80115a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80115a8:	4b23      	ldr	r3, [pc, #140]	@ (8011638 <SystemInit+0xb0>)
 80115aa:	2200      	movs	r2, #0
 80115ac:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80115ae:	4b22      	ldr	r3, [pc, #136]	@ (8011638 <SystemInit+0xb0>)
 80115b0:	681a      	ldr	r2, [r3, #0]
 80115b2:	4921      	ldr	r1, [pc, #132]	@ (8011638 <SystemInit+0xb0>)
 80115b4:	4b21      	ldr	r3, [pc, #132]	@ (801163c <SystemInit+0xb4>)
 80115b6:	4013      	ands	r3, r2
 80115b8:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80115ba:	4b1f      	ldr	r3, [pc, #124]	@ (8011638 <SystemInit+0xb0>)
 80115bc:	2200      	movs	r2, #0
 80115be:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80115c0:	4b1d      	ldr	r3, [pc, #116]	@ (8011638 <SystemInit+0xb0>)
 80115c2:	2200      	movs	r2, #0
 80115c4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80115c6:	4b1c      	ldr	r3, [pc, #112]	@ (8011638 <SystemInit+0xb0>)
 80115c8:	2200      	movs	r2, #0
 80115ca:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80115cc:	4b1a      	ldr	r3, [pc, #104]	@ (8011638 <SystemInit+0xb0>)
 80115ce:	2200      	movs	r2, #0
 80115d0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80115d2:	4b19      	ldr	r3, [pc, #100]	@ (8011638 <SystemInit+0xb0>)
 80115d4:	2200      	movs	r2, #0
 80115d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80115d8:	4b17      	ldr	r3, [pc, #92]	@ (8011638 <SystemInit+0xb0>)
 80115da:	2200      	movs	r2, #0
 80115dc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80115de:	4b16      	ldr	r3, [pc, #88]	@ (8011638 <SystemInit+0xb0>)
 80115e0:	2200      	movs	r2, #0
 80115e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80115e4:	4b14      	ldr	r3, [pc, #80]	@ (8011638 <SystemInit+0xb0>)
 80115e6:	2200      	movs	r2, #0
 80115e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80115ea:	4b13      	ldr	r3, [pc, #76]	@ (8011638 <SystemInit+0xb0>)
 80115ec:	2200      	movs	r2, #0
 80115ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 80115f0:	4b11      	ldr	r3, [pc, #68]	@ (8011638 <SystemInit+0xb0>)
 80115f2:	2200      	movs	r2, #0
 80115f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80115f6:	4b10      	ldr	r3, [pc, #64]	@ (8011638 <SystemInit+0xb0>)
 80115f8:	2200      	movs	r2, #0
 80115fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80115fc:	4b0e      	ldr	r3, [pc, #56]	@ (8011638 <SystemInit+0xb0>)
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	4a0d      	ldr	r2, [pc, #52]	@ (8011638 <SystemInit+0xb0>)
 8011602:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8011606:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8011608:	4b0b      	ldr	r3, [pc, #44]	@ (8011638 <SystemInit+0xb0>)
 801160a:	2200      	movs	r2, #0
 801160c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 801160e:	4b0c      	ldr	r3, [pc, #48]	@ (8011640 <SystemInit+0xb8>)
 8011610:	681a      	ldr	r2, [r3, #0]
 8011612:	4b0c      	ldr	r3, [pc, #48]	@ (8011644 <SystemInit+0xbc>)
 8011614:	4013      	ands	r3, r2
 8011616:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801161a:	d202      	bcs.n	8011622 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 801161c:	4b0a      	ldr	r3, [pc, #40]	@ (8011648 <SystemInit+0xc0>)
 801161e:	2201      	movs	r2, #1
 8011620:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8011622:	4b04      	ldr	r3, [pc, #16]	@ (8011634 <SystemInit+0xac>)
 8011624:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8011628:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 801162a:	bf00      	nop
 801162c:	46bd      	mov	sp, r7
 801162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011632:	4770      	bx	lr
 8011634:	e000ed00 	.word	0xe000ed00
 8011638:	58024400 	.word	0x58024400
 801163c:	eaf6ed7f 	.word	0xeaf6ed7f
 8011640:	5c001000 	.word	0x5c001000
 8011644:	ffff0000 	.word	0xffff0000
 8011648:	51008108 	.word	0x51008108

0801164c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 801164c:	b580      	push	{r7, lr}
 801164e:	b09a      	sub	sp, #104	@ 0x68
 8011650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8011652:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8011656:	2200      	movs	r2, #0
 8011658:	601a      	str	r2, [r3, #0]
 801165a:	605a      	str	r2, [r3, #4]
 801165c:	609a      	str	r2, [r3, #8]
 801165e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8011660:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8011664:	2200      	movs	r2, #0
 8011666:	601a      	str	r2, [r3, #0]
 8011668:	605a      	str	r2, [r3, #4]
 801166a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801166c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011670:	2200      	movs	r2, #0
 8011672:	601a      	str	r2, [r3, #0]
 8011674:	605a      	str	r2, [r3, #4]
 8011676:	609a      	str	r2, [r3, #8]
 8011678:	60da      	str	r2, [r3, #12]
 801167a:	611a      	str	r2, [r3, #16]
 801167c:	615a      	str	r2, [r3, #20]
 801167e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8011680:	1d3b      	adds	r3, r7, #4
 8011682:	222c      	movs	r2, #44	@ 0x2c
 8011684:	2100      	movs	r1, #0
 8011686:	4618      	mov	r0, r3
 8011688:	f001 fce7 	bl	801305a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 801168c:	4b44      	ldr	r3, [pc, #272]	@ (80117a0 <MX_TIM1_Init+0x154>)
 801168e:	4a45      	ldr	r2, [pc, #276]	@ (80117a4 <MX_TIM1_Init+0x158>)
 8011690:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 8011692:	4b43      	ldr	r3, [pc, #268]	@ (80117a0 <MX_TIM1_Init+0x154>)
 8011694:	220b      	movs	r2, #11
 8011696:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011698:	4b41      	ldr	r3, [pc, #260]	@ (80117a0 <MX_TIM1_Init+0x154>)
 801169a:	2200      	movs	r2, #0
 801169c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 801169e:	4b40      	ldr	r3, [pc, #256]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80116a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80116a6:	4b3e      	ldr	r3, [pc, #248]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116a8:	2200      	movs	r2, #0
 80116aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80116ac:	4b3c      	ldr	r3, [pc, #240]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116ae:	2200      	movs	r2, #0
 80116b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80116b2:	4b3b      	ldr	r3, [pc, #236]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116b4:	2280      	movs	r2, #128	@ 0x80
 80116b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80116b8:	4839      	ldr	r0, [pc, #228]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116ba:	f7fb fbb8 	bl	800ce2e <HAL_TIM_Base_Init>
 80116be:	4603      	mov	r3, r0
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d001      	beq.n	80116c8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80116c4:	f7ff fa46 	bl	8010b54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80116c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80116cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80116ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80116d2:	4619      	mov	r1, r3
 80116d4:	4832      	ldr	r0, [pc, #200]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116d6:	f7fb fe73 	bl	800d3c0 <HAL_TIM_ConfigClockSource>
 80116da:	4603      	mov	r3, r0
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d001      	beq.n	80116e4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80116e0:	f7ff fa38 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80116e4:	482e      	ldr	r0, [pc, #184]	@ (80117a0 <MX_TIM1_Init+0x154>)
 80116e6:	f7fb fbf9 	bl	800cedc <HAL_TIM_PWM_Init>
 80116ea:	4603      	mov	r3, r0
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d001      	beq.n	80116f4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80116f0:	f7ff fa30 	bl	8010b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80116f4:	2300      	movs	r3, #0
 80116f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80116f8:	2300      	movs	r3, #0
 80116fa:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80116fc:	2300      	movs	r3, #0
 80116fe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8011700:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8011704:	4619      	mov	r1, r3
 8011706:	4826      	ldr	r0, [pc, #152]	@ (80117a0 <MX_TIM1_Init+0x154>)
 8011708:	f7fc fc5a 	bl	800dfc0 <HAL_TIMEx_MasterConfigSynchronization>
 801170c:	4603      	mov	r3, r0
 801170e:	2b00      	cmp	r3, #0
 8011710:	d001      	beq.n	8011716 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8011712:	f7ff fa1f 	bl	8010b54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8011716:	2370      	movs	r3, #112	@ 0x70
 8011718:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 801171a:	2300      	movs	r3, #0
 801171c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801171e:	2300      	movs	r3, #0
 8011720:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8011722:	2300      	movs	r3, #0
 8011724:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011726:	2300      	movs	r3, #0
 8011728:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 801172a:	2300      	movs	r3, #0
 801172c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801172e:	2300      	movs	r3, #0
 8011730:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8011732:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011736:	2204      	movs	r2, #4
 8011738:	4619      	mov	r1, r3
 801173a:	4819      	ldr	r0, [pc, #100]	@ (80117a0 <MX_TIM1_Init+0x154>)
 801173c:	f7fb fd2c 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011740:	4603      	mov	r3, r0
 8011742:	2b00      	cmp	r3, #0
 8011744:	d001      	beq.n	801174a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8011746:	f7ff fa05 	bl	8010b54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 801174a:	2300      	movs	r3, #0
 801174c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 801174e:	2300      	movs	r3, #0
 8011750:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8011752:	2300      	movs	r3, #0
 8011754:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8011756:	2300      	movs	r3, #0
 8011758:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 801175a:	2300      	movs	r3, #0
 801175c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 801175e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011762:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8011764:	2300      	movs	r3, #0
 8011766:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8011768:	2300      	movs	r3, #0
 801176a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 801176c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011770:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8011772:	2300      	movs	r3, #0
 8011774:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8011776:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801177a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 801177c:	1d3b      	adds	r3, r7, #4
 801177e:	4619      	mov	r1, r3
 8011780:	4807      	ldr	r0, [pc, #28]	@ (80117a0 <MX_TIM1_Init+0x154>)
 8011782:	f7fc fcab 	bl	800e0dc <HAL_TIMEx_ConfigBreakDeadTime>
 8011786:	4603      	mov	r3, r0
 8011788:	2b00      	cmp	r3, #0
 801178a:	d001      	beq.n	8011790 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 801178c:	f7ff f9e2 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8011790:	4803      	ldr	r0, [pc, #12]	@ (80117a0 <MX_TIM1_Init+0x154>)
 8011792:	f000 fb71 	bl	8011e78 <HAL_TIM_MspPostInit>

}
 8011796:	bf00      	nop
 8011798:	3768      	adds	r7, #104	@ 0x68
 801179a:	46bd      	mov	sp, r7
 801179c:	bd80      	pop	{r7, pc}
 801179e:	bf00      	nop
 80117a0:	24000b38 	.word	0x24000b38
 80117a4:	40010000 	.word	0x40010000

080117a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b08a      	sub	sp, #40	@ 0x28
 80117ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80117ae:	f107 031c 	add.w	r3, r7, #28
 80117b2:	2200      	movs	r2, #0
 80117b4:	601a      	str	r2, [r3, #0]
 80117b6:	605a      	str	r2, [r3, #4]
 80117b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80117ba:	463b      	mov	r3, r7
 80117bc:	2200      	movs	r2, #0
 80117be:	601a      	str	r2, [r3, #0]
 80117c0:	605a      	str	r2, [r3, #4]
 80117c2:	609a      	str	r2, [r3, #8]
 80117c4:	60da      	str	r2, [r3, #12]
 80117c6:	611a      	str	r2, [r3, #16]
 80117c8:	615a      	str	r2, [r3, #20]
 80117ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80117cc:	4b2c      	ldr	r3, [pc, #176]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117ce:	4a2d      	ldr	r2, [pc, #180]	@ (8011884 <MX_TIM3_Init+0xdc>)
 80117d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80117d2:	4b2b      	ldr	r3, [pc, #172]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117d4:	2200      	movs	r2, #0
 80117d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80117d8:	4b29      	ldr	r3, [pc, #164]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117da:	2200      	movs	r2, #0
 80117dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80117de:	4b28      	ldr	r3, [pc, #160]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80117e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80117e6:	4b26      	ldr	r3, [pc, #152]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117e8:	2200      	movs	r2, #0
 80117ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80117ec:	4b24      	ldr	r3, [pc, #144]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117ee:	2200      	movs	r2, #0
 80117f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80117f2:	4823      	ldr	r0, [pc, #140]	@ (8011880 <MX_TIM3_Init+0xd8>)
 80117f4:	f7fb fb72 	bl	800cedc <HAL_TIM_PWM_Init>
 80117f8:	4603      	mov	r3, r0
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d001      	beq.n	8011802 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80117fe:	f7ff f9a9 	bl	8010b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011802:	2300      	movs	r3, #0
 8011804:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011806:	2300      	movs	r3, #0
 8011808:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 801180a:	f107 031c 	add.w	r3, r7, #28
 801180e:	4619      	mov	r1, r3
 8011810:	481b      	ldr	r0, [pc, #108]	@ (8011880 <MX_TIM3_Init+0xd8>)
 8011812:	f7fc fbd5 	bl	800dfc0 <HAL_TIMEx_MasterConfigSynchronization>
 8011816:	4603      	mov	r3, r0
 8011818:	2b00      	cmp	r3, #0
 801181a:	d001      	beq.n	8011820 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 801181c:	f7ff f99a 	bl	8010b54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011820:	2360      	movs	r3, #96	@ 0x60
 8011822:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8011824:	2300      	movs	r3, #0
 8011826:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011828:	2300      	movs	r3, #0
 801182a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801182c:	2300      	movs	r3, #0
 801182e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8011830:	463b      	mov	r3, r7
 8011832:	2200      	movs	r2, #0
 8011834:	4619      	mov	r1, r3
 8011836:	4812      	ldr	r0, [pc, #72]	@ (8011880 <MX_TIM3_Init+0xd8>)
 8011838:	f7fb fcae 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 801183c:	4603      	mov	r3, r0
 801183e:	2b00      	cmp	r3, #0
 8011840:	d001      	beq.n	8011846 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8011842:	f7ff f987 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8011846:	463b      	mov	r3, r7
 8011848:	2204      	movs	r2, #4
 801184a:	4619      	mov	r1, r3
 801184c:	480c      	ldr	r0, [pc, #48]	@ (8011880 <MX_TIM3_Init+0xd8>)
 801184e:	f7fb fca3 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011852:	4603      	mov	r3, r0
 8011854:	2b00      	cmp	r3, #0
 8011856:	d001      	beq.n	801185c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8011858:	f7ff f97c 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 801185c:	463b      	mov	r3, r7
 801185e:	2208      	movs	r2, #8
 8011860:	4619      	mov	r1, r3
 8011862:	4807      	ldr	r0, [pc, #28]	@ (8011880 <MX_TIM3_Init+0xd8>)
 8011864:	f7fb fc98 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011868:	4603      	mov	r3, r0
 801186a:	2b00      	cmp	r3, #0
 801186c:	d001      	beq.n	8011872 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 801186e:	f7ff f971 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8011872:	4803      	ldr	r0, [pc, #12]	@ (8011880 <MX_TIM3_Init+0xd8>)
 8011874:	f000 fb00 	bl	8011e78 <HAL_TIM_MspPostInit>

}
 8011878:	bf00      	nop
 801187a:	3728      	adds	r7, #40	@ 0x28
 801187c:	46bd      	mov	sp, r7
 801187e:	bd80      	pop	{r7, pc}
 8011880:	24000b84 	.word	0x24000b84
 8011884:	40000400 	.word	0x40000400

08011888 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8011888:	b580      	push	{r7, lr}
 801188a:	b08a      	sub	sp, #40	@ 0x28
 801188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801188e:	f107 031c 	add.w	r3, r7, #28
 8011892:	2200      	movs	r2, #0
 8011894:	601a      	str	r2, [r3, #0]
 8011896:	605a      	str	r2, [r3, #4]
 8011898:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801189a:	463b      	mov	r3, r7
 801189c:	2200      	movs	r2, #0
 801189e:	601a      	str	r2, [r3, #0]
 80118a0:	605a      	str	r2, [r3, #4]
 80118a2:	609a      	str	r2, [r3, #8]
 80118a4:	60da      	str	r2, [r3, #12]
 80118a6:	611a      	str	r2, [r3, #16]
 80118a8:	615a      	str	r2, [r3, #20]
 80118aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80118ac:	4b2c      	ldr	r3, [pc, #176]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118ae:	4a2d      	ldr	r2, [pc, #180]	@ (8011964 <MX_TIM4_Init+0xdc>)
 80118b0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80118b2:	4b2b      	ldr	r3, [pc, #172]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118b4:	2200      	movs	r2, #0
 80118b6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80118b8:	4b29      	ldr	r3, [pc, #164]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118ba:	2200      	movs	r2, #0
 80118bc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80118be:	4b28      	ldr	r3, [pc, #160]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80118c4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80118c6:	4b26      	ldr	r3, [pc, #152]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118c8:	2200      	movs	r2, #0
 80118ca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80118cc:	4b24      	ldr	r3, [pc, #144]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118ce:	2200      	movs	r2, #0
 80118d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80118d2:	4823      	ldr	r0, [pc, #140]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118d4:	f7fb fb02 	bl	800cedc <HAL_TIM_PWM_Init>
 80118d8:	4603      	mov	r3, r0
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d001      	beq.n	80118e2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80118de:	f7ff f939 	bl	8010b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80118e2:	2300      	movs	r3, #0
 80118e4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80118e6:	2300      	movs	r3, #0
 80118e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80118ea:	f107 031c 	add.w	r3, r7, #28
 80118ee:	4619      	mov	r1, r3
 80118f0:	481b      	ldr	r0, [pc, #108]	@ (8011960 <MX_TIM4_Init+0xd8>)
 80118f2:	f7fc fb65 	bl	800dfc0 <HAL_TIMEx_MasterConfigSynchronization>
 80118f6:	4603      	mov	r3, r0
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d001      	beq.n	8011900 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80118fc:	f7ff f92a 	bl	8010b54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011900:	2360      	movs	r3, #96	@ 0x60
 8011902:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8011904:	2300      	movs	r3, #0
 8011906:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011908:	2300      	movs	r3, #0
 801190a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801190c:	2300      	movs	r3, #0
 801190e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8011910:	463b      	mov	r3, r7
 8011912:	2204      	movs	r2, #4
 8011914:	4619      	mov	r1, r3
 8011916:	4812      	ldr	r0, [pc, #72]	@ (8011960 <MX_TIM4_Init+0xd8>)
 8011918:	f7fb fc3e 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 801191c:	4603      	mov	r3, r0
 801191e:	2b00      	cmp	r3, #0
 8011920:	d001      	beq.n	8011926 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8011922:	f7ff f917 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8011926:	463b      	mov	r3, r7
 8011928:	2208      	movs	r2, #8
 801192a:	4619      	mov	r1, r3
 801192c:	480c      	ldr	r0, [pc, #48]	@ (8011960 <MX_TIM4_Init+0xd8>)
 801192e:	f7fb fc33 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011932:	4603      	mov	r3, r0
 8011934:	2b00      	cmp	r3, #0
 8011936:	d001      	beq.n	801193c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8011938:	f7ff f90c 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 801193c:	463b      	mov	r3, r7
 801193e:	220c      	movs	r2, #12
 8011940:	4619      	mov	r1, r3
 8011942:	4807      	ldr	r0, [pc, #28]	@ (8011960 <MX_TIM4_Init+0xd8>)
 8011944:	f7fb fc28 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011948:	4603      	mov	r3, r0
 801194a:	2b00      	cmp	r3, #0
 801194c:	d001      	beq.n	8011952 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 801194e:	f7ff f901 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8011952:	4803      	ldr	r0, [pc, #12]	@ (8011960 <MX_TIM4_Init+0xd8>)
 8011954:	f000 fa90 	bl	8011e78 <HAL_TIM_MspPostInit>

}
 8011958:	bf00      	nop
 801195a:	3728      	adds	r7, #40	@ 0x28
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}
 8011960:	24000bd0 	.word	0x24000bd0
 8011964:	40000800 	.word	0x40000800

08011968 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b084      	sub	sp, #16
 801196c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 801196e:	1d3b      	adds	r3, r7, #4
 8011970:	2200      	movs	r2, #0
 8011972:	601a      	str	r2, [r3, #0]
 8011974:	605a      	str	r2, [r3, #4]
 8011976:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8011978:	4b14      	ldr	r3, [pc, #80]	@ (80119cc <MX_TIM6_Init+0x64>)
 801197a:	4a15      	ldr	r2, [pc, #84]	@ (80119d0 <MX_TIM6_Init+0x68>)
 801197c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 801197e:	4b13      	ldr	r3, [pc, #76]	@ (80119cc <MX_TIM6_Init+0x64>)
 8011980:	2200      	movs	r2, #0
 8011982:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011984:	4b11      	ldr	r3, [pc, #68]	@ (80119cc <MX_TIM6_Init+0x64>)
 8011986:	2200      	movs	r2, #0
 8011988:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 801198a:	4b10      	ldr	r3, [pc, #64]	@ (80119cc <MX_TIM6_Init+0x64>)
 801198c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011990:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011992:	4b0e      	ldr	r3, [pc, #56]	@ (80119cc <MX_TIM6_Init+0x64>)
 8011994:	2200      	movs	r2, #0
 8011996:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8011998:	480c      	ldr	r0, [pc, #48]	@ (80119cc <MX_TIM6_Init+0x64>)
 801199a:	f7fb fa48 	bl	800ce2e <HAL_TIM_Base_Init>
 801199e:	4603      	mov	r3, r0
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d001      	beq.n	80119a8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80119a4:	f7ff f8d6 	bl	8010b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80119a8:	2300      	movs	r3, #0
 80119aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80119ac:	2300      	movs	r3, #0
 80119ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80119b0:	1d3b      	adds	r3, r7, #4
 80119b2:	4619      	mov	r1, r3
 80119b4:	4805      	ldr	r0, [pc, #20]	@ (80119cc <MX_TIM6_Init+0x64>)
 80119b6:	f7fc fb03 	bl	800dfc0 <HAL_TIMEx_MasterConfigSynchronization>
 80119ba:	4603      	mov	r3, r0
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d001      	beq.n	80119c4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80119c0:	f7ff f8c8 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80119c4:	bf00      	nop
 80119c6:	3710      	adds	r7, #16
 80119c8:	46bd      	mov	sp, r7
 80119ca:	bd80      	pop	{r7, pc}
 80119cc:	24000c1c 	.word	0x24000c1c
 80119d0:	40001000 	.word	0x40001000

080119d4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	b084      	sub	sp, #16
 80119d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80119da:	1d3b      	adds	r3, r7, #4
 80119dc:	2200      	movs	r2, #0
 80119de:	601a      	str	r2, [r3, #0]
 80119e0:	605a      	str	r2, [r3, #4]
 80119e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */
  void Drive_TIM7_IRQ();
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80119e4:	4b14      	ldr	r3, [pc, #80]	@ (8011a38 <MX_TIM7_Init+0x64>)
 80119e6:	4a15      	ldr	r2, [pc, #84]	@ (8011a3c <MX_TIM7_Init+0x68>)
 80119e8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80119ea:	4b13      	ldr	r3, [pc, #76]	@ (8011a38 <MX_TIM7_Init+0x64>)
 80119ec:	2200      	movs	r2, #0
 80119ee:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80119f0:	4b11      	ldr	r3, [pc, #68]	@ (8011a38 <MX_TIM7_Init+0x64>)
 80119f2:	2200      	movs	r2, #0
 80119f4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80119f6:	4b10      	ldr	r3, [pc, #64]	@ (8011a38 <MX_TIM7_Init+0x64>)
 80119f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80119fc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80119fe:	4b0e      	ldr	r3, [pc, #56]	@ (8011a38 <MX_TIM7_Init+0x64>)
 8011a00:	2200      	movs	r2, #0
 8011a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8011a04:	480c      	ldr	r0, [pc, #48]	@ (8011a38 <MX_TIM7_Init+0x64>)
 8011a06:	f7fb fa12 	bl	800ce2e <HAL_TIM_Base_Init>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d001      	beq.n	8011a14 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8011a10:	f7ff f8a0 	bl	8010b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011a14:	2300      	movs	r3, #0
 8011a16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011a18:	2300      	movs	r3, #0
 8011a1a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8011a1c:	1d3b      	adds	r3, r7, #4
 8011a1e:	4619      	mov	r1, r3
 8011a20:	4805      	ldr	r0, [pc, #20]	@ (8011a38 <MX_TIM7_Init+0x64>)
 8011a22:	f7fc facd 	bl	800dfc0 <HAL_TIMEx_MasterConfigSynchronization>
 8011a26:	4603      	mov	r3, r0
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d001      	beq.n	8011a30 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8011a2c:	f7ff f892 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8011a30:	bf00      	nop
 8011a32:	3710      	adds	r7, #16
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bd80      	pop	{r7, pc}
 8011a38:	24000c68 	.word	0x24000c68
 8011a3c:	40001400 	.word	0x40001400

08011a40 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b09a      	sub	sp, #104	@ 0x68
 8011a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8011a46:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	601a      	str	r2, [r3, #0]
 8011a4e:	605a      	str	r2, [r3, #4]
 8011a50:	609a      	str	r2, [r3, #8]
 8011a52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8011a54:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8011a58:	2200      	movs	r2, #0
 8011a5a:	601a      	str	r2, [r3, #0]
 8011a5c:	605a      	str	r2, [r3, #4]
 8011a5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8011a60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011a64:	2200      	movs	r2, #0
 8011a66:	601a      	str	r2, [r3, #0]
 8011a68:	605a      	str	r2, [r3, #4]
 8011a6a:	609a      	str	r2, [r3, #8]
 8011a6c:	60da      	str	r2, [r3, #12]
 8011a6e:	611a      	str	r2, [r3, #16]
 8011a70:	615a      	str	r2, [r3, #20]
 8011a72:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8011a74:	1d3b      	adds	r3, r7, #4
 8011a76:	222c      	movs	r2, #44	@ 0x2c
 8011a78:	2100      	movs	r1, #0
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f001 faed 	bl	801305a <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8011a80:	4b3f      	ldr	r3, [pc, #252]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011a82:	4a40      	ldr	r2, [pc, #256]	@ (8011b84 <MX_TIM15_Init+0x144>)
 8011a84:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 239;
 8011a86:	4b3e      	ldr	r3, [pc, #248]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011a88:	22ef      	movs	r2, #239	@ 0xef
 8011a8a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011a8c:	4b3c      	ldr	r3, [pc, #240]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011a8e:	2200      	movs	r2, #0
 8011a90:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 319;
 8011a92:	4b3b      	ldr	r3, [pc, #236]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011a94:	f240 123f 	movw	r2, #319	@ 0x13f
 8011a98:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011a9a:	4b39      	ldr	r3, [pc, #228]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8011aa0:	4b37      	ldr	r3, [pc, #220]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011aa2:	2200      	movs	r2, #0
 8011aa4:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011aa6:	4b36      	ldr	r3, [pc, #216]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011aa8:	2200      	movs	r2, #0
 8011aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8011aac:	4834      	ldr	r0, [pc, #208]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011aae:	f7fb f9be 	bl	800ce2e <HAL_TIM_Base_Init>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d001      	beq.n	8011abc <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8011ab8:	f7ff f84c 	bl	8010b54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011abc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011ac0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8011ac2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8011ac6:	4619      	mov	r1, r3
 8011ac8:	482d      	ldr	r0, [pc, #180]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011aca:	f7fb fc79 	bl	800d3c0 <HAL_TIM_ConfigClockSource>
 8011ace:	4603      	mov	r3, r0
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d001      	beq.n	8011ad8 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8011ad4:	f7ff f83e 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8011ad8:	4829      	ldr	r0, [pc, #164]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011ada:	f7fb f9ff 	bl	800cedc <HAL_TIM_PWM_Init>
 8011ade:	4603      	mov	r3, r0
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d001      	beq.n	8011ae8 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8011ae4:	f7ff f836 	bl	8010b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011ae8:	2300      	movs	r3, #0
 8011aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011aec:	2300      	movs	r3, #0
 8011aee:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8011af0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8011af4:	4619      	mov	r1, r3
 8011af6:	4822      	ldr	r0, [pc, #136]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011af8:	f7fc fa62 	bl	800dfc0 <HAL_TIMEx_MasterConfigSynchronization>
 8011afc:	4603      	mov	r3, r0
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d001      	beq.n	8011b06 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8011b02:	f7ff f827 	bl	8010b54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011b06:	2360      	movs	r3, #96	@ 0x60
 8011b08:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8011b12:	2300      	movs	r3, #0
 8011b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011b16:	2300      	movs	r3, #0
 8011b18:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8011b1e:	2300      	movs	r3, #0
 8011b20:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8011b22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011b26:	2200      	movs	r2, #0
 8011b28:	4619      	mov	r1, r3
 8011b2a:	4815      	ldr	r0, [pc, #84]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011b2c:	f7fb fb34 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011b30:	4603      	mov	r3, r0
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d001      	beq.n	8011b3a <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8011b36:	f7ff f80d 	bl	8010b54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8011b42:	2300      	movs	r3, #0
 8011b44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8011b46:	2300      	movs	r3, #0
 8011b48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8011b4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011b52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8011b54:	2300      	movs	r3, #0
 8011b56:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8011b5c:	1d3b      	adds	r3, r7, #4
 8011b5e:	4619      	mov	r1, r3
 8011b60:	4807      	ldr	r0, [pc, #28]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011b62:	f7fc fabb 	bl	800e0dc <HAL_TIMEx_ConfigBreakDeadTime>
 8011b66:	4603      	mov	r3, r0
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d001      	beq.n	8011b70 <MX_TIM15_Init+0x130>
  {
    Error_Handler();
 8011b6c:	f7fe fff2 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8011b70:	4803      	ldr	r0, [pc, #12]	@ (8011b80 <MX_TIM15_Init+0x140>)
 8011b72:	f000 f981 	bl	8011e78 <HAL_TIM_MspPostInit>

}
 8011b76:	bf00      	nop
 8011b78:	3768      	adds	r7, #104	@ 0x68
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	24000cb4 	.word	0x24000cb4
 8011b84:	40014000 	.word	0x40014000

08011b88 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8011b8c:	4b10      	ldr	r3, [pc, #64]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011b8e:	4a11      	ldr	r2, [pc, #68]	@ (8011bd4 <MX_TIM16_Init+0x4c>)
 8011b90:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 599;
 8011b92:	4b0f      	ldr	r3, [pc, #60]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011b94:	f240 2257 	movw	r2, #599	@ 0x257
 8011b98:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011b9c:	2200      	movs	r2, #0
 8011b9e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8011ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011ba2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011ba6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011ba8:	4b09      	ldr	r3, [pc, #36]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011baa:	2200      	movs	r2, #0
 8011bac:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8011bae:	4b08      	ldr	r3, [pc, #32]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011bb0:	2200      	movs	r2, #0
 8011bb2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011bb4:	4b06      	ldr	r3, [pc, #24]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8011bba:	4805      	ldr	r0, [pc, #20]	@ (8011bd0 <MX_TIM16_Init+0x48>)
 8011bbc:	f7fb f937 	bl	800ce2e <HAL_TIM_Base_Init>
 8011bc0:	4603      	mov	r3, r0
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d001      	beq.n	8011bca <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8011bc6:	f7fe ffc5 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8011bca:	bf00      	nop
 8011bcc:	bd80      	pop	{r7, pc}
 8011bce:	bf00      	nop
 8011bd0:	24000d00 	.word	0x24000d00
 8011bd4:	40014400 	.word	0x40014400

08011bd8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b092      	sub	sp, #72	@ 0x48
 8011bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8011bde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011be2:	2200      	movs	r2, #0
 8011be4:	601a      	str	r2, [r3, #0]
 8011be6:	605a      	str	r2, [r3, #4]
 8011be8:	609a      	str	r2, [r3, #8]
 8011bea:	60da      	str	r2, [r3, #12]
 8011bec:	611a      	str	r2, [r3, #16]
 8011bee:	615a      	str	r2, [r3, #20]
 8011bf0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8011bf2:	463b      	mov	r3, r7
 8011bf4:	222c      	movs	r2, #44	@ 0x2c
 8011bf6:	2100      	movs	r1, #0
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	f001 fa2e 	bl	801305a <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8011bfe:	4b31      	ldr	r3, [pc, #196]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c00:	4a31      	ldr	r2, [pc, #196]	@ (8011cc8 <MX_TIM17_Init+0xf0>)
 8011c02:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 11;
 8011c04:	4b2f      	ldr	r3, [pc, #188]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c06:	220b      	movs	r2, #11
 8011c08:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c0c:	2200      	movs	r2, #0
 8011c0e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 8011c10:	4b2c      	ldr	r3, [pc, #176]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c12:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8011c16:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011c18:	4b2a      	ldr	r3, [pc, #168]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8011c1e:	4b29      	ldr	r3, [pc, #164]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c20:	2200      	movs	r2, #0
 8011c22:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011c24:	4b27      	ldr	r3, [pc, #156]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c26:	2200      	movs	r2, #0
 8011c28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8011c2a:	4826      	ldr	r0, [pc, #152]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c2c:	f7fb f8ff 	bl	800ce2e <HAL_TIM_Base_Init>
 8011c30:	4603      	mov	r3, r0
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d001      	beq.n	8011c3a <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8011c36:	f7fe ff8d 	bl	8010b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8011c3a:	4822      	ldr	r0, [pc, #136]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c3c:	f7fb f94e 	bl	800cedc <HAL_TIM_PWM_Init>
 8011c40:	4603      	mov	r3, r0
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d001      	beq.n	8011c4a <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8011c46:	f7fe ff85 	bl	8010b54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011c4a:	2360      	movs	r3, #96	@ 0x60
 8011c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8011c4e:	2300      	movs	r3, #0
 8011c50:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011c52:	2300      	movs	r3, #0
 8011c54:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8011c56:	2300      	movs	r3, #0
 8011c58:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8011c5e:	2300      	movs	r3, #0
 8011c60:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8011c62:	2300      	movs	r3, #0
 8011c64:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8011c66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011c6a:	2200      	movs	r2, #0
 8011c6c:	4619      	mov	r1, r3
 8011c6e:	4815      	ldr	r0, [pc, #84]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011c70:	f7fb fa92 	bl	800d198 <HAL_TIM_PWM_ConfigChannel>
 8011c74:	4603      	mov	r3, r0
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d001      	beq.n	8011c7e <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8011c7a:	f7fe ff6b 	bl	8010b54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8011c7e:	2300      	movs	r3, #0
 8011c80:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8011c82:	2300      	movs	r3, #0
 8011c84:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8011c86:	2300      	movs	r3, #0
 8011c88:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011c8e:	2300      	movs	r3, #0
 8011c90:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8011c92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011c96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8011c98:	2300      	movs	r3, #0
 8011c9a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8011ca0:	463b      	mov	r3, r7
 8011ca2:	4619      	mov	r1, r3
 8011ca4:	4807      	ldr	r0, [pc, #28]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011ca6:	f7fc fa19 	bl	800e0dc <HAL_TIMEx_ConfigBreakDeadTime>
 8011caa:	4603      	mov	r3, r0
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d001      	beq.n	8011cb4 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8011cb0:	f7fe ff50 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8011cb4:	4803      	ldr	r0, [pc, #12]	@ (8011cc4 <MX_TIM17_Init+0xec>)
 8011cb6:	f000 f8df 	bl	8011e78 <HAL_TIM_MspPostInit>

}
 8011cba:	bf00      	nop
 8011cbc:	3748      	adds	r7, #72	@ 0x48
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	bd80      	pop	{r7, pc}
 8011cc2:	bf00      	nop
 8011cc4:	24000d4c 	.word	0x24000d4c
 8011cc8:	40014800 	.word	0x40014800

08011ccc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8011ccc:	b580      	push	{r7, lr}
 8011cce:	b088      	sub	sp, #32
 8011cd0:	af00      	add	r7, sp, #0
 8011cd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	4a43      	ldr	r2, [pc, #268]	@ (8011de8 <HAL_TIM_Base_MspInit+0x11c>)
 8011cda:	4293      	cmp	r3, r2
 8011cdc:	d10f      	bne.n	8011cfe <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8011cde:	4b43      	ldr	r3, [pc, #268]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011ce0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011ce4:	4a41      	ldr	r2, [pc, #260]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011ce6:	f043 0301 	orr.w	r3, r3, #1
 8011cea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8011cee:	4b3f      	ldr	r3, [pc, #252]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011cf4:	f003 0301 	and.w	r3, r3, #1
 8011cf8:	61fb      	str	r3, [r7, #28]
 8011cfa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8011cfc:	e06f      	b.n	8011dde <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM6)
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	4a3b      	ldr	r2, [pc, #236]	@ (8011df0 <HAL_TIM_Base_MspInit+0x124>)
 8011d04:	4293      	cmp	r3, r2
 8011d06:	d117      	bne.n	8011d38 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8011d08:	4b38      	ldr	r3, [pc, #224]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011d0e:	4a37      	ldr	r2, [pc, #220]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d10:	f043 0310 	orr.w	r3, r3, #16
 8011d14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8011d18:	4b34      	ldr	r3, [pc, #208]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011d1e:	f003 0310 	and.w	r3, r3, #16
 8011d22:	61bb      	str	r3, [r7, #24]
 8011d24:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8011d26:	2200      	movs	r2, #0
 8011d28:	2100      	movs	r1, #0
 8011d2a:	2036      	movs	r0, #54	@ 0x36
 8011d2c:	f7f5 fa31 	bl	8007192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8011d30:	2036      	movs	r0, #54	@ 0x36
 8011d32:	f7f5 fa48 	bl	80071c6 <HAL_NVIC_EnableIRQ>
}
 8011d36:	e052      	b.n	8011dde <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM7)
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	4a2d      	ldr	r2, [pc, #180]	@ (8011df4 <HAL_TIM_Base_MspInit+0x128>)
 8011d3e:	4293      	cmp	r3, r2
 8011d40:	d10f      	bne.n	8011d62 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8011d42:	4b2a      	ldr	r3, [pc, #168]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011d48:	4a28      	ldr	r2, [pc, #160]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d4a:	f043 0320 	orr.w	r3, r3, #32
 8011d4e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8011d52:	4b26      	ldr	r3, [pc, #152]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011d58:	f003 0320 	and.w	r3, r3, #32
 8011d5c:	617b      	str	r3, [r7, #20]
 8011d5e:	697b      	ldr	r3, [r7, #20]
}
 8011d60:	e03d      	b.n	8011dde <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	4a24      	ldr	r2, [pc, #144]	@ (8011df8 <HAL_TIM_Base_MspInit+0x12c>)
 8011d68:	4293      	cmp	r3, r2
 8011d6a:	d10f      	bne.n	8011d8c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8011d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011d72:	4a1e      	ldr	r2, [pc, #120]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011d78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8011d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011d82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011d86:	613b      	str	r3, [r7, #16]
 8011d88:	693b      	ldr	r3, [r7, #16]
}
 8011d8a:	e028      	b.n	8011dde <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM16)
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	4a1a      	ldr	r2, [pc, #104]	@ (8011dfc <HAL_TIM_Base_MspInit+0x130>)
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d10f      	bne.n	8011db6 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8011d96:	4b15      	ldr	r3, [pc, #84]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011d9c:	4a13      	ldr	r2, [pc, #76]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8011da2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8011da6:	4b11      	ldr	r3, [pc, #68]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011db0:	60fb      	str	r3, [r7, #12]
 8011db2:	68fb      	ldr	r3, [r7, #12]
}
 8011db4:	e013      	b.n	8011dde <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM17)
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	4a11      	ldr	r2, [pc, #68]	@ (8011e00 <HAL_TIM_Base_MspInit+0x134>)
 8011dbc:	4293      	cmp	r3, r2
 8011dbe:	d10e      	bne.n	8011dde <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8011dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011dc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011dc6:	4a09      	ldr	r2, [pc, #36]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011dcc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8011dd0:	4b06      	ldr	r3, [pc, #24]	@ (8011dec <HAL_TIM_Base_MspInit+0x120>)
 8011dd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011dd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011dda:	60bb      	str	r3, [r7, #8]
 8011ddc:	68bb      	ldr	r3, [r7, #8]
}
 8011dde:	bf00      	nop
 8011de0:	3720      	adds	r7, #32
 8011de2:	46bd      	mov	sp, r7
 8011de4:	bd80      	pop	{r7, pc}
 8011de6:	bf00      	nop
 8011de8:	40010000 	.word	0x40010000
 8011dec:	58024400 	.word	0x58024400
 8011df0:	40001000 	.word	0x40001000
 8011df4:	40001400 	.word	0x40001400
 8011df8:	40014000 	.word	0x40014000
 8011dfc:	40014400 	.word	0x40014400
 8011e00:	40014800 	.word	0x40014800

08011e04 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8011e04:	b480      	push	{r7}
 8011e06:	b085      	sub	sp, #20
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	4a16      	ldr	r2, [pc, #88]	@ (8011e6c <HAL_TIM_PWM_MspInit+0x68>)
 8011e12:	4293      	cmp	r3, r2
 8011e14:	d10f      	bne.n	8011e36 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8011e16:	4b16      	ldr	r3, [pc, #88]	@ (8011e70 <HAL_TIM_PWM_MspInit+0x6c>)
 8011e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011e1c:	4a14      	ldr	r2, [pc, #80]	@ (8011e70 <HAL_TIM_PWM_MspInit+0x6c>)
 8011e1e:	f043 0302 	orr.w	r3, r3, #2
 8011e22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8011e26:	4b12      	ldr	r3, [pc, #72]	@ (8011e70 <HAL_TIM_PWM_MspInit+0x6c>)
 8011e28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011e2c:	f003 0302 	and.w	r3, r3, #2
 8011e30:	60fb      	str	r3, [r7, #12]
 8011e32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8011e34:	e013      	b.n	8011e5e <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	4a0e      	ldr	r2, [pc, #56]	@ (8011e74 <HAL_TIM_PWM_MspInit+0x70>)
 8011e3c:	4293      	cmp	r3, r2
 8011e3e:	d10e      	bne.n	8011e5e <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8011e40:	4b0b      	ldr	r3, [pc, #44]	@ (8011e70 <HAL_TIM_PWM_MspInit+0x6c>)
 8011e42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011e46:	4a0a      	ldr	r2, [pc, #40]	@ (8011e70 <HAL_TIM_PWM_MspInit+0x6c>)
 8011e48:	f043 0304 	orr.w	r3, r3, #4
 8011e4c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8011e50:	4b07      	ldr	r3, [pc, #28]	@ (8011e70 <HAL_TIM_PWM_MspInit+0x6c>)
 8011e52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011e56:	f003 0304 	and.w	r3, r3, #4
 8011e5a:	60bb      	str	r3, [r7, #8]
 8011e5c:	68bb      	ldr	r3, [r7, #8]
}
 8011e5e:	bf00      	nop
 8011e60:	3714      	adds	r7, #20
 8011e62:	46bd      	mov	sp, r7
 8011e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e68:	4770      	bx	lr
 8011e6a:	bf00      	nop
 8011e6c:	40000400 	.word	0x40000400
 8011e70:	58024400 	.word	0x58024400
 8011e74:	40000800 	.word	0x40000800

08011e78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b08c      	sub	sp, #48	@ 0x30
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011e80:	f107 031c 	add.w	r3, r7, #28
 8011e84:	2200      	movs	r2, #0
 8011e86:	601a      	str	r2, [r3, #0]
 8011e88:	605a      	str	r2, [r3, #4]
 8011e8a:	609a      	str	r2, [r3, #8]
 8011e8c:	60da      	str	r2, [r3, #12]
 8011e8e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	4a5e      	ldr	r2, [pc, #376]	@ (8012010 <HAL_TIM_MspPostInit+0x198>)
 8011e96:	4293      	cmp	r3, r2
 8011e98:	d120      	bne.n	8011edc <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8011e9a:	4b5e      	ldr	r3, [pc, #376]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011ea0:	4a5c      	ldr	r2, [pc, #368]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011ea2:	f043 0310 	orr.w	r3, r3, #16
 8011ea6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011eaa:	4b5a      	ldr	r3, [pc, #360]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011eb0:	f003 0310 	and.w	r3, r3, #16
 8011eb4:	61bb      	str	r3, [r7, #24]
 8011eb6:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8011eb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011ebe:	2302      	movs	r3, #2
 8011ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8011eca:	2301      	movs	r3, #1
 8011ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011ece:	f107 031c 	add.w	r3, r7, #28
 8011ed2:	4619      	mov	r1, r3
 8011ed4:	4850      	ldr	r0, [pc, #320]	@ (8012018 <HAL_TIM_MspPostInit+0x1a0>)
 8011ed6:	f7f5 fa09 	bl	80072ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8011eda:	e095      	b.n	8012008 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM3)
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	4a4e      	ldr	r2, [pc, #312]	@ (801201c <HAL_TIM_MspPostInit+0x1a4>)
 8011ee2:	4293      	cmp	r3, r2
 8011ee4:	d120      	bne.n	8011f28 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011ee6:	4b4b      	ldr	r3, [pc, #300]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011eec:	4a49      	ldr	r2, [pc, #292]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011eee:	f043 0304 	orr.w	r3, r3, #4
 8011ef2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011ef6:	4b47      	ldr	r3, [pc, #284]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011efc:	f003 0304 	and.w	r3, r3, #4
 8011f00:	617b      	str	r3, [r7, #20]
 8011f02:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MTR_R_INH1_Pin|MTR_R_INH2_Pin|MTR_R_INH3_Pin;
 8011f04:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8011f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011f0a:	2302      	movs	r3, #2
 8011f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011f0e:	2300      	movs	r3, #0
 8011f10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011f12:	2300      	movs	r3, #0
 8011f14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8011f16:	2302      	movs	r3, #2
 8011f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011f1a:	f107 031c 	add.w	r3, r7, #28
 8011f1e:	4619      	mov	r1, r3
 8011f20:	483f      	ldr	r0, [pc, #252]	@ (8012020 <HAL_TIM_MspPostInit+0x1a8>)
 8011f22:	f7f5 f9e3 	bl	80072ec <HAL_GPIO_Init>
}
 8011f26:	e06f      	b.n	8012008 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM4)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	4a3d      	ldr	r2, [pc, #244]	@ (8012024 <HAL_TIM_MspPostInit+0x1ac>)
 8011f2e:	4293      	cmp	r3, r2
 8011f30:	d120      	bne.n	8011f74 <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8011f32:	4b38      	ldr	r3, [pc, #224]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011f38:	4a36      	ldr	r2, [pc, #216]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011f3a:	f043 0308 	orr.w	r3, r3, #8
 8011f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011f42:	4b34      	ldr	r3, [pc, #208]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011f48:	f003 0308 	and.w	r3, r3, #8
 8011f4c:	613b      	str	r3, [r7, #16]
 8011f4e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MTR_L_INH1_Pin|MTR_L_INH2_Pin|MTR_L_INH3_Pin;
 8011f50:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8011f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011f56:	2302      	movs	r3, #2
 8011f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011f5e:	2300      	movs	r3, #0
 8011f60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8011f62:	2302      	movs	r3, #2
 8011f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011f66:	f107 031c 	add.w	r3, r7, #28
 8011f6a:	4619      	mov	r1, r3
 8011f6c:	482e      	ldr	r0, [pc, #184]	@ (8012028 <HAL_TIM_MspPostInit+0x1b0>)
 8011f6e:	f7f5 f9bd 	bl	80072ec <HAL_GPIO_Init>
}
 8011f72:	e049      	b.n	8012008 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM15)
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	4a2c      	ldr	r2, [pc, #176]	@ (801202c <HAL_TIM_MspPostInit+0x1b4>)
 8011f7a:	4293      	cmp	r3, r2
 8011f7c:	d11f      	bne.n	8011fbe <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8011f7e:	4b25      	ldr	r3, [pc, #148]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011f84:	4a23      	ldr	r2, [pc, #140]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011f86:	f043 0310 	orr.w	r3, r3, #16
 8011f8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011f8e:	4b21      	ldr	r3, [pc, #132]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011f94:	f003 0310 	and.w	r3, r3, #16
 8011f98:	60fb      	str	r3, [r7, #12]
 8011f9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_Pin;
 8011f9c:	2320      	movs	r3, #32
 8011f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011fa0:	2302      	movs	r3, #2
 8011fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011fa8:	2300      	movs	r3, #0
 8011faa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8011fac:	2304      	movs	r3, #4
 8011fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FAN_GPIO_Port, &GPIO_InitStruct);
 8011fb0:	f107 031c 	add.w	r3, r7, #28
 8011fb4:	4619      	mov	r1, r3
 8011fb6:	4818      	ldr	r0, [pc, #96]	@ (8012018 <HAL_TIM_MspPostInit+0x1a0>)
 8011fb8:	f7f5 f998 	bl	80072ec <HAL_GPIO_Init>
}
 8011fbc:	e024      	b.n	8012008 <HAL_TIM_MspPostInit+0x190>
  else if(timHandle->Instance==TIM17)
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8012030 <HAL_TIM_MspPostInit+0x1b8>)
 8011fc4:	4293      	cmp	r3, r2
 8011fc6:	d11f      	bne.n	8012008 <HAL_TIM_MspPostInit+0x190>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011fc8:	4b12      	ldr	r3, [pc, #72]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011fce:	4a11      	ldr	r2, [pc, #68]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011fd0:	f043 0302 	orr.w	r3, r3, #2
 8011fd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8012014 <HAL_TIM_MspPostInit+0x19c>)
 8011fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011fde:	f003 0302 	and.w	r3, r3, #2
 8011fe2:	60bb      	str	r3, [r7, #8]
 8011fe4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8011fe6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011fec:	2302      	movs	r3, #2
 8011fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8011ffc:	f107 031c 	add.w	r3, r7, #28
 8012000:	4619      	mov	r1, r3
 8012002:	480c      	ldr	r0, [pc, #48]	@ (8012034 <HAL_TIM_MspPostInit+0x1bc>)
 8012004:	f7f5 f972 	bl	80072ec <HAL_GPIO_Init>
}
 8012008:	bf00      	nop
 801200a:	3730      	adds	r7, #48	@ 0x30
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}
 8012010:	40010000 	.word	0x40010000
 8012014:	58024400 	.word	0x58024400
 8012018:	58021000 	.word	0x58021000
 801201c:	40000400 	.word	0x40000400
 8012020:	58020800 	.word	0x58020800
 8012024:	40000800 	.word	0x40000800
 8012028:	58020c00 	.word	0x58020c00
 801202c:	40014000 	.word	0x40014000
 8012030:	40014800 	.word	0x40014800
 8012034:	58020400 	.word	0x58020400

08012038 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8012038:	b580      	push	{r7, lr}
 801203a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 801203c:	4b22      	ldr	r3, [pc, #136]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 801203e:	4a23      	ldr	r2, [pc, #140]	@ (80120cc <MX_USART2_UART_Init+0x94>)
 8012040:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8012042:	4b21      	ldr	r3, [pc, #132]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8012048:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 801204a:	4b1f      	ldr	r3, [pc, #124]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 801204c:	2200      	movs	r2, #0
 801204e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8012050:	4b1d      	ldr	r3, [pc, #116]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012052:	2200      	movs	r2, #0
 8012054:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8012056:	4b1c      	ldr	r3, [pc, #112]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012058:	2200      	movs	r2, #0
 801205a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 801205c:	4b1a      	ldr	r3, [pc, #104]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 801205e:	220c      	movs	r2, #12
 8012060:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8012062:	4b19      	ldr	r3, [pc, #100]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012064:	2200      	movs	r2, #0
 8012066:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8012068:	4b17      	ldr	r3, [pc, #92]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 801206a:	2200      	movs	r2, #0
 801206c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 801206e:	4b16      	ldr	r3, [pc, #88]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012070:	2200      	movs	r2, #0
 8012072:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8012074:	4b14      	ldr	r3, [pc, #80]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012076:	2200      	movs	r2, #0
 8012078:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801207a:	4b13      	ldr	r3, [pc, #76]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 801207c:	2200      	movs	r2, #0
 801207e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8012080:	4811      	ldr	r0, [pc, #68]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012082:	f7fc f8ec 	bl	800e25e <HAL_UART_Init>
 8012086:	4603      	mov	r3, r0
 8012088:	2b00      	cmp	r3, #0
 801208a:	d001      	beq.n	8012090 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 801208c:	f7fe fd62 	bl	8010b54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8012090:	2100      	movs	r1, #0
 8012092:	480d      	ldr	r0, [pc, #52]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 8012094:	f7fd f8f5 	bl	800f282 <HAL_UARTEx_SetTxFifoThreshold>
 8012098:	4603      	mov	r3, r0
 801209a:	2b00      	cmp	r3, #0
 801209c:	d001      	beq.n	80120a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 801209e:	f7fe fd59 	bl	8010b54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80120a2:	2100      	movs	r1, #0
 80120a4:	4808      	ldr	r0, [pc, #32]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 80120a6:	f7fd f92a 	bl	800f2fe <HAL_UARTEx_SetRxFifoThreshold>
 80120aa:	4603      	mov	r3, r0
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d001      	beq.n	80120b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80120b0:	f7fe fd50 	bl	8010b54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80120b4:	4804      	ldr	r0, [pc, #16]	@ (80120c8 <MX_USART2_UART_Init+0x90>)
 80120b6:	f7fd f8ab 	bl	800f210 <HAL_UARTEx_DisableFifoMode>
 80120ba:	4603      	mov	r3, r0
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d001      	beq.n	80120c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80120c0:	f7fe fd48 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80120c4:	bf00      	nop
 80120c6:	bd80      	pop	{r7, pc}
 80120c8:	24000d98 	.word	0x24000d98
 80120cc:	40004400 	.word	0x40004400

080120d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b0ba      	sub	sp, #232	@ 0xe8
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80120d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80120dc:	2200      	movs	r2, #0
 80120de:	601a      	str	r2, [r3, #0]
 80120e0:	605a      	str	r2, [r3, #4]
 80120e2:	609a      	str	r2, [r3, #8]
 80120e4:	60da      	str	r2, [r3, #12]
 80120e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80120e8:	f107 0310 	add.w	r3, r7, #16
 80120ec:	22c0      	movs	r2, #192	@ 0xc0
 80120ee:	2100      	movs	r1, #0
 80120f0:	4618      	mov	r0, r3
 80120f2:	f000 ffb2 	bl	801305a <memset>
  if(uartHandle->Instance==USART2)
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	4a26      	ldr	r2, [pc, #152]	@ (8012194 <HAL_UART_MspInit+0xc4>)
 80120fc:	4293      	cmp	r3, r2
 80120fe:	d145      	bne.n	801218c <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8012100:	f04f 0202 	mov.w	r2, #2
 8012104:	f04f 0300 	mov.w	r3, #0
 8012108:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 801210c:	2300      	movs	r3, #0
 801210e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8012112:	f107 0310 	add.w	r3, r7, #16
 8012116:	4618      	mov	r0, r3
 8012118:	f7f7 fb04 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 801211c:	4603      	mov	r3, r0
 801211e:	2b00      	cmp	r3, #0
 8012120:	d001      	beq.n	8012126 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8012122:	f7fe fd17 	bl	8010b54 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8012126:	4b1c      	ldr	r3, [pc, #112]	@ (8012198 <HAL_UART_MspInit+0xc8>)
 8012128:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801212c:	4a1a      	ldr	r2, [pc, #104]	@ (8012198 <HAL_UART_MspInit+0xc8>)
 801212e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8012132:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8012136:	4b18      	ldr	r3, [pc, #96]	@ (8012198 <HAL_UART_MspInit+0xc8>)
 8012138:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801213c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012140:	60fb      	str	r3, [r7, #12]
 8012142:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012144:	4b14      	ldr	r3, [pc, #80]	@ (8012198 <HAL_UART_MspInit+0xc8>)
 8012146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801214a:	4a13      	ldr	r2, [pc, #76]	@ (8012198 <HAL_UART_MspInit+0xc8>)
 801214c:	f043 0301 	orr.w	r3, r3, #1
 8012150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012154:	4b10      	ldr	r3, [pc, #64]	@ (8012198 <HAL_UART_MspInit+0xc8>)
 8012156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801215a:	f003 0301 	and.w	r3, r3, #1
 801215e:	60bb      	str	r3, [r7, #8]
 8012160:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8012162:	230c      	movs	r3, #12
 8012164:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012168:	2302      	movs	r3, #2
 801216a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801216e:	2300      	movs	r3, #0
 8012170:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012174:	2300      	movs	r3, #0
 8012176:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 801217a:	2307      	movs	r3, #7
 801217c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012180:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8012184:	4619      	mov	r1, r3
 8012186:	4805      	ldr	r0, [pc, #20]	@ (801219c <HAL_UART_MspInit+0xcc>)
 8012188:	f7f5 f8b0 	bl	80072ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 801218c:	bf00      	nop
 801218e:	37e8      	adds	r7, #232	@ 0xe8
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}
 8012194:	40004400 	.word	0x40004400
 8012198:	58024400 	.word	0x58024400
 801219c:	58020000 	.word	0x58020000

080121a0 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80121a4:	4b0d      	ldr	r3, [pc, #52]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121a6:	4a0e      	ldr	r2, [pc, #56]	@ (80121e0 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80121a8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 16;
 80121aa:	4b0c      	ldr	r3, [pc, #48]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121ac:	2210      	movs	r2, #16
 80121ae:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80121b0:	4b0a      	ldr	r3, [pc, #40]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121b2:	2201      	movs	r2, #1
 80121b4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80121b6:	4b09      	ldr	r3, [pc, #36]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121b8:	2200      	movs	r2, #0
 80121ba:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80121bc:	4b07      	ldr	r3, [pc, #28]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121be:	2202      	movs	r2, #2
 80121c0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80121c2:	4b06      	ldr	r3, [pc, #24]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121c4:	2200      	movs	r2, #0
 80121c6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80121c8:	4804      	ldr	r0, [pc, #16]	@ (80121dc <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80121ca:	f7f5 fa58 	bl	800767e <HAL_HCD_Init>
 80121ce:	4603      	mov	r3, r0
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d001      	beq.n	80121d8 <MX_USB_OTG_FS_HCD_Init+0x38>
  {
    Error_Handler();
 80121d4:	f7fe fcbe 	bl	8010b54 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80121d8:	bf00      	nop
 80121da:	bd80      	pop	{r7, pc}
 80121dc:	24000e2c 	.word	0x24000e2c
 80121e0:	40080000 	.word	0x40080000

080121e4 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80121e4:	b580      	push	{r7, lr}
 80121e6:	b0ba      	sub	sp, #232	@ 0xe8
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80121ec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80121f0:	2200      	movs	r2, #0
 80121f2:	601a      	str	r2, [r3, #0]
 80121f4:	605a      	str	r2, [r3, #4]
 80121f6:	609a      	str	r2, [r3, #8]
 80121f8:	60da      	str	r2, [r3, #12]
 80121fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80121fc:	f107 0310 	add.w	r3, r7, #16
 8012200:	22c0      	movs	r2, #192	@ 0xc0
 8012202:	2100      	movs	r1, #0
 8012204:	4618      	mov	r0, r3
 8012206:	f000 ff28 	bl	801305a <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	4a28      	ldr	r2, [pc, #160]	@ (80122b0 <HAL_HCD_MspInit+0xcc>)
 8012210:	4293      	cmp	r3, r2
 8012212:	d149      	bne.n	80122a8 <HAL_HCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012214:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8012218:	f04f 0300 	mov.w	r3, #0
 801221c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012220:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8012224:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8012228:	f107 0310 	add.w	r3, r7, #16
 801222c:	4618      	mov	r0, r3
 801222e:	f7f7 fa79 	bl	8009724 <HAL_RCCEx_PeriphCLKConfig>
 8012232:	4603      	mov	r3, r0
 8012234:	2b00      	cmp	r3, #0
 8012236:	d001      	beq.n	801223c <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8012238:	f7fe fc8c 	bl	8010b54 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801223c:	f7f6 fa7c 	bl	8008738 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012240:	4b1c      	ldr	r3, [pc, #112]	@ (80122b4 <HAL_HCD_MspInit+0xd0>)
 8012242:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012246:	4a1b      	ldr	r2, [pc, #108]	@ (80122b4 <HAL_HCD_MspInit+0xd0>)
 8012248:	f043 0301 	orr.w	r3, r3, #1
 801224c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012250:	4b18      	ldr	r3, [pc, #96]	@ (80122b4 <HAL_HCD_MspInit+0xd0>)
 8012252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012256:	f003 0301 	and.w	r3, r3, #1
 801225a:	60fb      	str	r3, [r7, #12]
 801225c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801225e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8012262:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012266:	2302      	movs	r3, #2
 8012268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801226c:	2300      	movs	r3, #0
 801226e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012272:	2300      	movs	r3, #0
 8012274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8012278:	230a      	movs	r3, #10
 801227a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801227e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8012282:	4619      	mov	r1, r3
 8012284:	480c      	ldr	r0, [pc, #48]	@ (80122b8 <HAL_HCD_MspInit+0xd4>)
 8012286:	f7f5 f831 	bl	80072ec <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801228a:	4b0a      	ldr	r3, [pc, #40]	@ (80122b4 <HAL_HCD_MspInit+0xd0>)
 801228c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8012290:	4a08      	ldr	r2, [pc, #32]	@ (80122b4 <HAL_HCD_MspInit+0xd0>)
 8012292:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012296:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801229a:	4b06      	ldr	r3, [pc, #24]	@ (80122b4 <HAL_HCD_MspInit+0xd0>)
 801229c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80122a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80122a4:	60bb      	str	r3, [r7, #8]
 80122a6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80122a8:	bf00      	nop
 80122aa:	37e8      	adds	r7, #232	@ 0xe8
 80122ac:	46bd      	mov	sp, r7
 80122ae:	bd80      	pop	{r7, pc}
 80122b0:	40080000 	.word	0x40080000
 80122b4:	58024400 	.word	0x58024400
 80122b8:	58020000 	.word	0x58020000

080122bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80122bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80122f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80122c0:	f7ff f962 	bl	8011588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80122c4:	480c      	ldr	r0, [pc, #48]	@ (80122f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80122c6:	490d      	ldr	r1, [pc, #52]	@ (80122fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80122c8:	4a0d      	ldr	r2, [pc, #52]	@ (8012300 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80122ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80122cc:	e002      	b.n	80122d4 <LoopCopyDataInit>

080122ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80122ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80122d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80122d2:	3304      	adds	r3, #4

080122d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80122d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80122d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80122d8:	d3f9      	bcc.n	80122ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80122da:	4a0a      	ldr	r2, [pc, #40]	@ (8012304 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80122dc:	4c0a      	ldr	r4, [pc, #40]	@ (8012308 <LoopFillZerobss+0x22>)
  movs r3, #0
 80122de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80122e0:	e001      	b.n	80122e6 <LoopFillZerobss>

080122e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80122e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80122e4:	3204      	adds	r2, #4

080122e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80122e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80122e8:	d3fb      	bcc.n	80122e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80122ea:	f000 ff1f 	bl	801312c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80122ee:	f7fe fab1 	bl	8010854 <main>
  bx  lr
 80122f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80122f4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80122f8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80122fc:	24000494 	.word	0x24000494
  ldr r2, =_sidata
 8012300:	080159cc 	.word	0x080159cc
  ldr r2, =_sbss
 8012304:	24000494 	.word	0x24000494
  ldr r4, =_ebss
 8012308:	24001368 	.word	0x24001368

0801230c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801230c:	e7fe      	b.n	801230c <ADC3_IRQHandler>

0801230e <Drive_LPTIM5_IRQ>:
	// =================================================================
}

// ★★★ 핵심: 주행 제어 인터럽트 (Control Loop) ★★★
// LPTIM5 인터럽트 CUBEMX설정필요
void Drive_LPTIM5_IRQ() {
 801230e:	b480      	push	{r7}
 8012310:	af00      	add	r7, sp, #0
	// 가/감속 프로파일 처리:
	//    - 현재 속도 < 목표 속도: 가속도(accel) 만큼 증가
	//    - 현재 속도 > 목표 속도: 감속도(decel) 만큼 감소
	//
	// =================================================================
}
 8012312:	bf00      	nop
 8012314:	46bd      	mov	sp, r7
 8012316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801231a:	4770      	bx	lr

0801231c <Motor_LPTIM4_IRQ>:
}


// ★★★ 핵심 제어 루프 (Interrupt Service Routine) ★★★
// CONTROL_PERIOD(예: 0.5ms) 마다 실행됨
void Motor_LPTIM4_IRQ() {
 801231c:	b480      	push	{r7}
 801231e:	af00      	add	r7, sp, #0
	// 2. 전압의 부호(+/-)에 따라 방향 핀(PH Pin) High/Low 제어
	// 3. 전압의 크기(절대값)를 PWM Duty(0 ~ ARR)로 변환하여 타이머에 설정
	//    수식: Duty = (Voltage / Battery_Voltage) * Timer_Period
	// ============================================================

}
 8012320:	bf00      	nop
 8012322:	46bd      	mov	sp, r7
 8012324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012328:	4770      	bx	lr
	...

0801232c <Battery_ADC_Read>:
		0x000F, 0x000F //
		};



__STATIC_INLINE uint32_t Battery_ADC_Read() {
 801232c:	b580      	push	{r7, lr}
 801232e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8012330:	b672      	cpsid	i
}
 8012332:	bf00      	nop

	static uint32_t adcValue = 0;
	__disable_irq();
	HAL_ADC_Start(&hadc2);
 8012334:	480c      	ldr	r0, [pc, #48]	@ (8012368 <Battery_ADC_Read+0x3c>)
 8012336:	f7f3 fdab 	bl	8005e90 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK) {
 801233a:	f04f 31ff 	mov.w	r1, #4294967295
 801233e:	480a      	ldr	r0, [pc, #40]	@ (8012368 <Battery_ADC_Read+0x3c>)
 8012340:	f7f3 fea4 	bl	800608c <HAL_ADC_PollForConversion>
 8012344:	4603      	mov	r3, r0
 8012346:	2b00      	cmp	r3, #0
 8012348:	d105      	bne.n	8012356 <Battery_ADC_Read+0x2a>
		adcValue = HAL_ADC_GetValue(&hadc2);
 801234a:	4807      	ldr	r0, [pc, #28]	@ (8012368 <Battery_ADC_Read+0x3c>)
 801234c:	f7f3 ff92 	bl	8006274 <HAL_ADC_GetValue>
 8012350:	4603      	mov	r3, r0
 8012352:	4a06      	ldr	r2, [pc, #24]	@ (801236c <Battery_ADC_Read+0x40>)
 8012354:	6013      	str	r3, [r2, #0]

	}

	HAL_ADC_Stop(&hadc2);
 8012356:	4804      	ldr	r0, [pc, #16]	@ (8012368 <Battery_ADC_Read+0x3c>)
 8012358:	f7f3 fe64 	bl	8006024 <HAL_ADC_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 801235c:	b662      	cpsie	i
}
 801235e:	bf00      	nop
	__enable_irq();
	return adcValue;
 8012360:	4b02      	ldr	r3, [pc, #8]	@ (801236c <Battery_ADC_Read+0x40>)
 8012362:	681b      	ldr	r3, [r3, #0]
}
 8012364:	4618      	mov	r0, r3
 8012366:	bd80      	pop	{r7, pc}
 8012368:	24000518 	.word	0x24000518
 801236c:	24001214 	.word	0x24001214

08012370 <Battery_LPTIM3_IRQ>:




void Battery_LPTIM3_IRQ() {
 8012370:	b580      	push	{r7, lr}
 8012372:	af00      	add	r7, sp, #0
	battery_adc_raw = Battery_ADC_Read();
 8012374:	f7ff ffda 	bl	801232c <Battery_ADC_Read>
 8012378:	4603      	mov	r3, r0
 801237a:	4a0e      	ldr	r2, [pc, #56]	@ (80123b4 <Battery_LPTIM3_IRQ+0x44>)
 801237c:	6013      	str	r3, [r2, #0]
    // 수식: (ADC / Max) * Ref * Slope + Offset
    batteryVolt = (((float)battery_adc_raw) / ADC_RESOLUTION_MAX) * ADC_REF_VOLTAGE * BATTERY_CALIB_SLOPE + BATTERY_CALIB_OFFSET;
 801237e:	4b0d      	ldr	r3, [pc, #52]	@ (80123b4 <Battery_LPTIM3_IRQ+0x44>)
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	ee07 3a90 	vmov	s15, r3
 8012386:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801238a:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80123b8 <Battery_LPTIM3_IRQ+0x48>
 801238e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012392:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80123bc <Battery_LPTIM3_IRQ+0x4c>
 8012396:	ee67 7a87 	vmul.f32	s15, s15, s14
 801239a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80123c0 <Battery_LPTIM3_IRQ+0x50>
 801239e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80123a2:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80123c4 <Battery_LPTIM3_IRQ+0x54>
 80123a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80123aa:	4b07      	ldr	r3, [pc, #28]	@ (80123c8 <Battery_LPTIM3_IRQ+0x58>)
 80123ac:	edc3 7a00 	vstr	s15, [r3]
}
 80123b0:	bf00      	nop
 80123b2:	bd80      	pop	{r7, pc}
 80123b4:	24001210 	.word	0x24001210
 80123b8:	477fff00 	.word	0x477fff00
 80123bc:	40533333 	.word	0x40533333
 80123c0:	4130f5c3 	.word	0x4130f5c3
 80123c4:	4013c6a8 	.word	0x4013c6a8
 80123c8:	2400120c 	.word	0x2400120c

080123cc <TIM6_Sensor_IRQ>:

}



void TIM6_Sensor_IRQ() {
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b086      	sub	sp, #24
 80123d0:	af00      	add	r7, sp, #0
    static uint8_t i = 0;
    uint32_t rawValue = 0;
 80123d2:	2300      	movs	r3, #0
 80123d4:	613b      	str	r3, [r7, #16]

    // 1. 하드웨어 MUX 제어 (생략 없이 제공)
    HAL_ADC_Start(&hadc1);
 80123d6:	4815      	ldr	r0, [pc, #84]	@ (801242c <TIM6_Sensor_IRQ+0x60>)
 80123d8:	f7f3 fd5a 	bl	8005e90 <HAL_ADC_Start>

    // ============================================================
    // [TODO 1] 노이즈 제거 (Median Filter)
    // - ADC를 3회 측정하여 중간값 추출
    // ============================================================
    if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 80123dc:	2101      	movs	r1, #1
 80123de:	4813      	ldr	r0, [pc, #76]	@ (801242c <TIM6_Sensor_IRQ+0x60>)
 80123e0:	f7f3 fe54 	bl	800608c <HAL_ADC_PollForConversion>
 80123e4:	4603      	mov	r3, r0
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d103      	bne.n	80123f2 <TIM6_Sensor_IRQ+0x26>
        rawValue = HAL_ADC_GetValue(&hadc1); // 현재는 1회만 읽음 -> 3회로 변경 필요
 80123ea:	4810      	ldr	r0, [pc, #64]	@ (801242c <TIM6_Sensor_IRQ+0x60>)
 80123ec:	f7f3 ff42 	bl	8006274 <HAL_ADC_GetValue>
 80123f0:	6138      	str	r0, [r7, #16]
    }

    HAL_ADC_Stop(&hadc1);
 80123f2:	480e      	ldr	r0, [pc, #56]	@ (801242c <TIM6_Sensor_IRQ+0x60>)
 80123f4:	f7f3 fe16 	bl	8006024 <HAL_ADC_Stop>
    // - 보정된 Min(Black)/Max(White) 값 활용
    // ============================================================


    // 3. 탐색 완료 시 위치 계산 (가장 중요한 부분)
    if (i == 15) {
 80123f8:	4b0d      	ldr	r3, [pc, #52]	@ (8012430 <TIM6_Sensor_IRQ+0x64>)
 80123fa:	781b      	ldrb	r3, [r3, #0]
 80123fc:	2b0f      	cmp	r3, #15
 80123fe:	d111      	bne.n	8012424 <TIM6_Sensor_IRQ+0x58>
        int32_t weightedSum = 0;
 8012400:	2300      	movs	r3, #0
 8012402:	60fb      	str	r3, [r7, #12]
        int32_t sumOfSensorValues = 0;
 8012404:	2300      	movs	r3, #0
 8012406:	60bb      	str	r3, [r7, #8]

        int startIdx = 0;
 8012408:	2300      	movs	r3, #0
 801240a:	607b      	str	r3, [r7, #4]
        int endIdx = 15;
 801240c:	230f      	movs	r3, #15
 801240e:	603b      	str	r3, [r7, #0]
        // ============================================================
        // [TODO 4] 가중 평균 계산 (Weighted Average)
        // 과제: 위에서 구한 startIdx ~ endIdx 범위 내의 센서값만 사용하여 위치를 계산하세요.
        // 수식: Position = Sum(Val * Pos_Weight) / Sum(Val)
        // ============================================================
        for (int k = startIdx; k <= endIdx; k++) {
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	617b      	str	r3, [r7, #20]
 8012414:	e002      	b.n	801241c <TIM6_Sensor_IRQ+0x50>
 8012416:	697b      	ldr	r3, [r7, #20]
 8012418:	3301      	adds	r3, #1
 801241a:	617b      	str	r3, [r7, #20]
 801241c:	697a      	ldr	r2, [r7, #20]
 801241e:	683b      	ldr	r3, [r7, #0]
 8012420:	429a      	cmp	r2, r3
 8012422:	ddf8      	ble.n	8012416 <TIM6_Sensor_IRQ+0x4a>


    }


}
 8012424:	bf00      	nop
 8012426:	3718      	adds	r7, #24
 8012428:	46bd      	mov	sp, r7
 801242a:	bd80      	pop	{r7, pc}
 801242c:	240004b4 	.word	0x240004b4
 8012430:	24001218 	.word	0x24001218

08012434 <malloc>:
 8012434:	4b02      	ldr	r3, [pc, #8]	@ (8012440 <malloc+0xc>)
 8012436:	4601      	mov	r1, r0
 8012438:	6818      	ldr	r0, [r3, #0]
 801243a:	f000 b825 	b.w	8012488 <_malloc_r>
 801243e:	bf00      	nop
 8012440:	240002d8 	.word	0x240002d8

08012444 <sbrk_aligned>:
 8012444:	b570      	push	{r4, r5, r6, lr}
 8012446:	4e0f      	ldr	r6, [pc, #60]	@ (8012484 <sbrk_aligned+0x40>)
 8012448:	460c      	mov	r4, r1
 801244a:	6831      	ldr	r1, [r6, #0]
 801244c:	4605      	mov	r5, r0
 801244e:	b911      	cbnz	r1, 8012456 <sbrk_aligned+0x12>
 8012450:	f000 fe44 	bl	80130dc <_sbrk_r>
 8012454:	6030      	str	r0, [r6, #0]
 8012456:	4621      	mov	r1, r4
 8012458:	4628      	mov	r0, r5
 801245a:	f000 fe3f 	bl	80130dc <_sbrk_r>
 801245e:	1c43      	adds	r3, r0, #1
 8012460:	d103      	bne.n	801246a <sbrk_aligned+0x26>
 8012462:	f04f 34ff 	mov.w	r4, #4294967295
 8012466:	4620      	mov	r0, r4
 8012468:	bd70      	pop	{r4, r5, r6, pc}
 801246a:	1cc4      	adds	r4, r0, #3
 801246c:	f024 0403 	bic.w	r4, r4, #3
 8012470:	42a0      	cmp	r0, r4
 8012472:	d0f8      	beq.n	8012466 <sbrk_aligned+0x22>
 8012474:	1a21      	subs	r1, r4, r0
 8012476:	4628      	mov	r0, r5
 8012478:	f000 fe30 	bl	80130dc <_sbrk_r>
 801247c:	3001      	adds	r0, #1
 801247e:	d1f2      	bne.n	8012466 <sbrk_aligned+0x22>
 8012480:	e7ef      	b.n	8012462 <sbrk_aligned+0x1e>
 8012482:	bf00      	nop
 8012484:	2400121c 	.word	0x2400121c

08012488 <_malloc_r>:
 8012488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801248c:	1ccd      	adds	r5, r1, #3
 801248e:	f025 0503 	bic.w	r5, r5, #3
 8012492:	3508      	adds	r5, #8
 8012494:	2d0c      	cmp	r5, #12
 8012496:	bf38      	it	cc
 8012498:	250c      	movcc	r5, #12
 801249a:	2d00      	cmp	r5, #0
 801249c:	4606      	mov	r6, r0
 801249e:	db01      	blt.n	80124a4 <_malloc_r+0x1c>
 80124a0:	42a9      	cmp	r1, r5
 80124a2:	d904      	bls.n	80124ae <_malloc_r+0x26>
 80124a4:	230c      	movs	r3, #12
 80124a6:	6033      	str	r3, [r6, #0]
 80124a8:	2000      	movs	r0, #0
 80124aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012584 <_malloc_r+0xfc>
 80124b2:	f000 f869 	bl	8012588 <__malloc_lock>
 80124b6:	f8d8 3000 	ldr.w	r3, [r8]
 80124ba:	461c      	mov	r4, r3
 80124bc:	bb44      	cbnz	r4, 8012510 <_malloc_r+0x88>
 80124be:	4629      	mov	r1, r5
 80124c0:	4630      	mov	r0, r6
 80124c2:	f7ff ffbf 	bl	8012444 <sbrk_aligned>
 80124c6:	1c43      	adds	r3, r0, #1
 80124c8:	4604      	mov	r4, r0
 80124ca:	d158      	bne.n	801257e <_malloc_r+0xf6>
 80124cc:	f8d8 4000 	ldr.w	r4, [r8]
 80124d0:	4627      	mov	r7, r4
 80124d2:	2f00      	cmp	r7, #0
 80124d4:	d143      	bne.n	801255e <_malloc_r+0xd6>
 80124d6:	2c00      	cmp	r4, #0
 80124d8:	d04b      	beq.n	8012572 <_malloc_r+0xea>
 80124da:	6823      	ldr	r3, [r4, #0]
 80124dc:	4639      	mov	r1, r7
 80124de:	4630      	mov	r0, r6
 80124e0:	eb04 0903 	add.w	r9, r4, r3
 80124e4:	f000 fdfa 	bl	80130dc <_sbrk_r>
 80124e8:	4581      	cmp	r9, r0
 80124ea:	d142      	bne.n	8012572 <_malloc_r+0xea>
 80124ec:	6821      	ldr	r1, [r4, #0]
 80124ee:	1a6d      	subs	r5, r5, r1
 80124f0:	4629      	mov	r1, r5
 80124f2:	4630      	mov	r0, r6
 80124f4:	f7ff ffa6 	bl	8012444 <sbrk_aligned>
 80124f8:	3001      	adds	r0, #1
 80124fa:	d03a      	beq.n	8012572 <_malloc_r+0xea>
 80124fc:	6823      	ldr	r3, [r4, #0]
 80124fe:	442b      	add	r3, r5
 8012500:	6023      	str	r3, [r4, #0]
 8012502:	f8d8 3000 	ldr.w	r3, [r8]
 8012506:	685a      	ldr	r2, [r3, #4]
 8012508:	bb62      	cbnz	r2, 8012564 <_malloc_r+0xdc>
 801250a:	f8c8 7000 	str.w	r7, [r8]
 801250e:	e00f      	b.n	8012530 <_malloc_r+0xa8>
 8012510:	6822      	ldr	r2, [r4, #0]
 8012512:	1b52      	subs	r2, r2, r5
 8012514:	d420      	bmi.n	8012558 <_malloc_r+0xd0>
 8012516:	2a0b      	cmp	r2, #11
 8012518:	d917      	bls.n	801254a <_malloc_r+0xc2>
 801251a:	1961      	adds	r1, r4, r5
 801251c:	42a3      	cmp	r3, r4
 801251e:	6025      	str	r5, [r4, #0]
 8012520:	bf18      	it	ne
 8012522:	6059      	strne	r1, [r3, #4]
 8012524:	6863      	ldr	r3, [r4, #4]
 8012526:	bf08      	it	eq
 8012528:	f8c8 1000 	streq.w	r1, [r8]
 801252c:	5162      	str	r2, [r4, r5]
 801252e:	604b      	str	r3, [r1, #4]
 8012530:	4630      	mov	r0, r6
 8012532:	f000 f82f 	bl	8012594 <__malloc_unlock>
 8012536:	f104 000b 	add.w	r0, r4, #11
 801253a:	1d23      	adds	r3, r4, #4
 801253c:	f020 0007 	bic.w	r0, r0, #7
 8012540:	1ac2      	subs	r2, r0, r3
 8012542:	bf1c      	itt	ne
 8012544:	1a1b      	subne	r3, r3, r0
 8012546:	50a3      	strne	r3, [r4, r2]
 8012548:	e7af      	b.n	80124aa <_malloc_r+0x22>
 801254a:	6862      	ldr	r2, [r4, #4]
 801254c:	42a3      	cmp	r3, r4
 801254e:	bf0c      	ite	eq
 8012550:	f8c8 2000 	streq.w	r2, [r8]
 8012554:	605a      	strne	r2, [r3, #4]
 8012556:	e7eb      	b.n	8012530 <_malloc_r+0xa8>
 8012558:	4623      	mov	r3, r4
 801255a:	6864      	ldr	r4, [r4, #4]
 801255c:	e7ae      	b.n	80124bc <_malloc_r+0x34>
 801255e:	463c      	mov	r4, r7
 8012560:	687f      	ldr	r7, [r7, #4]
 8012562:	e7b6      	b.n	80124d2 <_malloc_r+0x4a>
 8012564:	461a      	mov	r2, r3
 8012566:	685b      	ldr	r3, [r3, #4]
 8012568:	42a3      	cmp	r3, r4
 801256a:	d1fb      	bne.n	8012564 <_malloc_r+0xdc>
 801256c:	2300      	movs	r3, #0
 801256e:	6053      	str	r3, [r2, #4]
 8012570:	e7de      	b.n	8012530 <_malloc_r+0xa8>
 8012572:	230c      	movs	r3, #12
 8012574:	6033      	str	r3, [r6, #0]
 8012576:	4630      	mov	r0, r6
 8012578:	f000 f80c 	bl	8012594 <__malloc_unlock>
 801257c:	e794      	b.n	80124a8 <_malloc_r+0x20>
 801257e:	6005      	str	r5, [r0, #0]
 8012580:	e7d6      	b.n	8012530 <_malloc_r+0xa8>
 8012582:	bf00      	nop
 8012584:	24001220 	.word	0x24001220

08012588 <__malloc_lock>:
 8012588:	4801      	ldr	r0, [pc, #4]	@ (8012590 <__malloc_lock+0x8>)
 801258a:	f000 bdf4 	b.w	8013176 <__retarget_lock_acquire_recursive>
 801258e:	bf00      	nop
 8012590:	24001364 	.word	0x24001364

08012594 <__malloc_unlock>:
 8012594:	4801      	ldr	r0, [pc, #4]	@ (801259c <__malloc_unlock+0x8>)
 8012596:	f000 bdef 	b.w	8013178 <__retarget_lock_release_recursive>
 801259a:	bf00      	nop
 801259c:	24001364 	.word	0x24001364

080125a0 <__cvt>:
 80125a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125a2:	ed2d 8b02 	vpush	{d8}
 80125a6:	eeb0 8b40 	vmov.f64	d8, d0
 80125aa:	b085      	sub	sp, #20
 80125ac:	4617      	mov	r7, r2
 80125ae:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80125b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80125b2:	ee18 2a90 	vmov	r2, s17
 80125b6:	f025 0520 	bic.w	r5, r5, #32
 80125ba:	2a00      	cmp	r2, #0
 80125bc:	bfb6      	itet	lt
 80125be:	222d      	movlt	r2, #45	@ 0x2d
 80125c0:	2200      	movge	r2, #0
 80125c2:	eeb1 8b40 	vneglt.f64	d8, d0
 80125c6:	2d46      	cmp	r5, #70	@ 0x46
 80125c8:	460c      	mov	r4, r1
 80125ca:	701a      	strb	r2, [r3, #0]
 80125cc:	d004      	beq.n	80125d8 <__cvt+0x38>
 80125ce:	2d45      	cmp	r5, #69	@ 0x45
 80125d0:	d100      	bne.n	80125d4 <__cvt+0x34>
 80125d2:	3401      	adds	r4, #1
 80125d4:	2102      	movs	r1, #2
 80125d6:	e000      	b.n	80125da <__cvt+0x3a>
 80125d8:	2103      	movs	r1, #3
 80125da:	ab03      	add	r3, sp, #12
 80125dc:	9301      	str	r3, [sp, #4]
 80125de:	ab02      	add	r3, sp, #8
 80125e0:	9300      	str	r3, [sp, #0]
 80125e2:	4622      	mov	r2, r4
 80125e4:	4633      	mov	r3, r6
 80125e6:	eeb0 0b48 	vmov.f64	d0, d8
 80125ea:	f000 fe65 	bl	80132b8 <_dtoa_r>
 80125ee:	2d47      	cmp	r5, #71	@ 0x47
 80125f0:	d114      	bne.n	801261c <__cvt+0x7c>
 80125f2:	07fb      	lsls	r3, r7, #31
 80125f4:	d50a      	bpl.n	801260c <__cvt+0x6c>
 80125f6:	1902      	adds	r2, r0, r4
 80125f8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80125fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012600:	bf08      	it	eq
 8012602:	9203      	streq	r2, [sp, #12]
 8012604:	2130      	movs	r1, #48	@ 0x30
 8012606:	9b03      	ldr	r3, [sp, #12]
 8012608:	4293      	cmp	r3, r2
 801260a:	d319      	bcc.n	8012640 <__cvt+0xa0>
 801260c:	9b03      	ldr	r3, [sp, #12]
 801260e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012610:	1a1b      	subs	r3, r3, r0
 8012612:	6013      	str	r3, [r2, #0]
 8012614:	b005      	add	sp, #20
 8012616:	ecbd 8b02 	vpop	{d8}
 801261a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801261c:	2d46      	cmp	r5, #70	@ 0x46
 801261e:	eb00 0204 	add.w	r2, r0, r4
 8012622:	d1e9      	bne.n	80125f8 <__cvt+0x58>
 8012624:	7803      	ldrb	r3, [r0, #0]
 8012626:	2b30      	cmp	r3, #48	@ 0x30
 8012628:	d107      	bne.n	801263a <__cvt+0x9a>
 801262a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801262e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012632:	bf1c      	itt	ne
 8012634:	f1c4 0401 	rsbne	r4, r4, #1
 8012638:	6034      	strne	r4, [r6, #0]
 801263a:	6833      	ldr	r3, [r6, #0]
 801263c:	441a      	add	r2, r3
 801263e:	e7db      	b.n	80125f8 <__cvt+0x58>
 8012640:	1c5c      	adds	r4, r3, #1
 8012642:	9403      	str	r4, [sp, #12]
 8012644:	7019      	strb	r1, [r3, #0]
 8012646:	e7de      	b.n	8012606 <__cvt+0x66>

08012648 <__exponent>:
 8012648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801264a:	2900      	cmp	r1, #0
 801264c:	bfba      	itte	lt
 801264e:	4249      	neglt	r1, r1
 8012650:	232d      	movlt	r3, #45	@ 0x2d
 8012652:	232b      	movge	r3, #43	@ 0x2b
 8012654:	2909      	cmp	r1, #9
 8012656:	7002      	strb	r2, [r0, #0]
 8012658:	7043      	strb	r3, [r0, #1]
 801265a:	dd29      	ble.n	80126b0 <__exponent+0x68>
 801265c:	f10d 0307 	add.w	r3, sp, #7
 8012660:	461d      	mov	r5, r3
 8012662:	270a      	movs	r7, #10
 8012664:	461a      	mov	r2, r3
 8012666:	fbb1 f6f7 	udiv	r6, r1, r7
 801266a:	fb07 1416 	mls	r4, r7, r6, r1
 801266e:	3430      	adds	r4, #48	@ 0x30
 8012670:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012674:	460c      	mov	r4, r1
 8012676:	2c63      	cmp	r4, #99	@ 0x63
 8012678:	f103 33ff 	add.w	r3, r3, #4294967295
 801267c:	4631      	mov	r1, r6
 801267e:	dcf1      	bgt.n	8012664 <__exponent+0x1c>
 8012680:	3130      	adds	r1, #48	@ 0x30
 8012682:	1e94      	subs	r4, r2, #2
 8012684:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012688:	1c41      	adds	r1, r0, #1
 801268a:	4623      	mov	r3, r4
 801268c:	42ab      	cmp	r3, r5
 801268e:	d30a      	bcc.n	80126a6 <__exponent+0x5e>
 8012690:	f10d 0309 	add.w	r3, sp, #9
 8012694:	1a9b      	subs	r3, r3, r2
 8012696:	42ac      	cmp	r4, r5
 8012698:	bf88      	it	hi
 801269a:	2300      	movhi	r3, #0
 801269c:	3302      	adds	r3, #2
 801269e:	4403      	add	r3, r0
 80126a0:	1a18      	subs	r0, r3, r0
 80126a2:	b003      	add	sp, #12
 80126a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80126a6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80126aa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80126ae:	e7ed      	b.n	801268c <__exponent+0x44>
 80126b0:	2330      	movs	r3, #48	@ 0x30
 80126b2:	3130      	adds	r1, #48	@ 0x30
 80126b4:	7083      	strb	r3, [r0, #2]
 80126b6:	70c1      	strb	r1, [r0, #3]
 80126b8:	1d03      	adds	r3, r0, #4
 80126ba:	e7f1      	b.n	80126a0 <__exponent+0x58>
 80126bc:	0000      	movs	r0, r0
	...

080126c0 <_printf_float>:
 80126c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126c4:	b08d      	sub	sp, #52	@ 0x34
 80126c6:	460c      	mov	r4, r1
 80126c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80126cc:	4616      	mov	r6, r2
 80126ce:	461f      	mov	r7, r3
 80126d0:	4605      	mov	r5, r0
 80126d2:	f000 fccb 	bl	801306c <_localeconv_r>
 80126d6:	f8d0 b000 	ldr.w	fp, [r0]
 80126da:	4658      	mov	r0, fp
 80126dc:	f7ed fe50 	bl	8000380 <strlen>
 80126e0:	2300      	movs	r3, #0
 80126e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80126e4:	f8d8 3000 	ldr.w	r3, [r8]
 80126e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80126ec:	6822      	ldr	r2, [r4, #0]
 80126ee:	9005      	str	r0, [sp, #20]
 80126f0:	3307      	adds	r3, #7
 80126f2:	f023 0307 	bic.w	r3, r3, #7
 80126f6:	f103 0108 	add.w	r1, r3, #8
 80126fa:	f8c8 1000 	str.w	r1, [r8]
 80126fe:	ed93 0b00 	vldr	d0, [r3]
 8012702:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012960 <_printf_float+0x2a0>
 8012706:	eeb0 7bc0 	vabs.f64	d7, d0
 801270a:	eeb4 7b46 	vcmp.f64	d7, d6
 801270e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012712:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8012716:	dd24      	ble.n	8012762 <_printf_float+0xa2>
 8012718:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801271c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012720:	d502      	bpl.n	8012728 <_printf_float+0x68>
 8012722:	232d      	movs	r3, #45	@ 0x2d
 8012724:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012728:	498f      	ldr	r1, [pc, #572]	@ (8012968 <_printf_float+0x2a8>)
 801272a:	4b90      	ldr	r3, [pc, #576]	@ (801296c <_printf_float+0x2ac>)
 801272c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8012730:	bf8c      	ite	hi
 8012732:	4688      	movhi	r8, r1
 8012734:	4698      	movls	r8, r3
 8012736:	f022 0204 	bic.w	r2, r2, #4
 801273a:	2303      	movs	r3, #3
 801273c:	6123      	str	r3, [r4, #16]
 801273e:	6022      	str	r2, [r4, #0]
 8012740:	f04f 0a00 	mov.w	sl, #0
 8012744:	9700      	str	r7, [sp, #0]
 8012746:	4633      	mov	r3, r6
 8012748:	aa0b      	add	r2, sp, #44	@ 0x2c
 801274a:	4621      	mov	r1, r4
 801274c:	4628      	mov	r0, r5
 801274e:	f000 f9d1 	bl	8012af4 <_printf_common>
 8012752:	3001      	adds	r0, #1
 8012754:	f040 8089 	bne.w	801286a <_printf_float+0x1aa>
 8012758:	f04f 30ff 	mov.w	r0, #4294967295
 801275c:	b00d      	add	sp, #52	@ 0x34
 801275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012762:	eeb4 0b40 	vcmp.f64	d0, d0
 8012766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801276a:	d709      	bvc.n	8012780 <_printf_float+0xc0>
 801276c:	ee10 3a90 	vmov	r3, s1
 8012770:	2b00      	cmp	r3, #0
 8012772:	bfbc      	itt	lt
 8012774:	232d      	movlt	r3, #45	@ 0x2d
 8012776:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801277a:	497d      	ldr	r1, [pc, #500]	@ (8012970 <_printf_float+0x2b0>)
 801277c:	4b7d      	ldr	r3, [pc, #500]	@ (8012974 <_printf_float+0x2b4>)
 801277e:	e7d5      	b.n	801272c <_printf_float+0x6c>
 8012780:	6863      	ldr	r3, [r4, #4]
 8012782:	1c59      	adds	r1, r3, #1
 8012784:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8012788:	d139      	bne.n	80127fe <_printf_float+0x13e>
 801278a:	2306      	movs	r3, #6
 801278c:	6063      	str	r3, [r4, #4]
 801278e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012792:	2300      	movs	r3, #0
 8012794:	6022      	str	r2, [r4, #0]
 8012796:	9303      	str	r3, [sp, #12]
 8012798:	ab0a      	add	r3, sp, #40	@ 0x28
 801279a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801279e:	ab09      	add	r3, sp, #36	@ 0x24
 80127a0:	9300      	str	r3, [sp, #0]
 80127a2:	6861      	ldr	r1, [r4, #4]
 80127a4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80127a8:	4628      	mov	r0, r5
 80127aa:	f7ff fef9 	bl	80125a0 <__cvt>
 80127ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80127b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80127b4:	4680      	mov	r8, r0
 80127b6:	d129      	bne.n	801280c <_printf_float+0x14c>
 80127b8:	1cc8      	adds	r0, r1, #3
 80127ba:	db02      	blt.n	80127c2 <_printf_float+0x102>
 80127bc:	6863      	ldr	r3, [r4, #4]
 80127be:	4299      	cmp	r1, r3
 80127c0:	dd41      	ble.n	8012846 <_printf_float+0x186>
 80127c2:	f1a9 0902 	sub.w	r9, r9, #2
 80127c6:	fa5f f989 	uxtb.w	r9, r9
 80127ca:	3901      	subs	r1, #1
 80127cc:	464a      	mov	r2, r9
 80127ce:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80127d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80127d4:	f7ff ff38 	bl	8012648 <__exponent>
 80127d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80127da:	1813      	adds	r3, r2, r0
 80127dc:	2a01      	cmp	r2, #1
 80127de:	4682      	mov	sl, r0
 80127e0:	6123      	str	r3, [r4, #16]
 80127e2:	dc02      	bgt.n	80127ea <_printf_float+0x12a>
 80127e4:	6822      	ldr	r2, [r4, #0]
 80127e6:	07d2      	lsls	r2, r2, #31
 80127e8:	d501      	bpl.n	80127ee <_printf_float+0x12e>
 80127ea:	3301      	adds	r3, #1
 80127ec:	6123      	str	r3, [r4, #16]
 80127ee:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d0a6      	beq.n	8012744 <_printf_float+0x84>
 80127f6:	232d      	movs	r3, #45	@ 0x2d
 80127f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80127fc:	e7a2      	b.n	8012744 <_printf_float+0x84>
 80127fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012802:	d1c4      	bne.n	801278e <_printf_float+0xce>
 8012804:	2b00      	cmp	r3, #0
 8012806:	d1c2      	bne.n	801278e <_printf_float+0xce>
 8012808:	2301      	movs	r3, #1
 801280a:	e7bf      	b.n	801278c <_printf_float+0xcc>
 801280c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012810:	d9db      	bls.n	80127ca <_printf_float+0x10a>
 8012812:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8012816:	d118      	bne.n	801284a <_printf_float+0x18a>
 8012818:	2900      	cmp	r1, #0
 801281a:	6863      	ldr	r3, [r4, #4]
 801281c:	dd0b      	ble.n	8012836 <_printf_float+0x176>
 801281e:	6121      	str	r1, [r4, #16]
 8012820:	b913      	cbnz	r3, 8012828 <_printf_float+0x168>
 8012822:	6822      	ldr	r2, [r4, #0]
 8012824:	07d0      	lsls	r0, r2, #31
 8012826:	d502      	bpl.n	801282e <_printf_float+0x16e>
 8012828:	3301      	adds	r3, #1
 801282a:	440b      	add	r3, r1
 801282c:	6123      	str	r3, [r4, #16]
 801282e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012830:	f04f 0a00 	mov.w	sl, #0
 8012834:	e7db      	b.n	80127ee <_printf_float+0x12e>
 8012836:	b913      	cbnz	r3, 801283e <_printf_float+0x17e>
 8012838:	6822      	ldr	r2, [r4, #0]
 801283a:	07d2      	lsls	r2, r2, #31
 801283c:	d501      	bpl.n	8012842 <_printf_float+0x182>
 801283e:	3302      	adds	r3, #2
 8012840:	e7f4      	b.n	801282c <_printf_float+0x16c>
 8012842:	2301      	movs	r3, #1
 8012844:	e7f2      	b.n	801282c <_printf_float+0x16c>
 8012846:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801284a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801284c:	4299      	cmp	r1, r3
 801284e:	db05      	blt.n	801285c <_printf_float+0x19c>
 8012850:	6823      	ldr	r3, [r4, #0]
 8012852:	6121      	str	r1, [r4, #16]
 8012854:	07d8      	lsls	r0, r3, #31
 8012856:	d5ea      	bpl.n	801282e <_printf_float+0x16e>
 8012858:	1c4b      	adds	r3, r1, #1
 801285a:	e7e7      	b.n	801282c <_printf_float+0x16c>
 801285c:	2900      	cmp	r1, #0
 801285e:	bfd4      	ite	le
 8012860:	f1c1 0202 	rsble	r2, r1, #2
 8012864:	2201      	movgt	r2, #1
 8012866:	4413      	add	r3, r2
 8012868:	e7e0      	b.n	801282c <_printf_float+0x16c>
 801286a:	6823      	ldr	r3, [r4, #0]
 801286c:	055a      	lsls	r2, r3, #21
 801286e:	d407      	bmi.n	8012880 <_printf_float+0x1c0>
 8012870:	6923      	ldr	r3, [r4, #16]
 8012872:	4642      	mov	r2, r8
 8012874:	4631      	mov	r1, r6
 8012876:	4628      	mov	r0, r5
 8012878:	47b8      	blx	r7
 801287a:	3001      	adds	r0, #1
 801287c:	d12a      	bne.n	80128d4 <_printf_float+0x214>
 801287e:	e76b      	b.n	8012758 <_printf_float+0x98>
 8012880:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012884:	f240 80e0 	bls.w	8012a48 <_printf_float+0x388>
 8012888:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801288c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012894:	d133      	bne.n	80128fe <_printf_float+0x23e>
 8012896:	4a38      	ldr	r2, [pc, #224]	@ (8012978 <_printf_float+0x2b8>)
 8012898:	2301      	movs	r3, #1
 801289a:	4631      	mov	r1, r6
 801289c:	4628      	mov	r0, r5
 801289e:	47b8      	blx	r7
 80128a0:	3001      	adds	r0, #1
 80128a2:	f43f af59 	beq.w	8012758 <_printf_float+0x98>
 80128a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80128aa:	4543      	cmp	r3, r8
 80128ac:	db02      	blt.n	80128b4 <_printf_float+0x1f4>
 80128ae:	6823      	ldr	r3, [r4, #0]
 80128b0:	07d8      	lsls	r0, r3, #31
 80128b2:	d50f      	bpl.n	80128d4 <_printf_float+0x214>
 80128b4:	9b05      	ldr	r3, [sp, #20]
 80128b6:	465a      	mov	r2, fp
 80128b8:	4631      	mov	r1, r6
 80128ba:	4628      	mov	r0, r5
 80128bc:	47b8      	blx	r7
 80128be:	3001      	adds	r0, #1
 80128c0:	f43f af4a 	beq.w	8012758 <_printf_float+0x98>
 80128c4:	f04f 0900 	mov.w	r9, #0
 80128c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80128cc:	f104 0a1a 	add.w	sl, r4, #26
 80128d0:	45c8      	cmp	r8, r9
 80128d2:	dc09      	bgt.n	80128e8 <_printf_float+0x228>
 80128d4:	6823      	ldr	r3, [r4, #0]
 80128d6:	079b      	lsls	r3, r3, #30
 80128d8:	f100 8107 	bmi.w	8012aea <_printf_float+0x42a>
 80128dc:	68e0      	ldr	r0, [r4, #12]
 80128de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80128e0:	4298      	cmp	r0, r3
 80128e2:	bfb8      	it	lt
 80128e4:	4618      	movlt	r0, r3
 80128e6:	e739      	b.n	801275c <_printf_float+0x9c>
 80128e8:	2301      	movs	r3, #1
 80128ea:	4652      	mov	r2, sl
 80128ec:	4631      	mov	r1, r6
 80128ee:	4628      	mov	r0, r5
 80128f0:	47b8      	blx	r7
 80128f2:	3001      	adds	r0, #1
 80128f4:	f43f af30 	beq.w	8012758 <_printf_float+0x98>
 80128f8:	f109 0901 	add.w	r9, r9, #1
 80128fc:	e7e8      	b.n	80128d0 <_printf_float+0x210>
 80128fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012900:	2b00      	cmp	r3, #0
 8012902:	dc3b      	bgt.n	801297c <_printf_float+0x2bc>
 8012904:	4a1c      	ldr	r2, [pc, #112]	@ (8012978 <_printf_float+0x2b8>)
 8012906:	2301      	movs	r3, #1
 8012908:	4631      	mov	r1, r6
 801290a:	4628      	mov	r0, r5
 801290c:	47b8      	blx	r7
 801290e:	3001      	adds	r0, #1
 8012910:	f43f af22 	beq.w	8012758 <_printf_float+0x98>
 8012914:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012918:	ea59 0303 	orrs.w	r3, r9, r3
 801291c:	d102      	bne.n	8012924 <_printf_float+0x264>
 801291e:	6823      	ldr	r3, [r4, #0]
 8012920:	07d9      	lsls	r1, r3, #31
 8012922:	d5d7      	bpl.n	80128d4 <_printf_float+0x214>
 8012924:	9b05      	ldr	r3, [sp, #20]
 8012926:	465a      	mov	r2, fp
 8012928:	4631      	mov	r1, r6
 801292a:	4628      	mov	r0, r5
 801292c:	47b8      	blx	r7
 801292e:	3001      	adds	r0, #1
 8012930:	f43f af12 	beq.w	8012758 <_printf_float+0x98>
 8012934:	f04f 0a00 	mov.w	sl, #0
 8012938:	f104 0b1a 	add.w	fp, r4, #26
 801293c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801293e:	425b      	negs	r3, r3
 8012940:	4553      	cmp	r3, sl
 8012942:	dc01      	bgt.n	8012948 <_printf_float+0x288>
 8012944:	464b      	mov	r3, r9
 8012946:	e794      	b.n	8012872 <_printf_float+0x1b2>
 8012948:	2301      	movs	r3, #1
 801294a:	465a      	mov	r2, fp
 801294c:	4631      	mov	r1, r6
 801294e:	4628      	mov	r0, r5
 8012950:	47b8      	blx	r7
 8012952:	3001      	adds	r0, #1
 8012954:	f43f af00 	beq.w	8012758 <_printf_float+0x98>
 8012958:	f10a 0a01 	add.w	sl, sl, #1
 801295c:	e7ee      	b.n	801293c <_printf_float+0x27c>
 801295e:	bf00      	nop
 8012960:	ffffffff 	.word	0xffffffff
 8012964:	7fefffff 	.word	0x7fefffff
 8012968:	08015648 	.word	0x08015648
 801296c:	08015644 	.word	0x08015644
 8012970:	08015650 	.word	0x08015650
 8012974:	0801564c 	.word	0x0801564c
 8012978:	08015654 	.word	0x08015654
 801297c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801297e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012982:	4553      	cmp	r3, sl
 8012984:	bfa8      	it	ge
 8012986:	4653      	movge	r3, sl
 8012988:	2b00      	cmp	r3, #0
 801298a:	4699      	mov	r9, r3
 801298c:	dc37      	bgt.n	80129fe <_printf_float+0x33e>
 801298e:	2300      	movs	r3, #0
 8012990:	9307      	str	r3, [sp, #28]
 8012992:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012996:	f104 021a 	add.w	r2, r4, #26
 801299a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801299c:	9907      	ldr	r1, [sp, #28]
 801299e:	9306      	str	r3, [sp, #24]
 80129a0:	eba3 0309 	sub.w	r3, r3, r9
 80129a4:	428b      	cmp	r3, r1
 80129a6:	dc31      	bgt.n	8012a0c <_printf_float+0x34c>
 80129a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129aa:	459a      	cmp	sl, r3
 80129ac:	dc3b      	bgt.n	8012a26 <_printf_float+0x366>
 80129ae:	6823      	ldr	r3, [r4, #0]
 80129b0:	07da      	lsls	r2, r3, #31
 80129b2:	d438      	bmi.n	8012a26 <_printf_float+0x366>
 80129b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129b6:	ebaa 0903 	sub.w	r9, sl, r3
 80129ba:	9b06      	ldr	r3, [sp, #24]
 80129bc:	ebaa 0303 	sub.w	r3, sl, r3
 80129c0:	4599      	cmp	r9, r3
 80129c2:	bfa8      	it	ge
 80129c4:	4699      	movge	r9, r3
 80129c6:	f1b9 0f00 	cmp.w	r9, #0
 80129ca:	dc34      	bgt.n	8012a36 <_printf_float+0x376>
 80129cc:	f04f 0800 	mov.w	r8, #0
 80129d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80129d4:	f104 0b1a 	add.w	fp, r4, #26
 80129d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129da:	ebaa 0303 	sub.w	r3, sl, r3
 80129de:	eba3 0309 	sub.w	r3, r3, r9
 80129e2:	4543      	cmp	r3, r8
 80129e4:	f77f af76 	ble.w	80128d4 <_printf_float+0x214>
 80129e8:	2301      	movs	r3, #1
 80129ea:	465a      	mov	r2, fp
 80129ec:	4631      	mov	r1, r6
 80129ee:	4628      	mov	r0, r5
 80129f0:	47b8      	blx	r7
 80129f2:	3001      	adds	r0, #1
 80129f4:	f43f aeb0 	beq.w	8012758 <_printf_float+0x98>
 80129f8:	f108 0801 	add.w	r8, r8, #1
 80129fc:	e7ec      	b.n	80129d8 <_printf_float+0x318>
 80129fe:	4642      	mov	r2, r8
 8012a00:	4631      	mov	r1, r6
 8012a02:	4628      	mov	r0, r5
 8012a04:	47b8      	blx	r7
 8012a06:	3001      	adds	r0, #1
 8012a08:	d1c1      	bne.n	801298e <_printf_float+0x2ce>
 8012a0a:	e6a5      	b.n	8012758 <_printf_float+0x98>
 8012a0c:	2301      	movs	r3, #1
 8012a0e:	4631      	mov	r1, r6
 8012a10:	4628      	mov	r0, r5
 8012a12:	9206      	str	r2, [sp, #24]
 8012a14:	47b8      	blx	r7
 8012a16:	3001      	adds	r0, #1
 8012a18:	f43f ae9e 	beq.w	8012758 <_printf_float+0x98>
 8012a1c:	9b07      	ldr	r3, [sp, #28]
 8012a1e:	9a06      	ldr	r2, [sp, #24]
 8012a20:	3301      	adds	r3, #1
 8012a22:	9307      	str	r3, [sp, #28]
 8012a24:	e7b9      	b.n	801299a <_printf_float+0x2da>
 8012a26:	9b05      	ldr	r3, [sp, #20]
 8012a28:	465a      	mov	r2, fp
 8012a2a:	4631      	mov	r1, r6
 8012a2c:	4628      	mov	r0, r5
 8012a2e:	47b8      	blx	r7
 8012a30:	3001      	adds	r0, #1
 8012a32:	d1bf      	bne.n	80129b4 <_printf_float+0x2f4>
 8012a34:	e690      	b.n	8012758 <_printf_float+0x98>
 8012a36:	9a06      	ldr	r2, [sp, #24]
 8012a38:	464b      	mov	r3, r9
 8012a3a:	4442      	add	r2, r8
 8012a3c:	4631      	mov	r1, r6
 8012a3e:	4628      	mov	r0, r5
 8012a40:	47b8      	blx	r7
 8012a42:	3001      	adds	r0, #1
 8012a44:	d1c2      	bne.n	80129cc <_printf_float+0x30c>
 8012a46:	e687      	b.n	8012758 <_printf_float+0x98>
 8012a48:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8012a4c:	f1b9 0f01 	cmp.w	r9, #1
 8012a50:	dc01      	bgt.n	8012a56 <_printf_float+0x396>
 8012a52:	07db      	lsls	r3, r3, #31
 8012a54:	d536      	bpl.n	8012ac4 <_printf_float+0x404>
 8012a56:	2301      	movs	r3, #1
 8012a58:	4642      	mov	r2, r8
 8012a5a:	4631      	mov	r1, r6
 8012a5c:	4628      	mov	r0, r5
 8012a5e:	47b8      	blx	r7
 8012a60:	3001      	adds	r0, #1
 8012a62:	f43f ae79 	beq.w	8012758 <_printf_float+0x98>
 8012a66:	9b05      	ldr	r3, [sp, #20]
 8012a68:	465a      	mov	r2, fp
 8012a6a:	4631      	mov	r1, r6
 8012a6c:	4628      	mov	r0, r5
 8012a6e:	47b8      	blx	r7
 8012a70:	3001      	adds	r0, #1
 8012a72:	f43f ae71 	beq.w	8012758 <_printf_float+0x98>
 8012a76:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8012a7a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a82:	f109 39ff 	add.w	r9, r9, #4294967295
 8012a86:	d018      	beq.n	8012aba <_printf_float+0x3fa>
 8012a88:	464b      	mov	r3, r9
 8012a8a:	f108 0201 	add.w	r2, r8, #1
 8012a8e:	4631      	mov	r1, r6
 8012a90:	4628      	mov	r0, r5
 8012a92:	47b8      	blx	r7
 8012a94:	3001      	adds	r0, #1
 8012a96:	d10c      	bne.n	8012ab2 <_printf_float+0x3f2>
 8012a98:	e65e      	b.n	8012758 <_printf_float+0x98>
 8012a9a:	2301      	movs	r3, #1
 8012a9c:	465a      	mov	r2, fp
 8012a9e:	4631      	mov	r1, r6
 8012aa0:	4628      	mov	r0, r5
 8012aa2:	47b8      	blx	r7
 8012aa4:	3001      	adds	r0, #1
 8012aa6:	f43f ae57 	beq.w	8012758 <_printf_float+0x98>
 8012aaa:	f108 0801 	add.w	r8, r8, #1
 8012aae:	45c8      	cmp	r8, r9
 8012ab0:	dbf3      	blt.n	8012a9a <_printf_float+0x3da>
 8012ab2:	4653      	mov	r3, sl
 8012ab4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012ab8:	e6dc      	b.n	8012874 <_printf_float+0x1b4>
 8012aba:	f04f 0800 	mov.w	r8, #0
 8012abe:	f104 0b1a 	add.w	fp, r4, #26
 8012ac2:	e7f4      	b.n	8012aae <_printf_float+0x3ee>
 8012ac4:	2301      	movs	r3, #1
 8012ac6:	4642      	mov	r2, r8
 8012ac8:	e7e1      	b.n	8012a8e <_printf_float+0x3ce>
 8012aca:	2301      	movs	r3, #1
 8012acc:	464a      	mov	r2, r9
 8012ace:	4631      	mov	r1, r6
 8012ad0:	4628      	mov	r0, r5
 8012ad2:	47b8      	blx	r7
 8012ad4:	3001      	adds	r0, #1
 8012ad6:	f43f ae3f 	beq.w	8012758 <_printf_float+0x98>
 8012ada:	f108 0801 	add.w	r8, r8, #1
 8012ade:	68e3      	ldr	r3, [r4, #12]
 8012ae0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012ae2:	1a5b      	subs	r3, r3, r1
 8012ae4:	4543      	cmp	r3, r8
 8012ae6:	dcf0      	bgt.n	8012aca <_printf_float+0x40a>
 8012ae8:	e6f8      	b.n	80128dc <_printf_float+0x21c>
 8012aea:	f04f 0800 	mov.w	r8, #0
 8012aee:	f104 0919 	add.w	r9, r4, #25
 8012af2:	e7f4      	b.n	8012ade <_printf_float+0x41e>

08012af4 <_printf_common>:
 8012af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012af8:	4616      	mov	r6, r2
 8012afa:	4698      	mov	r8, r3
 8012afc:	688a      	ldr	r2, [r1, #8]
 8012afe:	690b      	ldr	r3, [r1, #16]
 8012b00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012b04:	4293      	cmp	r3, r2
 8012b06:	bfb8      	it	lt
 8012b08:	4613      	movlt	r3, r2
 8012b0a:	6033      	str	r3, [r6, #0]
 8012b0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012b10:	4607      	mov	r7, r0
 8012b12:	460c      	mov	r4, r1
 8012b14:	b10a      	cbz	r2, 8012b1a <_printf_common+0x26>
 8012b16:	3301      	adds	r3, #1
 8012b18:	6033      	str	r3, [r6, #0]
 8012b1a:	6823      	ldr	r3, [r4, #0]
 8012b1c:	0699      	lsls	r1, r3, #26
 8012b1e:	bf42      	ittt	mi
 8012b20:	6833      	ldrmi	r3, [r6, #0]
 8012b22:	3302      	addmi	r3, #2
 8012b24:	6033      	strmi	r3, [r6, #0]
 8012b26:	6825      	ldr	r5, [r4, #0]
 8012b28:	f015 0506 	ands.w	r5, r5, #6
 8012b2c:	d106      	bne.n	8012b3c <_printf_common+0x48>
 8012b2e:	f104 0a19 	add.w	sl, r4, #25
 8012b32:	68e3      	ldr	r3, [r4, #12]
 8012b34:	6832      	ldr	r2, [r6, #0]
 8012b36:	1a9b      	subs	r3, r3, r2
 8012b38:	42ab      	cmp	r3, r5
 8012b3a:	dc26      	bgt.n	8012b8a <_printf_common+0x96>
 8012b3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012b40:	6822      	ldr	r2, [r4, #0]
 8012b42:	3b00      	subs	r3, #0
 8012b44:	bf18      	it	ne
 8012b46:	2301      	movne	r3, #1
 8012b48:	0692      	lsls	r2, r2, #26
 8012b4a:	d42b      	bmi.n	8012ba4 <_printf_common+0xb0>
 8012b4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012b50:	4641      	mov	r1, r8
 8012b52:	4638      	mov	r0, r7
 8012b54:	47c8      	blx	r9
 8012b56:	3001      	adds	r0, #1
 8012b58:	d01e      	beq.n	8012b98 <_printf_common+0xa4>
 8012b5a:	6823      	ldr	r3, [r4, #0]
 8012b5c:	6922      	ldr	r2, [r4, #16]
 8012b5e:	f003 0306 	and.w	r3, r3, #6
 8012b62:	2b04      	cmp	r3, #4
 8012b64:	bf02      	ittt	eq
 8012b66:	68e5      	ldreq	r5, [r4, #12]
 8012b68:	6833      	ldreq	r3, [r6, #0]
 8012b6a:	1aed      	subeq	r5, r5, r3
 8012b6c:	68a3      	ldr	r3, [r4, #8]
 8012b6e:	bf0c      	ite	eq
 8012b70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012b74:	2500      	movne	r5, #0
 8012b76:	4293      	cmp	r3, r2
 8012b78:	bfc4      	itt	gt
 8012b7a:	1a9b      	subgt	r3, r3, r2
 8012b7c:	18ed      	addgt	r5, r5, r3
 8012b7e:	2600      	movs	r6, #0
 8012b80:	341a      	adds	r4, #26
 8012b82:	42b5      	cmp	r5, r6
 8012b84:	d11a      	bne.n	8012bbc <_printf_common+0xc8>
 8012b86:	2000      	movs	r0, #0
 8012b88:	e008      	b.n	8012b9c <_printf_common+0xa8>
 8012b8a:	2301      	movs	r3, #1
 8012b8c:	4652      	mov	r2, sl
 8012b8e:	4641      	mov	r1, r8
 8012b90:	4638      	mov	r0, r7
 8012b92:	47c8      	blx	r9
 8012b94:	3001      	adds	r0, #1
 8012b96:	d103      	bne.n	8012ba0 <_printf_common+0xac>
 8012b98:	f04f 30ff 	mov.w	r0, #4294967295
 8012b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ba0:	3501      	adds	r5, #1
 8012ba2:	e7c6      	b.n	8012b32 <_printf_common+0x3e>
 8012ba4:	18e1      	adds	r1, r4, r3
 8012ba6:	1c5a      	adds	r2, r3, #1
 8012ba8:	2030      	movs	r0, #48	@ 0x30
 8012baa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012bae:	4422      	add	r2, r4
 8012bb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012bb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012bb8:	3302      	adds	r3, #2
 8012bba:	e7c7      	b.n	8012b4c <_printf_common+0x58>
 8012bbc:	2301      	movs	r3, #1
 8012bbe:	4622      	mov	r2, r4
 8012bc0:	4641      	mov	r1, r8
 8012bc2:	4638      	mov	r0, r7
 8012bc4:	47c8      	blx	r9
 8012bc6:	3001      	adds	r0, #1
 8012bc8:	d0e6      	beq.n	8012b98 <_printf_common+0xa4>
 8012bca:	3601      	adds	r6, #1
 8012bcc:	e7d9      	b.n	8012b82 <_printf_common+0x8e>
	...

08012bd0 <_printf_i>:
 8012bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012bd4:	7e0f      	ldrb	r7, [r1, #24]
 8012bd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012bd8:	2f78      	cmp	r7, #120	@ 0x78
 8012bda:	4691      	mov	r9, r2
 8012bdc:	4680      	mov	r8, r0
 8012bde:	460c      	mov	r4, r1
 8012be0:	469a      	mov	sl, r3
 8012be2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012be6:	d807      	bhi.n	8012bf8 <_printf_i+0x28>
 8012be8:	2f62      	cmp	r7, #98	@ 0x62
 8012bea:	d80a      	bhi.n	8012c02 <_printf_i+0x32>
 8012bec:	2f00      	cmp	r7, #0
 8012bee:	f000 80d1 	beq.w	8012d94 <_printf_i+0x1c4>
 8012bf2:	2f58      	cmp	r7, #88	@ 0x58
 8012bf4:	f000 80b8 	beq.w	8012d68 <_printf_i+0x198>
 8012bf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012bfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012c00:	e03a      	b.n	8012c78 <_printf_i+0xa8>
 8012c02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012c06:	2b15      	cmp	r3, #21
 8012c08:	d8f6      	bhi.n	8012bf8 <_printf_i+0x28>
 8012c0a:	a101      	add	r1, pc, #4	@ (adr r1, 8012c10 <_printf_i+0x40>)
 8012c0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012c10:	08012c69 	.word	0x08012c69
 8012c14:	08012c7d 	.word	0x08012c7d
 8012c18:	08012bf9 	.word	0x08012bf9
 8012c1c:	08012bf9 	.word	0x08012bf9
 8012c20:	08012bf9 	.word	0x08012bf9
 8012c24:	08012bf9 	.word	0x08012bf9
 8012c28:	08012c7d 	.word	0x08012c7d
 8012c2c:	08012bf9 	.word	0x08012bf9
 8012c30:	08012bf9 	.word	0x08012bf9
 8012c34:	08012bf9 	.word	0x08012bf9
 8012c38:	08012bf9 	.word	0x08012bf9
 8012c3c:	08012d7b 	.word	0x08012d7b
 8012c40:	08012ca7 	.word	0x08012ca7
 8012c44:	08012d35 	.word	0x08012d35
 8012c48:	08012bf9 	.word	0x08012bf9
 8012c4c:	08012bf9 	.word	0x08012bf9
 8012c50:	08012d9d 	.word	0x08012d9d
 8012c54:	08012bf9 	.word	0x08012bf9
 8012c58:	08012ca7 	.word	0x08012ca7
 8012c5c:	08012bf9 	.word	0x08012bf9
 8012c60:	08012bf9 	.word	0x08012bf9
 8012c64:	08012d3d 	.word	0x08012d3d
 8012c68:	6833      	ldr	r3, [r6, #0]
 8012c6a:	1d1a      	adds	r2, r3, #4
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	6032      	str	r2, [r6, #0]
 8012c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012c74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012c78:	2301      	movs	r3, #1
 8012c7a:	e09c      	b.n	8012db6 <_printf_i+0x1e6>
 8012c7c:	6833      	ldr	r3, [r6, #0]
 8012c7e:	6820      	ldr	r0, [r4, #0]
 8012c80:	1d19      	adds	r1, r3, #4
 8012c82:	6031      	str	r1, [r6, #0]
 8012c84:	0606      	lsls	r6, r0, #24
 8012c86:	d501      	bpl.n	8012c8c <_printf_i+0xbc>
 8012c88:	681d      	ldr	r5, [r3, #0]
 8012c8a:	e003      	b.n	8012c94 <_printf_i+0xc4>
 8012c8c:	0645      	lsls	r5, r0, #25
 8012c8e:	d5fb      	bpl.n	8012c88 <_printf_i+0xb8>
 8012c90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012c94:	2d00      	cmp	r5, #0
 8012c96:	da03      	bge.n	8012ca0 <_printf_i+0xd0>
 8012c98:	232d      	movs	r3, #45	@ 0x2d
 8012c9a:	426d      	negs	r5, r5
 8012c9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ca0:	4858      	ldr	r0, [pc, #352]	@ (8012e04 <_printf_i+0x234>)
 8012ca2:	230a      	movs	r3, #10
 8012ca4:	e011      	b.n	8012cca <_printf_i+0xfa>
 8012ca6:	6821      	ldr	r1, [r4, #0]
 8012ca8:	6833      	ldr	r3, [r6, #0]
 8012caa:	0608      	lsls	r0, r1, #24
 8012cac:	f853 5b04 	ldr.w	r5, [r3], #4
 8012cb0:	d402      	bmi.n	8012cb8 <_printf_i+0xe8>
 8012cb2:	0649      	lsls	r1, r1, #25
 8012cb4:	bf48      	it	mi
 8012cb6:	b2ad      	uxthmi	r5, r5
 8012cb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8012cba:	4852      	ldr	r0, [pc, #328]	@ (8012e04 <_printf_i+0x234>)
 8012cbc:	6033      	str	r3, [r6, #0]
 8012cbe:	bf14      	ite	ne
 8012cc0:	230a      	movne	r3, #10
 8012cc2:	2308      	moveq	r3, #8
 8012cc4:	2100      	movs	r1, #0
 8012cc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012cca:	6866      	ldr	r6, [r4, #4]
 8012ccc:	60a6      	str	r6, [r4, #8]
 8012cce:	2e00      	cmp	r6, #0
 8012cd0:	db05      	blt.n	8012cde <_printf_i+0x10e>
 8012cd2:	6821      	ldr	r1, [r4, #0]
 8012cd4:	432e      	orrs	r6, r5
 8012cd6:	f021 0104 	bic.w	r1, r1, #4
 8012cda:	6021      	str	r1, [r4, #0]
 8012cdc:	d04b      	beq.n	8012d76 <_printf_i+0x1a6>
 8012cde:	4616      	mov	r6, r2
 8012ce0:	fbb5 f1f3 	udiv	r1, r5, r3
 8012ce4:	fb03 5711 	mls	r7, r3, r1, r5
 8012ce8:	5dc7      	ldrb	r7, [r0, r7]
 8012cea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012cee:	462f      	mov	r7, r5
 8012cf0:	42bb      	cmp	r3, r7
 8012cf2:	460d      	mov	r5, r1
 8012cf4:	d9f4      	bls.n	8012ce0 <_printf_i+0x110>
 8012cf6:	2b08      	cmp	r3, #8
 8012cf8:	d10b      	bne.n	8012d12 <_printf_i+0x142>
 8012cfa:	6823      	ldr	r3, [r4, #0]
 8012cfc:	07df      	lsls	r7, r3, #31
 8012cfe:	d508      	bpl.n	8012d12 <_printf_i+0x142>
 8012d00:	6923      	ldr	r3, [r4, #16]
 8012d02:	6861      	ldr	r1, [r4, #4]
 8012d04:	4299      	cmp	r1, r3
 8012d06:	bfde      	ittt	le
 8012d08:	2330      	movle	r3, #48	@ 0x30
 8012d0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012d0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012d12:	1b92      	subs	r2, r2, r6
 8012d14:	6122      	str	r2, [r4, #16]
 8012d16:	f8cd a000 	str.w	sl, [sp]
 8012d1a:	464b      	mov	r3, r9
 8012d1c:	aa03      	add	r2, sp, #12
 8012d1e:	4621      	mov	r1, r4
 8012d20:	4640      	mov	r0, r8
 8012d22:	f7ff fee7 	bl	8012af4 <_printf_common>
 8012d26:	3001      	adds	r0, #1
 8012d28:	d14a      	bne.n	8012dc0 <_printf_i+0x1f0>
 8012d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8012d2e:	b004      	add	sp, #16
 8012d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d34:	6823      	ldr	r3, [r4, #0]
 8012d36:	f043 0320 	orr.w	r3, r3, #32
 8012d3a:	6023      	str	r3, [r4, #0]
 8012d3c:	4832      	ldr	r0, [pc, #200]	@ (8012e08 <_printf_i+0x238>)
 8012d3e:	2778      	movs	r7, #120	@ 0x78
 8012d40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012d44:	6823      	ldr	r3, [r4, #0]
 8012d46:	6831      	ldr	r1, [r6, #0]
 8012d48:	061f      	lsls	r7, r3, #24
 8012d4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8012d4e:	d402      	bmi.n	8012d56 <_printf_i+0x186>
 8012d50:	065f      	lsls	r7, r3, #25
 8012d52:	bf48      	it	mi
 8012d54:	b2ad      	uxthmi	r5, r5
 8012d56:	6031      	str	r1, [r6, #0]
 8012d58:	07d9      	lsls	r1, r3, #31
 8012d5a:	bf44      	itt	mi
 8012d5c:	f043 0320 	orrmi.w	r3, r3, #32
 8012d60:	6023      	strmi	r3, [r4, #0]
 8012d62:	b11d      	cbz	r5, 8012d6c <_printf_i+0x19c>
 8012d64:	2310      	movs	r3, #16
 8012d66:	e7ad      	b.n	8012cc4 <_printf_i+0xf4>
 8012d68:	4826      	ldr	r0, [pc, #152]	@ (8012e04 <_printf_i+0x234>)
 8012d6a:	e7e9      	b.n	8012d40 <_printf_i+0x170>
 8012d6c:	6823      	ldr	r3, [r4, #0]
 8012d6e:	f023 0320 	bic.w	r3, r3, #32
 8012d72:	6023      	str	r3, [r4, #0]
 8012d74:	e7f6      	b.n	8012d64 <_printf_i+0x194>
 8012d76:	4616      	mov	r6, r2
 8012d78:	e7bd      	b.n	8012cf6 <_printf_i+0x126>
 8012d7a:	6833      	ldr	r3, [r6, #0]
 8012d7c:	6825      	ldr	r5, [r4, #0]
 8012d7e:	6961      	ldr	r1, [r4, #20]
 8012d80:	1d18      	adds	r0, r3, #4
 8012d82:	6030      	str	r0, [r6, #0]
 8012d84:	062e      	lsls	r6, r5, #24
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	d501      	bpl.n	8012d8e <_printf_i+0x1be>
 8012d8a:	6019      	str	r1, [r3, #0]
 8012d8c:	e002      	b.n	8012d94 <_printf_i+0x1c4>
 8012d8e:	0668      	lsls	r0, r5, #25
 8012d90:	d5fb      	bpl.n	8012d8a <_printf_i+0x1ba>
 8012d92:	8019      	strh	r1, [r3, #0]
 8012d94:	2300      	movs	r3, #0
 8012d96:	6123      	str	r3, [r4, #16]
 8012d98:	4616      	mov	r6, r2
 8012d9a:	e7bc      	b.n	8012d16 <_printf_i+0x146>
 8012d9c:	6833      	ldr	r3, [r6, #0]
 8012d9e:	1d1a      	adds	r2, r3, #4
 8012da0:	6032      	str	r2, [r6, #0]
 8012da2:	681e      	ldr	r6, [r3, #0]
 8012da4:	6862      	ldr	r2, [r4, #4]
 8012da6:	2100      	movs	r1, #0
 8012da8:	4630      	mov	r0, r6
 8012daa:	f7ed fa99 	bl	80002e0 <memchr>
 8012dae:	b108      	cbz	r0, 8012db4 <_printf_i+0x1e4>
 8012db0:	1b80      	subs	r0, r0, r6
 8012db2:	6060      	str	r0, [r4, #4]
 8012db4:	6863      	ldr	r3, [r4, #4]
 8012db6:	6123      	str	r3, [r4, #16]
 8012db8:	2300      	movs	r3, #0
 8012dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012dbe:	e7aa      	b.n	8012d16 <_printf_i+0x146>
 8012dc0:	6923      	ldr	r3, [r4, #16]
 8012dc2:	4632      	mov	r2, r6
 8012dc4:	4649      	mov	r1, r9
 8012dc6:	4640      	mov	r0, r8
 8012dc8:	47d0      	blx	sl
 8012dca:	3001      	adds	r0, #1
 8012dcc:	d0ad      	beq.n	8012d2a <_printf_i+0x15a>
 8012dce:	6823      	ldr	r3, [r4, #0]
 8012dd0:	079b      	lsls	r3, r3, #30
 8012dd2:	d413      	bmi.n	8012dfc <_printf_i+0x22c>
 8012dd4:	68e0      	ldr	r0, [r4, #12]
 8012dd6:	9b03      	ldr	r3, [sp, #12]
 8012dd8:	4298      	cmp	r0, r3
 8012dda:	bfb8      	it	lt
 8012ddc:	4618      	movlt	r0, r3
 8012dde:	e7a6      	b.n	8012d2e <_printf_i+0x15e>
 8012de0:	2301      	movs	r3, #1
 8012de2:	4632      	mov	r2, r6
 8012de4:	4649      	mov	r1, r9
 8012de6:	4640      	mov	r0, r8
 8012de8:	47d0      	blx	sl
 8012dea:	3001      	adds	r0, #1
 8012dec:	d09d      	beq.n	8012d2a <_printf_i+0x15a>
 8012dee:	3501      	adds	r5, #1
 8012df0:	68e3      	ldr	r3, [r4, #12]
 8012df2:	9903      	ldr	r1, [sp, #12]
 8012df4:	1a5b      	subs	r3, r3, r1
 8012df6:	42ab      	cmp	r3, r5
 8012df8:	dcf2      	bgt.n	8012de0 <_printf_i+0x210>
 8012dfa:	e7eb      	b.n	8012dd4 <_printf_i+0x204>
 8012dfc:	2500      	movs	r5, #0
 8012dfe:	f104 0619 	add.w	r6, r4, #25
 8012e02:	e7f5      	b.n	8012df0 <_printf_i+0x220>
 8012e04:	08015656 	.word	0x08015656
 8012e08:	08015667 	.word	0x08015667

08012e0c <std>:
 8012e0c:	2300      	movs	r3, #0
 8012e0e:	b510      	push	{r4, lr}
 8012e10:	4604      	mov	r4, r0
 8012e12:	e9c0 3300 	strd	r3, r3, [r0]
 8012e16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012e1a:	6083      	str	r3, [r0, #8]
 8012e1c:	8181      	strh	r1, [r0, #12]
 8012e1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8012e20:	81c2      	strh	r2, [r0, #14]
 8012e22:	6183      	str	r3, [r0, #24]
 8012e24:	4619      	mov	r1, r3
 8012e26:	2208      	movs	r2, #8
 8012e28:	305c      	adds	r0, #92	@ 0x5c
 8012e2a:	f000 f916 	bl	801305a <memset>
 8012e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8012e64 <std+0x58>)
 8012e30:	6263      	str	r3, [r4, #36]	@ 0x24
 8012e32:	4b0d      	ldr	r3, [pc, #52]	@ (8012e68 <std+0x5c>)
 8012e34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012e36:	4b0d      	ldr	r3, [pc, #52]	@ (8012e6c <std+0x60>)
 8012e38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8012e70 <std+0x64>)
 8012e3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8012e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8012e74 <std+0x68>)
 8012e40:	6224      	str	r4, [r4, #32]
 8012e42:	429c      	cmp	r4, r3
 8012e44:	d006      	beq.n	8012e54 <std+0x48>
 8012e46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012e4a:	4294      	cmp	r4, r2
 8012e4c:	d002      	beq.n	8012e54 <std+0x48>
 8012e4e:	33d0      	adds	r3, #208	@ 0xd0
 8012e50:	429c      	cmp	r4, r3
 8012e52:	d105      	bne.n	8012e60 <std+0x54>
 8012e54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e5c:	f000 b98a 	b.w	8013174 <__retarget_lock_init_recursive>
 8012e60:	bd10      	pop	{r4, pc}
 8012e62:	bf00      	nop
 8012e64:	08012fd5 	.word	0x08012fd5
 8012e68:	08012ff7 	.word	0x08012ff7
 8012e6c:	0801302f 	.word	0x0801302f
 8012e70:	08013053 	.word	0x08013053
 8012e74:	24001224 	.word	0x24001224

08012e78 <stdio_exit_handler>:
 8012e78:	4a02      	ldr	r2, [pc, #8]	@ (8012e84 <stdio_exit_handler+0xc>)
 8012e7a:	4903      	ldr	r1, [pc, #12]	@ (8012e88 <stdio_exit_handler+0x10>)
 8012e7c:	4803      	ldr	r0, [pc, #12]	@ (8012e8c <stdio_exit_handler+0x14>)
 8012e7e:	f000 b869 	b.w	8012f54 <_fwalk_sglue>
 8012e82:	bf00      	nop
 8012e84:	240002cc 	.word	0x240002cc
 8012e88:	080148b5 	.word	0x080148b5
 8012e8c:	240002dc 	.word	0x240002dc

08012e90 <cleanup_stdio>:
 8012e90:	6841      	ldr	r1, [r0, #4]
 8012e92:	4b0c      	ldr	r3, [pc, #48]	@ (8012ec4 <cleanup_stdio+0x34>)
 8012e94:	4299      	cmp	r1, r3
 8012e96:	b510      	push	{r4, lr}
 8012e98:	4604      	mov	r4, r0
 8012e9a:	d001      	beq.n	8012ea0 <cleanup_stdio+0x10>
 8012e9c:	f001 fd0a 	bl	80148b4 <_fflush_r>
 8012ea0:	68a1      	ldr	r1, [r4, #8]
 8012ea2:	4b09      	ldr	r3, [pc, #36]	@ (8012ec8 <cleanup_stdio+0x38>)
 8012ea4:	4299      	cmp	r1, r3
 8012ea6:	d002      	beq.n	8012eae <cleanup_stdio+0x1e>
 8012ea8:	4620      	mov	r0, r4
 8012eaa:	f001 fd03 	bl	80148b4 <_fflush_r>
 8012eae:	68e1      	ldr	r1, [r4, #12]
 8012eb0:	4b06      	ldr	r3, [pc, #24]	@ (8012ecc <cleanup_stdio+0x3c>)
 8012eb2:	4299      	cmp	r1, r3
 8012eb4:	d004      	beq.n	8012ec0 <cleanup_stdio+0x30>
 8012eb6:	4620      	mov	r0, r4
 8012eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ebc:	f001 bcfa 	b.w	80148b4 <_fflush_r>
 8012ec0:	bd10      	pop	{r4, pc}
 8012ec2:	bf00      	nop
 8012ec4:	24001224 	.word	0x24001224
 8012ec8:	2400128c 	.word	0x2400128c
 8012ecc:	240012f4 	.word	0x240012f4

08012ed0 <global_stdio_init.part.0>:
 8012ed0:	b510      	push	{r4, lr}
 8012ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8012f00 <global_stdio_init.part.0+0x30>)
 8012ed4:	4c0b      	ldr	r4, [pc, #44]	@ (8012f04 <global_stdio_init.part.0+0x34>)
 8012ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8012f08 <global_stdio_init.part.0+0x38>)
 8012ed8:	601a      	str	r2, [r3, #0]
 8012eda:	4620      	mov	r0, r4
 8012edc:	2200      	movs	r2, #0
 8012ede:	2104      	movs	r1, #4
 8012ee0:	f7ff ff94 	bl	8012e0c <std>
 8012ee4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012ee8:	2201      	movs	r2, #1
 8012eea:	2109      	movs	r1, #9
 8012eec:	f7ff ff8e 	bl	8012e0c <std>
 8012ef0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012ef4:	2202      	movs	r2, #2
 8012ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012efa:	2112      	movs	r1, #18
 8012efc:	f7ff bf86 	b.w	8012e0c <std>
 8012f00:	2400135c 	.word	0x2400135c
 8012f04:	24001224 	.word	0x24001224
 8012f08:	08012e79 	.word	0x08012e79

08012f0c <__sfp_lock_acquire>:
 8012f0c:	4801      	ldr	r0, [pc, #4]	@ (8012f14 <__sfp_lock_acquire+0x8>)
 8012f0e:	f000 b932 	b.w	8013176 <__retarget_lock_acquire_recursive>
 8012f12:	bf00      	nop
 8012f14:	24001365 	.word	0x24001365

08012f18 <__sfp_lock_release>:
 8012f18:	4801      	ldr	r0, [pc, #4]	@ (8012f20 <__sfp_lock_release+0x8>)
 8012f1a:	f000 b92d 	b.w	8013178 <__retarget_lock_release_recursive>
 8012f1e:	bf00      	nop
 8012f20:	24001365 	.word	0x24001365

08012f24 <__sinit>:
 8012f24:	b510      	push	{r4, lr}
 8012f26:	4604      	mov	r4, r0
 8012f28:	f7ff fff0 	bl	8012f0c <__sfp_lock_acquire>
 8012f2c:	6a23      	ldr	r3, [r4, #32]
 8012f2e:	b11b      	cbz	r3, 8012f38 <__sinit+0x14>
 8012f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f34:	f7ff bff0 	b.w	8012f18 <__sfp_lock_release>
 8012f38:	4b04      	ldr	r3, [pc, #16]	@ (8012f4c <__sinit+0x28>)
 8012f3a:	6223      	str	r3, [r4, #32]
 8012f3c:	4b04      	ldr	r3, [pc, #16]	@ (8012f50 <__sinit+0x2c>)
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d1f5      	bne.n	8012f30 <__sinit+0xc>
 8012f44:	f7ff ffc4 	bl	8012ed0 <global_stdio_init.part.0>
 8012f48:	e7f2      	b.n	8012f30 <__sinit+0xc>
 8012f4a:	bf00      	nop
 8012f4c:	08012e91 	.word	0x08012e91
 8012f50:	2400135c 	.word	0x2400135c

08012f54 <_fwalk_sglue>:
 8012f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f58:	4607      	mov	r7, r0
 8012f5a:	4688      	mov	r8, r1
 8012f5c:	4614      	mov	r4, r2
 8012f5e:	2600      	movs	r6, #0
 8012f60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012f64:	f1b9 0901 	subs.w	r9, r9, #1
 8012f68:	d505      	bpl.n	8012f76 <_fwalk_sglue+0x22>
 8012f6a:	6824      	ldr	r4, [r4, #0]
 8012f6c:	2c00      	cmp	r4, #0
 8012f6e:	d1f7      	bne.n	8012f60 <_fwalk_sglue+0xc>
 8012f70:	4630      	mov	r0, r6
 8012f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f76:	89ab      	ldrh	r3, [r5, #12]
 8012f78:	2b01      	cmp	r3, #1
 8012f7a:	d907      	bls.n	8012f8c <_fwalk_sglue+0x38>
 8012f7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012f80:	3301      	adds	r3, #1
 8012f82:	d003      	beq.n	8012f8c <_fwalk_sglue+0x38>
 8012f84:	4629      	mov	r1, r5
 8012f86:	4638      	mov	r0, r7
 8012f88:	47c0      	blx	r8
 8012f8a:	4306      	orrs	r6, r0
 8012f8c:	3568      	adds	r5, #104	@ 0x68
 8012f8e:	e7e9      	b.n	8012f64 <_fwalk_sglue+0x10>

08012f90 <siprintf>:
 8012f90:	b40e      	push	{r1, r2, r3}
 8012f92:	b510      	push	{r4, lr}
 8012f94:	b09d      	sub	sp, #116	@ 0x74
 8012f96:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012f98:	9002      	str	r0, [sp, #8]
 8012f9a:	9006      	str	r0, [sp, #24]
 8012f9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012fa0:	480a      	ldr	r0, [pc, #40]	@ (8012fcc <siprintf+0x3c>)
 8012fa2:	9107      	str	r1, [sp, #28]
 8012fa4:	9104      	str	r1, [sp, #16]
 8012fa6:	490a      	ldr	r1, [pc, #40]	@ (8012fd0 <siprintf+0x40>)
 8012fa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fac:	9105      	str	r1, [sp, #20]
 8012fae:	2400      	movs	r4, #0
 8012fb0:	a902      	add	r1, sp, #8
 8012fb2:	6800      	ldr	r0, [r0, #0]
 8012fb4:	9301      	str	r3, [sp, #4]
 8012fb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012fb8:	f001 fafc 	bl	80145b4 <_svfiprintf_r>
 8012fbc:	9b02      	ldr	r3, [sp, #8]
 8012fbe:	701c      	strb	r4, [r3, #0]
 8012fc0:	b01d      	add	sp, #116	@ 0x74
 8012fc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fc6:	b003      	add	sp, #12
 8012fc8:	4770      	bx	lr
 8012fca:	bf00      	nop
 8012fcc:	240002d8 	.word	0x240002d8
 8012fd0:	ffff0208 	.word	0xffff0208

08012fd4 <__sread>:
 8012fd4:	b510      	push	{r4, lr}
 8012fd6:	460c      	mov	r4, r1
 8012fd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fdc:	f000 f86c 	bl	80130b8 <_read_r>
 8012fe0:	2800      	cmp	r0, #0
 8012fe2:	bfab      	itete	ge
 8012fe4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012fe6:	89a3      	ldrhlt	r3, [r4, #12]
 8012fe8:	181b      	addge	r3, r3, r0
 8012fea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012fee:	bfac      	ite	ge
 8012ff0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012ff2:	81a3      	strhlt	r3, [r4, #12]
 8012ff4:	bd10      	pop	{r4, pc}

08012ff6 <__swrite>:
 8012ff6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ffa:	461f      	mov	r7, r3
 8012ffc:	898b      	ldrh	r3, [r1, #12]
 8012ffe:	05db      	lsls	r3, r3, #23
 8013000:	4605      	mov	r5, r0
 8013002:	460c      	mov	r4, r1
 8013004:	4616      	mov	r6, r2
 8013006:	d505      	bpl.n	8013014 <__swrite+0x1e>
 8013008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801300c:	2302      	movs	r3, #2
 801300e:	2200      	movs	r2, #0
 8013010:	f000 f840 	bl	8013094 <_lseek_r>
 8013014:	89a3      	ldrh	r3, [r4, #12]
 8013016:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801301a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801301e:	81a3      	strh	r3, [r4, #12]
 8013020:	4632      	mov	r2, r6
 8013022:	463b      	mov	r3, r7
 8013024:	4628      	mov	r0, r5
 8013026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801302a:	f000 b867 	b.w	80130fc <_write_r>

0801302e <__sseek>:
 801302e:	b510      	push	{r4, lr}
 8013030:	460c      	mov	r4, r1
 8013032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013036:	f000 f82d 	bl	8013094 <_lseek_r>
 801303a:	1c43      	adds	r3, r0, #1
 801303c:	89a3      	ldrh	r3, [r4, #12]
 801303e:	bf15      	itete	ne
 8013040:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013042:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013046:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801304a:	81a3      	strheq	r3, [r4, #12]
 801304c:	bf18      	it	ne
 801304e:	81a3      	strhne	r3, [r4, #12]
 8013050:	bd10      	pop	{r4, pc}

08013052 <__sclose>:
 8013052:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013056:	f000 b80d 	b.w	8013074 <_close_r>

0801305a <memset>:
 801305a:	4402      	add	r2, r0
 801305c:	4603      	mov	r3, r0
 801305e:	4293      	cmp	r3, r2
 8013060:	d100      	bne.n	8013064 <memset+0xa>
 8013062:	4770      	bx	lr
 8013064:	f803 1b01 	strb.w	r1, [r3], #1
 8013068:	e7f9      	b.n	801305e <memset+0x4>
	...

0801306c <_localeconv_r>:
 801306c:	4800      	ldr	r0, [pc, #0]	@ (8013070 <_localeconv_r+0x4>)
 801306e:	4770      	bx	lr
 8013070:	24000418 	.word	0x24000418

08013074 <_close_r>:
 8013074:	b538      	push	{r3, r4, r5, lr}
 8013076:	4d06      	ldr	r5, [pc, #24]	@ (8013090 <_close_r+0x1c>)
 8013078:	2300      	movs	r3, #0
 801307a:	4604      	mov	r4, r0
 801307c:	4608      	mov	r0, r1
 801307e:	602b      	str	r3, [r5, #0]
 8013080:	f7fe fa18 	bl	80114b4 <_close>
 8013084:	1c43      	adds	r3, r0, #1
 8013086:	d102      	bne.n	801308e <_close_r+0x1a>
 8013088:	682b      	ldr	r3, [r5, #0]
 801308a:	b103      	cbz	r3, 801308e <_close_r+0x1a>
 801308c:	6023      	str	r3, [r4, #0]
 801308e:	bd38      	pop	{r3, r4, r5, pc}
 8013090:	24001360 	.word	0x24001360

08013094 <_lseek_r>:
 8013094:	b538      	push	{r3, r4, r5, lr}
 8013096:	4d07      	ldr	r5, [pc, #28]	@ (80130b4 <_lseek_r+0x20>)
 8013098:	4604      	mov	r4, r0
 801309a:	4608      	mov	r0, r1
 801309c:	4611      	mov	r1, r2
 801309e:	2200      	movs	r2, #0
 80130a0:	602a      	str	r2, [r5, #0]
 80130a2:	461a      	mov	r2, r3
 80130a4:	f7fe fa2d 	bl	8011502 <_lseek>
 80130a8:	1c43      	adds	r3, r0, #1
 80130aa:	d102      	bne.n	80130b2 <_lseek_r+0x1e>
 80130ac:	682b      	ldr	r3, [r5, #0]
 80130ae:	b103      	cbz	r3, 80130b2 <_lseek_r+0x1e>
 80130b0:	6023      	str	r3, [r4, #0]
 80130b2:	bd38      	pop	{r3, r4, r5, pc}
 80130b4:	24001360 	.word	0x24001360

080130b8 <_read_r>:
 80130b8:	b538      	push	{r3, r4, r5, lr}
 80130ba:	4d07      	ldr	r5, [pc, #28]	@ (80130d8 <_read_r+0x20>)
 80130bc:	4604      	mov	r4, r0
 80130be:	4608      	mov	r0, r1
 80130c0:	4611      	mov	r1, r2
 80130c2:	2200      	movs	r2, #0
 80130c4:	602a      	str	r2, [r5, #0]
 80130c6:	461a      	mov	r2, r3
 80130c8:	f7fe f9bb 	bl	8011442 <_read>
 80130cc:	1c43      	adds	r3, r0, #1
 80130ce:	d102      	bne.n	80130d6 <_read_r+0x1e>
 80130d0:	682b      	ldr	r3, [r5, #0]
 80130d2:	b103      	cbz	r3, 80130d6 <_read_r+0x1e>
 80130d4:	6023      	str	r3, [r4, #0]
 80130d6:	bd38      	pop	{r3, r4, r5, pc}
 80130d8:	24001360 	.word	0x24001360

080130dc <_sbrk_r>:
 80130dc:	b538      	push	{r3, r4, r5, lr}
 80130de:	4d06      	ldr	r5, [pc, #24]	@ (80130f8 <_sbrk_r+0x1c>)
 80130e0:	2300      	movs	r3, #0
 80130e2:	4604      	mov	r4, r0
 80130e4:	4608      	mov	r0, r1
 80130e6:	602b      	str	r3, [r5, #0]
 80130e8:	f7fe fa18 	bl	801151c <_sbrk>
 80130ec:	1c43      	adds	r3, r0, #1
 80130ee:	d102      	bne.n	80130f6 <_sbrk_r+0x1a>
 80130f0:	682b      	ldr	r3, [r5, #0]
 80130f2:	b103      	cbz	r3, 80130f6 <_sbrk_r+0x1a>
 80130f4:	6023      	str	r3, [r4, #0]
 80130f6:	bd38      	pop	{r3, r4, r5, pc}
 80130f8:	24001360 	.word	0x24001360

080130fc <_write_r>:
 80130fc:	b538      	push	{r3, r4, r5, lr}
 80130fe:	4d07      	ldr	r5, [pc, #28]	@ (801311c <_write_r+0x20>)
 8013100:	4604      	mov	r4, r0
 8013102:	4608      	mov	r0, r1
 8013104:	4611      	mov	r1, r2
 8013106:	2200      	movs	r2, #0
 8013108:	602a      	str	r2, [r5, #0]
 801310a:	461a      	mov	r2, r3
 801310c:	f7fe f9b6 	bl	801147c <_write>
 8013110:	1c43      	adds	r3, r0, #1
 8013112:	d102      	bne.n	801311a <_write_r+0x1e>
 8013114:	682b      	ldr	r3, [r5, #0]
 8013116:	b103      	cbz	r3, 801311a <_write_r+0x1e>
 8013118:	6023      	str	r3, [r4, #0]
 801311a:	bd38      	pop	{r3, r4, r5, pc}
 801311c:	24001360 	.word	0x24001360

08013120 <__errno>:
 8013120:	4b01      	ldr	r3, [pc, #4]	@ (8013128 <__errno+0x8>)
 8013122:	6818      	ldr	r0, [r3, #0]
 8013124:	4770      	bx	lr
 8013126:	bf00      	nop
 8013128:	240002d8 	.word	0x240002d8

0801312c <__libc_init_array>:
 801312c:	b570      	push	{r4, r5, r6, lr}
 801312e:	4d0d      	ldr	r5, [pc, #52]	@ (8013164 <__libc_init_array+0x38>)
 8013130:	4c0d      	ldr	r4, [pc, #52]	@ (8013168 <__libc_init_array+0x3c>)
 8013132:	1b64      	subs	r4, r4, r5
 8013134:	10a4      	asrs	r4, r4, #2
 8013136:	2600      	movs	r6, #0
 8013138:	42a6      	cmp	r6, r4
 801313a:	d109      	bne.n	8013150 <__libc_init_array+0x24>
 801313c:	4d0b      	ldr	r5, [pc, #44]	@ (801316c <__libc_init_array+0x40>)
 801313e:	4c0c      	ldr	r4, [pc, #48]	@ (8013170 <__libc_init_array+0x44>)
 8013140:	f001 ff38 	bl	8014fb4 <_init>
 8013144:	1b64      	subs	r4, r4, r5
 8013146:	10a4      	asrs	r4, r4, #2
 8013148:	2600      	movs	r6, #0
 801314a:	42a6      	cmp	r6, r4
 801314c:	d105      	bne.n	801315a <__libc_init_array+0x2e>
 801314e:	bd70      	pop	{r4, r5, r6, pc}
 8013150:	f855 3b04 	ldr.w	r3, [r5], #4
 8013154:	4798      	blx	r3
 8013156:	3601      	adds	r6, #1
 8013158:	e7ee      	b.n	8013138 <__libc_init_array+0xc>
 801315a:	f855 3b04 	ldr.w	r3, [r5], #4
 801315e:	4798      	blx	r3
 8013160:	3601      	adds	r6, #1
 8013162:	e7f2      	b.n	801314a <__libc_init_array+0x1e>
 8013164:	080159c4 	.word	0x080159c4
 8013168:	080159c4 	.word	0x080159c4
 801316c:	080159c4 	.word	0x080159c4
 8013170:	080159c8 	.word	0x080159c8

08013174 <__retarget_lock_init_recursive>:
 8013174:	4770      	bx	lr

08013176 <__retarget_lock_acquire_recursive>:
 8013176:	4770      	bx	lr

08013178 <__retarget_lock_release_recursive>:
 8013178:	4770      	bx	lr

0801317a <strcpy>:
 801317a:	4603      	mov	r3, r0
 801317c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013180:	f803 2b01 	strb.w	r2, [r3], #1
 8013184:	2a00      	cmp	r2, #0
 8013186:	d1f9      	bne.n	801317c <strcpy+0x2>
 8013188:	4770      	bx	lr

0801318a <memcpy>:
 801318a:	440a      	add	r2, r1
 801318c:	4291      	cmp	r1, r2
 801318e:	f100 33ff 	add.w	r3, r0, #4294967295
 8013192:	d100      	bne.n	8013196 <memcpy+0xc>
 8013194:	4770      	bx	lr
 8013196:	b510      	push	{r4, lr}
 8013198:	f811 4b01 	ldrb.w	r4, [r1], #1
 801319c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131a0:	4291      	cmp	r1, r2
 80131a2:	d1f9      	bne.n	8013198 <memcpy+0xe>
 80131a4:	bd10      	pop	{r4, pc}

080131a6 <quorem>:
 80131a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131aa:	6903      	ldr	r3, [r0, #16]
 80131ac:	690c      	ldr	r4, [r1, #16]
 80131ae:	42a3      	cmp	r3, r4
 80131b0:	4607      	mov	r7, r0
 80131b2:	db7e      	blt.n	80132b2 <quorem+0x10c>
 80131b4:	3c01      	subs	r4, #1
 80131b6:	f101 0814 	add.w	r8, r1, #20
 80131ba:	00a3      	lsls	r3, r4, #2
 80131bc:	f100 0514 	add.w	r5, r0, #20
 80131c0:	9300      	str	r3, [sp, #0]
 80131c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80131c6:	9301      	str	r3, [sp, #4]
 80131c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80131cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80131d0:	3301      	adds	r3, #1
 80131d2:	429a      	cmp	r2, r3
 80131d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80131d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80131dc:	d32e      	bcc.n	801323c <quorem+0x96>
 80131de:	f04f 0a00 	mov.w	sl, #0
 80131e2:	46c4      	mov	ip, r8
 80131e4:	46ae      	mov	lr, r5
 80131e6:	46d3      	mov	fp, sl
 80131e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80131ec:	b298      	uxth	r0, r3
 80131ee:	fb06 a000 	mla	r0, r6, r0, sl
 80131f2:	0c02      	lsrs	r2, r0, #16
 80131f4:	0c1b      	lsrs	r3, r3, #16
 80131f6:	fb06 2303 	mla	r3, r6, r3, r2
 80131fa:	f8de 2000 	ldr.w	r2, [lr]
 80131fe:	b280      	uxth	r0, r0
 8013200:	b292      	uxth	r2, r2
 8013202:	1a12      	subs	r2, r2, r0
 8013204:	445a      	add	r2, fp
 8013206:	f8de 0000 	ldr.w	r0, [lr]
 801320a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801320e:	b29b      	uxth	r3, r3
 8013210:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013214:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013218:	b292      	uxth	r2, r2
 801321a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801321e:	45e1      	cmp	r9, ip
 8013220:	f84e 2b04 	str.w	r2, [lr], #4
 8013224:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013228:	d2de      	bcs.n	80131e8 <quorem+0x42>
 801322a:	9b00      	ldr	r3, [sp, #0]
 801322c:	58eb      	ldr	r3, [r5, r3]
 801322e:	b92b      	cbnz	r3, 801323c <quorem+0x96>
 8013230:	9b01      	ldr	r3, [sp, #4]
 8013232:	3b04      	subs	r3, #4
 8013234:	429d      	cmp	r5, r3
 8013236:	461a      	mov	r2, r3
 8013238:	d32f      	bcc.n	801329a <quorem+0xf4>
 801323a:	613c      	str	r4, [r7, #16]
 801323c:	4638      	mov	r0, r7
 801323e:	f001 f855 	bl	80142ec <__mcmp>
 8013242:	2800      	cmp	r0, #0
 8013244:	db25      	blt.n	8013292 <quorem+0xec>
 8013246:	4629      	mov	r1, r5
 8013248:	2000      	movs	r0, #0
 801324a:	f858 2b04 	ldr.w	r2, [r8], #4
 801324e:	f8d1 c000 	ldr.w	ip, [r1]
 8013252:	fa1f fe82 	uxth.w	lr, r2
 8013256:	fa1f f38c 	uxth.w	r3, ip
 801325a:	eba3 030e 	sub.w	r3, r3, lr
 801325e:	4403      	add	r3, r0
 8013260:	0c12      	lsrs	r2, r2, #16
 8013262:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013266:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801326a:	b29b      	uxth	r3, r3
 801326c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013270:	45c1      	cmp	r9, r8
 8013272:	f841 3b04 	str.w	r3, [r1], #4
 8013276:	ea4f 4022 	mov.w	r0, r2, asr #16
 801327a:	d2e6      	bcs.n	801324a <quorem+0xa4>
 801327c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013280:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013284:	b922      	cbnz	r2, 8013290 <quorem+0xea>
 8013286:	3b04      	subs	r3, #4
 8013288:	429d      	cmp	r5, r3
 801328a:	461a      	mov	r2, r3
 801328c:	d30b      	bcc.n	80132a6 <quorem+0x100>
 801328e:	613c      	str	r4, [r7, #16]
 8013290:	3601      	adds	r6, #1
 8013292:	4630      	mov	r0, r6
 8013294:	b003      	add	sp, #12
 8013296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801329a:	6812      	ldr	r2, [r2, #0]
 801329c:	3b04      	subs	r3, #4
 801329e:	2a00      	cmp	r2, #0
 80132a0:	d1cb      	bne.n	801323a <quorem+0x94>
 80132a2:	3c01      	subs	r4, #1
 80132a4:	e7c6      	b.n	8013234 <quorem+0x8e>
 80132a6:	6812      	ldr	r2, [r2, #0]
 80132a8:	3b04      	subs	r3, #4
 80132aa:	2a00      	cmp	r2, #0
 80132ac:	d1ef      	bne.n	801328e <quorem+0xe8>
 80132ae:	3c01      	subs	r4, #1
 80132b0:	e7ea      	b.n	8013288 <quorem+0xe2>
 80132b2:	2000      	movs	r0, #0
 80132b4:	e7ee      	b.n	8013294 <quorem+0xee>
	...

080132b8 <_dtoa_r>:
 80132b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132bc:	ed2d 8b02 	vpush	{d8}
 80132c0:	69c7      	ldr	r7, [r0, #28]
 80132c2:	b091      	sub	sp, #68	@ 0x44
 80132c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80132c8:	ec55 4b10 	vmov	r4, r5, d0
 80132cc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80132ce:	9107      	str	r1, [sp, #28]
 80132d0:	4681      	mov	r9, r0
 80132d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80132d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80132d6:	b97f      	cbnz	r7, 80132f8 <_dtoa_r+0x40>
 80132d8:	2010      	movs	r0, #16
 80132da:	f7ff f8ab 	bl	8012434 <malloc>
 80132de:	4602      	mov	r2, r0
 80132e0:	f8c9 001c 	str.w	r0, [r9, #28]
 80132e4:	b920      	cbnz	r0, 80132f0 <_dtoa_r+0x38>
 80132e6:	4ba0      	ldr	r3, [pc, #640]	@ (8013568 <_dtoa_r+0x2b0>)
 80132e8:	21ef      	movs	r1, #239	@ 0xef
 80132ea:	48a0      	ldr	r0, [pc, #640]	@ (801356c <_dtoa_r+0x2b4>)
 80132ec:	f001 fb24 	bl	8014938 <__assert_func>
 80132f0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80132f4:	6007      	str	r7, [r0, #0]
 80132f6:	60c7      	str	r7, [r0, #12]
 80132f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80132fc:	6819      	ldr	r1, [r3, #0]
 80132fe:	b159      	cbz	r1, 8013318 <_dtoa_r+0x60>
 8013300:	685a      	ldr	r2, [r3, #4]
 8013302:	604a      	str	r2, [r1, #4]
 8013304:	2301      	movs	r3, #1
 8013306:	4093      	lsls	r3, r2
 8013308:	608b      	str	r3, [r1, #8]
 801330a:	4648      	mov	r0, r9
 801330c:	f000 fdbc 	bl	8013e88 <_Bfree>
 8013310:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013314:	2200      	movs	r2, #0
 8013316:	601a      	str	r2, [r3, #0]
 8013318:	1e2b      	subs	r3, r5, #0
 801331a:	bfbb      	ittet	lt
 801331c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013320:	9303      	strlt	r3, [sp, #12]
 8013322:	2300      	movge	r3, #0
 8013324:	2201      	movlt	r2, #1
 8013326:	bfac      	ite	ge
 8013328:	6033      	strge	r3, [r6, #0]
 801332a:	6032      	strlt	r2, [r6, #0]
 801332c:	4b90      	ldr	r3, [pc, #576]	@ (8013570 <_dtoa_r+0x2b8>)
 801332e:	9e03      	ldr	r6, [sp, #12]
 8013330:	43b3      	bics	r3, r6
 8013332:	d110      	bne.n	8013356 <_dtoa_r+0x9e>
 8013334:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013336:	f242 730f 	movw	r3, #9999	@ 0x270f
 801333a:	6013      	str	r3, [r2, #0]
 801333c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8013340:	4323      	orrs	r3, r4
 8013342:	f000 84e6 	beq.w	8013d12 <_dtoa_r+0xa5a>
 8013346:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013348:	4f8a      	ldr	r7, [pc, #552]	@ (8013574 <_dtoa_r+0x2bc>)
 801334a:	2b00      	cmp	r3, #0
 801334c:	f000 84e8 	beq.w	8013d20 <_dtoa_r+0xa68>
 8013350:	1cfb      	adds	r3, r7, #3
 8013352:	f000 bce3 	b.w	8013d1c <_dtoa_r+0xa64>
 8013356:	ed9d 8b02 	vldr	d8, [sp, #8]
 801335a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801335e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013362:	d10a      	bne.n	801337a <_dtoa_r+0xc2>
 8013364:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013366:	2301      	movs	r3, #1
 8013368:	6013      	str	r3, [r2, #0]
 801336a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801336c:	b113      	cbz	r3, 8013374 <_dtoa_r+0xbc>
 801336e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013370:	4b81      	ldr	r3, [pc, #516]	@ (8013578 <_dtoa_r+0x2c0>)
 8013372:	6013      	str	r3, [r2, #0]
 8013374:	4f81      	ldr	r7, [pc, #516]	@ (801357c <_dtoa_r+0x2c4>)
 8013376:	f000 bcd3 	b.w	8013d20 <_dtoa_r+0xa68>
 801337a:	aa0e      	add	r2, sp, #56	@ 0x38
 801337c:	a90f      	add	r1, sp, #60	@ 0x3c
 801337e:	4648      	mov	r0, r9
 8013380:	eeb0 0b48 	vmov.f64	d0, d8
 8013384:	f001 f862 	bl	801444c <__d2b>
 8013388:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801338c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801338e:	9001      	str	r0, [sp, #4]
 8013390:	2b00      	cmp	r3, #0
 8013392:	d045      	beq.n	8013420 <_dtoa_r+0x168>
 8013394:	eeb0 7b48 	vmov.f64	d7, d8
 8013398:	ee18 1a90 	vmov	r1, s17
 801339c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80133a0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80133a4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80133a8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80133ac:	2500      	movs	r5, #0
 80133ae:	ee07 1a90 	vmov	s15, r1
 80133b2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80133b6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013550 <_dtoa_r+0x298>
 80133ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 80133be:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013558 <_dtoa_r+0x2a0>
 80133c2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80133c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013560 <_dtoa_r+0x2a8>
 80133ca:	ee07 3a90 	vmov	s15, r3
 80133ce:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80133d2:	eeb0 7b46 	vmov.f64	d7, d6
 80133d6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80133da:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80133de:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80133e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133e6:	ee16 8a90 	vmov	r8, s13
 80133ea:	d508      	bpl.n	80133fe <_dtoa_r+0x146>
 80133ec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80133f0:	eeb4 6b47 	vcmp.f64	d6, d7
 80133f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133f8:	bf18      	it	ne
 80133fa:	f108 38ff 	addne.w	r8, r8, #4294967295
 80133fe:	f1b8 0f16 	cmp.w	r8, #22
 8013402:	d82b      	bhi.n	801345c <_dtoa_r+0x1a4>
 8013404:	495e      	ldr	r1, [pc, #376]	@ (8013580 <_dtoa_r+0x2c8>)
 8013406:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801340a:	ed91 7b00 	vldr	d7, [r1]
 801340e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013416:	d501      	bpl.n	801341c <_dtoa_r+0x164>
 8013418:	f108 38ff 	add.w	r8, r8, #4294967295
 801341c:	2100      	movs	r1, #0
 801341e:	e01e      	b.n	801345e <_dtoa_r+0x1a6>
 8013420:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013422:	4413      	add	r3, r2
 8013424:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013428:	2920      	cmp	r1, #32
 801342a:	bfc1      	itttt	gt
 801342c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013430:	408e      	lslgt	r6, r1
 8013432:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8013436:	fa24 f101 	lsrgt.w	r1, r4, r1
 801343a:	bfd6      	itet	le
 801343c:	f1c1 0120 	rsble	r1, r1, #32
 8013440:	4331      	orrgt	r1, r6
 8013442:	fa04 f101 	lslle.w	r1, r4, r1
 8013446:	ee07 1a90 	vmov	s15, r1
 801344a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801344e:	3b01      	subs	r3, #1
 8013450:	ee17 1a90 	vmov	r1, s15
 8013454:	2501      	movs	r5, #1
 8013456:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801345a:	e7a8      	b.n	80133ae <_dtoa_r+0xf6>
 801345c:	2101      	movs	r1, #1
 801345e:	1ad2      	subs	r2, r2, r3
 8013460:	1e53      	subs	r3, r2, #1
 8013462:	9306      	str	r3, [sp, #24]
 8013464:	bf45      	ittet	mi
 8013466:	f1c2 0301 	rsbmi	r3, r2, #1
 801346a:	9304      	strmi	r3, [sp, #16]
 801346c:	2300      	movpl	r3, #0
 801346e:	2300      	movmi	r3, #0
 8013470:	bf4c      	ite	mi
 8013472:	9306      	strmi	r3, [sp, #24]
 8013474:	9304      	strpl	r3, [sp, #16]
 8013476:	f1b8 0f00 	cmp.w	r8, #0
 801347a:	910c      	str	r1, [sp, #48]	@ 0x30
 801347c:	db18      	blt.n	80134b0 <_dtoa_r+0x1f8>
 801347e:	9b06      	ldr	r3, [sp, #24]
 8013480:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8013484:	4443      	add	r3, r8
 8013486:	9306      	str	r3, [sp, #24]
 8013488:	2300      	movs	r3, #0
 801348a:	9a07      	ldr	r2, [sp, #28]
 801348c:	2a09      	cmp	r2, #9
 801348e:	d845      	bhi.n	801351c <_dtoa_r+0x264>
 8013490:	2a05      	cmp	r2, #5
 8013492:	bfc4      	itt	gt
 8013494:	3a04      	subgt	r2, #4
 8013496:	9207      	strgt	r2, [sp, #28]
 8013498:	9a07      	ldr	r2, [sp, #28]
 801349a:	f1a2 0202 	sub.w	r2, r2, #2
 801349e:	bfcc      	ite	gt
 80134a0:	2400      	movgt	r4, #0
 80134a2:	2401      	movle	r4, #1
 80134a4:	2a03      	cmp	r2, #3
 80134a6:	d844      	bhi.n	8013532 <_dtoa_r+0x27a>
 80134a8:	e8df f002 	tbb	[pc, r2]
 80134ac:	0b173634 	.word	0x0b173634
 80134b0:	9b04      	ldr	r3, [sp, #16]
 80134b2:	2200      	movs	r2, #0
 80134b4:	eba3 0308 	sub.w	r3, r3, r8
 80134b8:	9304      	str	r3, [sp, #16]
 80134ba:	920a      	str	r2, [sp, #40]	@ 0x28
 80134bc:	f1c8 0300 	rsb	r3, r8, #0
 80134c0:	e7e3      	b.n	801348a <_dtoa_r+0x1d2>
 80134c2:	2201      	movs	r2, #1
 80134c4:	9208      	str	r2, [sp, #32]
 80134c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80134c8:	eb08 0b02 	add.w	fp, r8, r2
 80134cc:	f10b 0a01 	add.w	sl, fp, #1
 80134d0:	4652      	mov	r2, sl
 80134d2:	2a01      	cmp	r2, #1
 80134d4:	bfb8      	it	lt
 80134d6:	2201      	movlt	r2, #1
 80134d8:	e006      	b.n	80134e8 <_dtoa_r+0x230>
 80134da:	2201      	movs	r2, #1
 80134dc:	9208      	str	r2, [sp, #32]
 80134de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80134e0:	2a00      	cmp	r2, #0
 80134e2:	dd29      	ble.n	8013538 <_dtoa_r+0x280>
 80134e4:	4693      	mov	fp, r2
 80134e6:	4692      	mov	sl, r2
 80134e8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80134ec:	2100      	movs	r1, #0
 80134ee:	2004      	movs	r0, #4
 80134f0:	f100 0614 	add.w	r6, r0, #20
 80134f4:	4296      	cmp	r6, r2
 80134f6:	d926      	bls.n	8013546 <_dtoa_r+0x28e>
 80134f8:	6079      	str	r1, [r7, #4]
 80134fa:	4648      	mov	r0, r9
 80134fc:	9305      	str	r3, [sp, #20]
 80134fe:	f000 fc83 	bl	8013e08 <_Balloc>
 8013502:	9b05      	ldr	r3, [sp, #20]
 8013504:	4607      	mov	r7, r0
 8013506:	2800      	cmp	r0, #0
 8013508:	d13e      	bne.n	8013588 <_dtoa_r+0x2d0>
 801350a:	4b1e      	ldr	r3, [pc, #120]	@ (8013584 <_dtoa_r+0x2cc>)
 801350c:	4602      	mov	r2, r0
 801350e:	f240 11af 	movw	r1, #431	@ 0x1af
 8013512:	e6ea      	b.n	80132ea <_dtoa_r+0x32>
 8013514:	2200      	movs	r2, #0
 8013516:	e7e1      	b.n	80134dc <_dtoa_r+0x224>
 8013518:	2200      	movs	r2, #0
 801351a:	e7d3      	b.n	80134c4 <_dtoa_r+0x20c>
 801351c:	2401      	movs	r4, #1
 801351e:	2200      	movs	r2, #0
 8013520:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8013524:	f04f 3bff 	mov.w	fp, #4294967295
 8013528:	2100      	movs	r1, #0
 801352a:	46da      	mov	sl, fp
 801352c:	2212      	movs	r2, #18
 801352e:	9109      	str	r1, [sp, #36]	@ 0x24
 8013530:	e7da      	b.n	80134e8 <_dtoa_r+0x230>
 8013532:	2201      	movs	r2, #1
 8013534:	9208      	str	r2, [sp, #32]
 8013536:	e7f5      	b.n	8013524 <_dtoa_r+0x26c>
 8013538:	f04f 0b01 	mov.w	fp, #1
 801353c:	46da      	mov	sl, fp
 801353e:	465a      	mov	r2, fp
 8013540:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8013544:	e7d0      	b.n	80134e8 <_dtoa_r+0x230>
 8013546:	3101      	adds	r1, #1
 8013548:	0040      	lsls	r0, r0, #1
 801354a:	e7d1      	b.n	80134f0 <_dtoa_r+0x238>
 801354c:	f3af 8000 	nop.w
 8013550:	636f4361 	.word	0x636f4361
 8013554:	3fd287a7 	.word	0x3fd287a7
 8013558:	8b60c8b3 	.word	0x8b60c8b3
 801355c:	3fc68a28 	.word	0x3fc68a28
 8013560:	509f79fb 	.word	0x509f79fb
 8013564:	3fd34413 	.word	0x3fd34413
 8013568:	08015685 	.word	0x08015685
 801356c:	0801569c 	.word	0x0801569c
 8013570:	7ff00000 	.word	0x7ff00000
 8013574:	08015681 	.word	0x08015681
 8013578:	08015655 	.word	0x08015655
 801357c:	08015654 	.word	0x08015654
 8013580:	080157f0 	.word	0x080157f0
 8013584:	080156f4 	.word	0x080156f4
 8013588:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801358c:	f1ba 0f0e 	cmp.w	sl, #14
 8013590:	6010      	str	r0, [r2, #0]
 8013592:	d86e      	bhi.n	8013672 <_dtoa_r+0x3ba>
 8013594:	2c00      	cmp	r4, #0
 8013596:	d06c      	beq.n	8013672 <_dtoa_r+0x3ba>
 8013598:	f1b8 0f00 	cmp.w	r8, #0
 801359c:	f340 80b4 	ble.w	8013708 <_dtoa_r+0x450>
 80135a0:	4ac8      	ldr	r2, [pc, #800]	@ (80138c4 <_dtoa_r+0x60c>)
 80135a2:	f008 010f 	and.w	r1, r8, #15
 80135a6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80135aa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80135ae:	ed92 7b00 	vldr	d7, [r2]
 80135b2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80135b6:	f000 809b 	beq.w	80136f0 <_dtoa_r+0x438>
 80135ba:	4ac3      	ldr	r2, [pc, #780]	@ (80138c8 <_dtoa_r+0x610>)
 80135bc:	ed92 6b08 	vldr	d6, [r2, #32]
 80135c0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80135c4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80135c8:	f001 010f 	and.w	r1, r1, #15
 80135cc:	2203      	movs	r2, #3
 80135ce:	48be      	ldr	r0, [pc, #760]	@ (80138c8 <_dtoa_r+0x610>)
 80135d0:	2900      	cmp	r1, #0
 80135d2:	f040 808f 	bne.w	80136f4 <_dtoa_r+0x43c>
 80135d6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80135da:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80135de:	ed8d 7b02 	vstr	d7, [sp, #8]
 80135e2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80135e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80135e8:	2900      	cmp	r1, #0
 80135ea:	f000 80b3 	beq.w	8013754 <_dtoa_r+0x49c>
 80135ee:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80135f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80135f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fa:	f140 80ab 	bpl.w	8013754 <_dtoa_r+0x49c>
 80135fe:	f1ba 0f00 	cmp.w	sl, #0
 8013602:	f000 80a7 	beq.w	8013754 <_dtoa_r+0x49c>
 8013606:	f1bb 0f00 	cmp.w	fp, #0
 801360a:	dd30      	ble.n	801366e <_dtoa_r+0x3b6>
 801360c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013610:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013614:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013618:	f108 31ff 	add.w	r1, r8, #4294967295
 801361c:	9105      	str	r1, [sp, #20]
 801361e:	3201      	adds	r2, #1
 8013620:	465c      	mov	r4, fp
 8013622:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013626:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801362a:	ee07 2a90 	vmov	s15, r2
 801362e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013632:	eea7 5b06 	vfma.f64	d5, d7, d6
 8013636:	ee15 2a90 	vmov	r2, s11
 801363a:	ec51 0b15 	vmov	r0, r1, d5
 801363e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8013642:	2c00      	cmp	r4, #0
 8013644:	f040 808a 	bne.w	801375c <_dtoa_r+0x4a4>
 8013648:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801364c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013650:	ec41 0b17 	vmov	d7, r0, r1
 8013654:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801365c:	f300 826a 	bgt.w	8013b34 <_dtoa_r+0x87c>
 8013660:	eeb1 7b47 	vneg.f64	d7, d7
 8013664:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801366c:	d423      	bmi.n	80136b6 <_dtoa_r+0x3fe>
 801366e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013672:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013674:	2a00      	cmp	r2, #0
 8013676:	f2c0 8129 	blt.w	80138cc <_dtoa_r+0x614>
 801367a:	f1b8 0f0e 	cmp.w	r8, #14
 801367e:	f300 8125 	bgt.w	80138cc <_dtoa_r+0x614>
 8013682:	4b90      	ldr	r3, [pc, #576]	@ (80138c4 <_dtoa_r+0x60c>)
 8013684:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013688:	ed93 6b00 	vldr	d6, [r3]
 801368c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801368e:	2b00      	cmp	r3, #0
 8013690:	f280 80c8 	bge.w	8013824 <_dtoa_r+0x56c>
 8013694:	f1ba 0f00 	cmp.w	sl, #0
 8013698:	f300 80c4 	bgt.w	8013824 <_dtoa_r+0x56c>
 801369c:	d10b      	bne.n	80136b6 <_dtoa_r+0x3fe>
 801369e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80136a2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80136a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80136aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80136ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136b2:	f2c0 823c 	blt.w	8013b2e <_dtoa_r+0x876>
 80136b6:	2400      	movs	r4, #0
 80136b8:	4625      	mov	r5, r4
 80136ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136bc:	43db      	mvns	r3, r3
 80136be:	9305      	str	r3, [sp, #20]
 80136c0:	463e      	mov	r6, r7
 80136c2:	f04f 0800 	mov.w	r8, #0
 80136c6:	4621      	mov	r1, r4
 80136c8:	4648      	mov	r0, r9
 80136ca:	f000 fbdd 	bl	8013e88 <_Bfree>
 80136ce:	2d00      	cmp	r5, #0
 80136d0:	f000 80a2 	beq.w	8013818 <_dtoa_r+0x560>
 80136d4:	f1b8 0f00 	cmp.w	r8, #0
 80136d8:	d005      	beq.n	80136e6 <_dtoa_r+0x42e>
 80136da:	45a8      	cmp	r8, r5
 80136dc:	d003      	beq.n	80136e6 <_dtoa_r+0x42e>
 80136de:	4641      	mov	r1, r8
 80136e0:	4648      	mov	r0, r9
 80136e2:	f000 fbd1 	bl	8013e88 <_Bfree>
 80136e6:	4629      	mov	r1, r5
 80136e8:	4648      	mov	r0, r9
 80136ea:	f000 fbcd 	bl	8013e88 <_Bfree>
 80136ee:	e093      	b.n	8013818 <_dtoa_r+0x560>
 80136f0:	2202      	movs	r2, #2
 80136f2:	e76c      	b.n	80135ce <_dtoa_r+0x316>
 80136f4:	07cc      	lsls	r4, r1, #31
 80136f6:	d504      	bpl.n	8013702 <_dtoa_r+0x44a>
 80136f8:	ed90 6b00 	vldr	d6, [r0]
 80136fc:	3201      	adds	r2, #1
 80136fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013702:	1049      	asrs	r1, r1, #1
 8013704:	3008      	adds	r0, #8
 8013706:	e763      	b.n	80135d0 <_dtoa_r+0x318>
 8013708:	d022      	beq.n	8013750 <_dtoa_r+0x498>
 801370a:	f1c8 0100 	rsb	r1, r8, #0
 801370e:	4a6d      	ldr	r2, [pc, #436]	@ (80138c4 <_dtoa_r+0x60c>)
 8013710:	f001 000f 	and.w	r0, r1, #15
 8013714:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013718:	ed92 7b00 	vldr	d7, [r2]
 801371c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013720:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013724:	4868      	ldr	r0, [pc, #416]	@ (80138c8 <_dtoa_r+0x610>)
 8013726:	1109      	asrs	r1, r1, #4
 8013728:	2400      	movs	r4, #0
 801372a:	2202      	movs	r2, #2
 801372c:	b929      	cbnz	r1, 801373a <_dtoa_r+0x482>
 801372e:	2c00      	cmp	r4, #0
 8013730:	f43f af57 	beq.w	80135e2 <_dtoa_r+0x32a>
 8013734:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013738:	e753      	b.n	80135e2 <_dtoa_r+0x32a>
 801373a:	07ce      	lsls	r6, r1, #31
 801373c:	d505      	bpl.n	801374a <_dtoa_r+0x492>
 801373e:	ed90 6b00 	vldr	d6, [r0]
 8013742:	3201      	adds	r2, #1
 8013744:	2401      	movs	r4, #1
 8013746:	ee27 7b06 	vmul.f64	d7, d7, d6
 801374a:	1049      	asrs	r1, r1, #1
 801374c:	3008      	adds	r0, #8
 801374e:	e7ed      	b.n	801372c <_dtoa_r+0x474>
 8013750:	2202      	movs	r2, #2
 8013752:	e746      	b.n	80135e2 <_dtoa_r+0x32a>
 8013754:	f8cd 8014 	str.w	r8, [sp, #20]
 8013758:	4654      	mov	r4, sl
 801375a:	e762      	b.n	8013622 <_dtoa_r+0x36a>
 801375c:	4a59      	ldr	r2, [pc, #356]	@ (80138c4 <_dtoa_r+0x60c>)
 801375e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013762:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013766:	9a08      	ldr	r2, [sp, #32]
 8013768:	ec41 0b17 	vmov	d7, r0, r1
 801376c:	443c      	add	r4, r7
 801376e:	b34a      	cbz	r2, 80137c4 <_dtoa_r+0x50c>
 8013770:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013774:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013778:	463e      	mov	r6, r7
 801377a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801377e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013782:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013786:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801378a:	ee14 2a90 	vmov	r2, s9
 801378e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013792:	3230      	adds	r2, #48	@ 0x30
 8013794:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013798:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801379c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137a0:	f806 2b01 	strb.w	r2, [r6], #1
 80137a4:	d438      	bmi.n	8013818 <_dtoa_r+0x560>
 80137a6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80137aa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80137ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137b2:	d46e      	bmi.n	8013892 <_dtoa_r+0x5da>
 80137b4:	42a6      	cmp	r6, r4
 80137b6:	f43f af5a 	beq.w	801366e <_dtoa_r+0x3b6>
 80137ba:	ee27 7b03 	vmul.f64	d7, d7, d3
 80137be:	ee26 6b03 	vmul.f64	d6, d6, d3
 80137c2:	e7e0      	b.n	8013786 <_dtoa_r+0x4ce>
 80137c4:	4621      	mov	r1, r4
 80137c6:	463e      	mov	r6, r7
 80137c8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80137cc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80137d0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80137d4:	ee14 2a90 	vmov	r2, s9
 80137d8:	3230      	adds	r2, #48	@ 0x30
 80137da:	f806 2b01 	strb.w	r2, [r6], #1
 80137de:	42a6      	cmp	r6, r4
 80137e0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80137e4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80137e8:	d119      	bne.n	801381e <_dtoa_r+0x566>
 80137ea:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80137ee:	ee37 4b05 	vadd.f64	d4, d7, d5
 80137f2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80137f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137fa:	dc4a      	bgt.n	8013892 <_dtoa_r+0x5da>
 80137fc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8013800:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8013804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013808:	f57f af31 	bpl.w	801366e <_dtoa_r+0x3b6>
 801380c:	460e      	mov	r6, r1
 801380e:	3901      	subs	r1, #1
 8013810:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013814:	2b30      	cmp	r3, #48	@ 0x30
 8013816:	d0f9      	beq.n	801380c <_dtoa_r+0x554>
 8013818:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801381c:	e027      	b.n	801386e <_dtoa_r+0x5b6>
 801381e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013822:	e7d5      	b.n	80137d0 <_dtoa_r+0x518>
 8013824:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013828:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801382c:	463e      	mov	r6, r7
 801382e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013832:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013836:	ee15 3a10 	vmov	r3, s10
 801383a:	3330      	adds	r3, #48	@ 0x30
 801383c:	f806 3b01 	strb.w	r3, [r6], #1
 8013840:	1bf3      	subs	r3, r6, r7
 8013842:	459a      	cmp	sl, r3
 8013844:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013848:	eea3 7b46 	vfms.f64	d7, d3, d6
 801384c:	d132      	bne.n	80138b4 <_dtoa_r+0x5fc>
 801384e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013852:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801385a:	dc18      	bgt.n	801388e <_dtoa_r+0x5d6>
 801385c:	eeb4 7b46 	vcmp.f64	d7, d6
 8013860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013864:	d103      	bne.n	801386e <_dtoa_r+0x5b6>
 8013866:	ee15 3a10 	vmov	r3, s10
 801386a:	07db      	lsls	r3, r3, #31
 801386c:	d40f      	bmi.n	801388e <_dtoa_r+0x5d6>
 801386e:	9901      	ldr	r1, [sp, #4]
 8013870:	4648      	mov	r0, r9
 8013872:	f000 fb09 	bl	8013e88 <_Bfree>
 8013876:	2300      	movs	r3, #0
 8013878:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801387a:	7033      	strb	r3, [r6, #0]
 801387c:	f108 0301 	add.w	r3, r8, #1
 8013880:	6013      	str	r3, [r2, #0]
 8013882:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013884:	2b00      	cmp	r3, #0
 8013886:	f000 824b 	beq.w	8013d20 <_dtoa_r+0xa68>
 801388a:	601e      	str	r6, [r3, #0]
 801388c:	e248      	b.n	8013d20 <_dtoa_r+0xa68>
 801388e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013892:	4633      	mov	r3, r6
 8013894:	461e      	mov	r6, r3
 8013896:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801389a:	2a39      	cmp	r2, #57	@ 0x39
 801389c:	d106      	bne.n	80138ac <_dtoa_r+0x5f4>
 801389e:	429f      	cmp	r7, r3
 80138a0:	d1f8      	bne.n	8013894 <_dtoa_r+0x5dc>
 80138a2:	9a05      	ldr	r2, [sp, #20]
 80138a4:	3201      	adds	r2, #1
 80138a6:	9205      	str	r2, [sp, #20]
 80138a8:	2230      	movs	r2, #48	@ 0x30
 80138aa:	703a      	strb	r2, [r7, #0]
 80138ac:	781a      	ldrb	r2, [r3, #0]
 80138ae:	3201      	adds	r2, #1
 80138b0:	701a      	strb	r2, [r3, #0]
 80138b2:	e7b1      	b.n	8013818 <_dtoa_r+0x560>
 80138b4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80138b8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80138bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138c0:	d1b5      	bne.n	801382e <_dtoa_r+0x576>
 80138c2:	e7d4      	b.n	801386e <_dtoa_r+0x5b6>
 80138c4:	080157f0 	.word	0x080157f0
 80138c8:	080157c8 	.word	0x080157c8
 80138cc:	9908      	ldr	r1, [sp, #32]
 80138ce:	2900      	cmp	r1, #0
 80138d0:	f000 80e9 	beq.w	8013aa6 <_dtoa_r+0x7ee>
 80138d4:	9907      	ldr	r1, [sp, #28]
 80138d6:	2901      	cmp	r1, #1
 80138d8:	f300 80cb 	bgt.w	8013a72 <_dtoa_r+0x7ba>
 80138dc:	2d00      	cmp	r5, #0
 80138de:	f000 80c4 	beq.w	8013a6a <_dtoa_r+0x7b2>
 80138e2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80138e6:	9e04      	ldr	r6, [sp, #16]
 80138e8:	461c      	mov	r4, r3
 80138ea:	9305      	str	r3, [sp, #20]
 80138ec:	9b04      	ldr	r3, [sp, #16]
 80138ee:	4413      	add	r3, r2
 80138f0:	9304      	str	r3, [sp, #16]
 80138f2:	9b06      	ldr	r3, [sp, #24]
 80138f4:	2101      	movs	r1, #1
 80138f6:	4413      	add	r3, r2
 80138f8:	4648      	mov	r0, r9
 80138fa:	9306      	str	r3, [sp, #24]
 80138fc:	f000 fb78 	bl	8013ff0 <__i2b>
 8013900:	9b05      	ldr	r3, [sp, #20]
 8013902:	4605      	mov	r5, r0
 8013904:	b166      	cbz	r6, 8013920 <_dtoa_r+0x668>
 8013906:	9a06      	ldr	r2, [sp, #24]
 8013908:	2a00      	cmp	r2, #0
 801390a:	dd09      	ble.n	8013920 <_dtoa_r+0x668>
 801390c:	42b2      	cmp	r2, r6
 801390e:	9904      	ldr	r1, [sp, #16]
 8013910:	bfa8      	it	ge
 8013912:	4632      	movge	r2, r6
 8013914:	1a89      	subs	r1, r1, r2
 8013916:	9104      	str	r1, [sp, #16]
 8013918:	9906      	ldr	r1, [sp, #24]
 801391a:	1ab6      	subs	r6, r6, r2
 801391c:	1a8a      	subs	r2, r1, r2
 801391e:	9206      	str	r2, [sp, #24]
 8013920:	b30b      	cbz	r3, 8013966 <_dtoa_r+0x6ae>
 8013922:	9a08      	ldr	r2, [sp, #32]
 8013924:	2a00      	cmp	r2, #0
 8013926:	f000 80c5 	beq.w	8013ab4 <_dtoa_r+0x7fc>
 801392a:	2c00      	cmp	r4, #0
 801392c:	f000 80bf 	beq.w	8013aae <_dtoa_r+0x7f6>
 8013930:	4629      	mov	r1, r5
 8013932:	4622      	mov	r2, r4
 8013934:	4648      	mov	r0, r9
 8013936:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013938:	f000 fc12 	bl	8014160 <__pow5mult>
 801393c:	9a01      	ldr	r2, [sp, #4]
 801393e:	4601      	mov	r1, r0
 8013940:	4605      	mov	r5, r0
 8013942:	4648      	mov	r0, r9
 8013944:	f000 fb6a 	bl	801401c <__multiply>
 8013948:	9901      	ldr	r1, [sp, #4]
 801394a:	9005      	str	r0, [sp, #20]
 801394c:	4648      	mov	r0, r9
 801394e:	f000 fa9b 	bl	8013e88 <_Bfree>
 8013952:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013954:	1b1b      	subs	r3, r3, r4
 8013956:	f000 80b0 	beq.w	8013aba <_dtoa_r+0x802>
 801395a:	9905      	ldr	r1, [sp, #20]
 801395c:	461a      	mov	r2, r3
 801395e:	4648      	mov	r0, r9
 8013960:	f000 fbfe 	bl	8014160 <__pow5mult>
 8013964:	9001      	str	r0, [sp, #4]
 8013966:	2101      	movs	r1, #1
 8013968:	4648      	mov	r0, r9
 801396a:	f000 fb41 	bl	8013ff0 <__i2b>
 801396e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013970:	4604      	mov	r4, r0
 8013972:	2b00      	cmp	r3, #0
 8013974:	f000 81da 	beq.w	8013d2c <_dtoa_r+0xa74>
 8013978:	461a      	mov	r2, r3
 801397a:	4601      	mov	r1, r0
 801397c:	4648      	mov	r0, r9
 801397e:	f000 fbef 	bl	8014160 <__pow5mult>
 8013982:	9b07      	ldr	r3, [sp, #28]
 8013984:	2b01      	cmp	r3, #1
 8013986:	4604      	mov	r4, r0
 8013988:	f300 80a0 	bgt.w	8013acc <_dtoa_r+0x814>
 801398c:	9b02      	ldr	r3, [sp, #8]
 801398e:	2b00      	cmp	r3, #0
 8013990:	f040 8096 	bne.w	8013ac0 <_dtoa_r+0x808>
 8013994:	9b03      	ldr	r3, [sp, #12]
 8013996:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801399a:	2a00      	cmp	r2, #0
 801399c:	f040 8092 	bne.w	8013ac4 <_dtoa_r+0x80c>
 80139a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80139a4:	0d12      	lsrs	r2, r2, #20
 80139a6:	0512      	lsls	r2, r2, #20
 80139a8:	2a00      	cmp	r2, #0
 80139aa:	f000 808d 	beq.w	8013ac8 <_dtoa_r+0x810>
 80139ae:	9b04      	ldr	r3, [sp, #16]
 80139b0:	3301      	adds	r3, #1
 80139b2:	9304      	str	r3, [sp, #16]
 80139b4:	9b06      	ldr	r3, [sp, #24]
 80139b6:	3301      	adds	r3, #1
 80139b8:	9306      	str	r3, [sp, #24]
 80139ba:	2301      	movs	r3, #1
 80139bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80139be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	f000 81b9 	beq.w	8013d38 <_dtoa_r+0xa80>
 80139c6:	6922      	ldr	r2, [r4, #16]
 80139c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80139cc:	6910      	ldr	r0, [r2, #16]
 80139ce:	f000 fac3 	bl	8013f58 <__hi0bits>
 80139d2:	f1c0 0020 	rsb	r0, r0, #32
 80139d6:	9b06      	ldr	r3, [sp, #24]
 80139d8:	4418      	add	r0, r3
 80139da:	f010 001f 	ands.w	r0, r0, #31
 80139de:	f000 8081 	beq.w	8013ae4 <_dtoa_r+0x82c>
 80139e2:	f1c0 0220 	rsb	r2, r0, #32
 80139e6:	2a04      	cmp	r2, #4
 80139e8:	dd73      	ble.n	8013ad2 <_dtoa_r+0x81a>
 80139ea:	9b04      	ldr	r3, [sp, #16]
 80139ec:	f1c0 001c 	rsb	r0, r0, #28
 80139f0:	4403      	add	r3, r0
 80139f2:	9304      	str	r3, [sp, #16]
 80139f4:	9b06      	ldr	r3, [sp, #24]
 80139f6:	4406      	add	r6, r0
 80139f8:	4403      	add	r3, r0
 80139fa:	9306      	str	r3, [sp, #24]
 80139fc:	9b04      	ldr	r3, [sp, #16]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	dd05      	ble.n	8013a0e <_dtoa_r+0x756>
 8013a02:	9901      	ldr	r1, [sp, #4]
 8013a04:	461a      	mov	r2, r3
 8013a06:	4648      	mov	r0, r9
 8013a08:	f000 fc04 	bl	8014214 <__lshift>
 8013a0c:	9001      	str	r0, [sp, #4]
 8013a0e:	9b06      	ldr	r3, [sp, #24]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	dd05      	ble.n	8013a20 <_dtoa_r+0x768>
 8013a14:	4621      	mov	r1, r4
 8013a16:	461a      	mov	r2, r3
 8013a18:	4648      	mov	r0, r9
 8013a1a:	f000 fbfb 	bl	8014214 <__lshift>
 8013a1e:	4604      	mov	r4, r0
 8013a20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d060      	beq.n	8013ae8 <_dtoa_r+0x830>
 8013a26:	9801      	ldr	r0, [sp, #4]
 8013a28:	4621      	mov	r1, r4
 8013a2a:	f000 fc5f 	bl	80142ec <__mcmp>
 8013a2e:	2800      	cmp	r0, #0
 8013a30:	da5a      	bge.n	8013ae8 <_dtoa_r+0x830>
 8013a32:	f108 33ff 	add.w	r3, r8, #4294967295
 8013a36:	9305      	str	r3, [sp, #20]
 8013a38:	9901      	ldr	r1, [sp, #4]
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	220a      	movs	r2, #10
 8013a3e:	4648      	mov	r0, r9
 8013a40:	f000 fa44 	bl	8013ecc <__multadd>
 8013a44:	9b08      	ldr	r3, [sp, #32]
 8013a46:	9001      	str	r0, [sp, #4]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	f000 8177 	beq.w	8013d3c <_dtoa_r+0xa84>
 8013a4e:	4629      	mov	r1, r5
 8013a50:	2300      	movs	r3, #0
 8013a52:	220a      	movs	r2, #10
 8013a54:	4648      	mov	r0, r9
 8013a56:	f000 fa39 	bl	8013ecc <__multadd>
 8013a5a:	f1bb 0f00 	cmp.w	fp, #0
 8013a5e:	4605      	mov	r5, r0
 8013a60:	dc6e      	bgt.n	8013b40 <_dtoa_r+0x888>
 8013a62:	9b07      	ldr	r3, [sp, #28]
 8013a64:	2b02      	cmp	r3, #2
 8013a66:	dc48      	bgt.n	8013afa <_dtoa_r+0x842>
 8013a68:	e06a      	b.n	8013b40 <_dtoa_r+0x888>
 8013a6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013a6c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013a70:	e739      	b.n	80138e6 <_dtoa_r+0x62e>
 8013a72:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013a76:	42a3      	cmp	r3, r4
 8013a78:	db07      	blt.n	8013a8a <_dtoa_r+0x7d2>
 8013a7a:	f1ba 0f00 	cmp.w	sl, #0
 8013a7e:	eba3 0404 	sub.w	r4, r3, r4
 8013a82:	db0b      	blt.n	8013a9c <_dtoa_r+0x7e4>
 8013a84:	9e04      	ldr	r6, [sp, #16]
 8013a86:	4652      	mov	r2, sl
 8013a88:	e72f      	b.n	80138ea <_dtoa_r+0x632>
 8013a8a:	1ae2      	subs	r2, r4, r3
 8013a8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013a8e:	9e04      	ldr	r6, [sp, #16]
 8013a90:	4413      	add	r3, r2
 8013a92:	930a      	str	r3, [sp, #40]	@ 0x28
 8013a94:	4652      	mov	r2, sl
 8013a96:	4623      	mov	r3, r4
 8013a98:	2400      	movs	r4, #0
 8013a9a:	e726      	b.n	80138ea <_dtoa_r+0x632>
 8013a9c:	9a04      	ldr	r2, [sp, #16]
 8013a9e:	eba2 060a 	sub.w	r6, r2, sl
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	e721      	b.n	80138ea <_dtoa_r+0x632>
 8013aa6:	9e04      	ldr	r6, [sp, #16]
 8013aa8:	9d08      	ldr	r5, [sp, #32]
 8013aaa:	461c      	mov	r4, r3
 8013aac:	e72a      	b.n	8013904 <_dtoa_r+0x64c>
 8013aae:	9a01      	ldr	r2, [sp, #4]
 8013ab0:	9205      	str	r2, [sp, #20]
 8013ab2:	e752      	b.n	801395a <_dtoa_r+0x6a2>
 8013ab4:	9901      	ldr	r1, [sp, #4]
 8013ab6:	461a      	mov	r2, r3
 8013ab8:	e751      	b.n	801395e <_dtoa_r+0x6a6>
 8013aba:	9b05      	ldr	r3, [sp, #20]
 8013abc:	9301      	str	r3, [sp, #4]
 8013abe:	e752      	b.n	8013966 <_dtoa_r+0x6ae>
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	e77b      	b.n	80139bc <_dtoa_r+0x704>
 8013ac4:	9b02      	ldr	r3, [sp, #8]
 8013ac6:	e779      	b.n	80139bc <_dtoa_r+0x704>
 8013ac8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013aca:	e778      	b.n	80139be <_dtoa_r+0x706>
 8013acc:	2300      	movs	r3, #0
 8013ace:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013ad0:	e779      	b.n	80139c6 <_dtoa_r+0x70e>
 8013ad2:	d093      	beq.n	80139fc <_dtoa_r+0x744>
 8013ad4:	9b04      	ldr	r3, [sp, #16]
 8013ad6:	321c      	adds	r2, #28
 8013ad8:	4413      	add	r3, r2
 8013ada:	9304      	str	r3, [sp, #16]
 8013adc:	9b06      	ldr	r3, [sp, #24]
 8013ade:	4416      	add	r6, r2
 8013ae0:	4413      	add	r3, r2
 8013ae2:	e78a      	b.n	80139fa <_dtoa_r+0x742>
 8013ae4:	4602      	mov	r2, r0
 8013ae6:	e7f5      	b.n	8013ad4 <_dtoa_r+0x81c>
 8013ae8:	f1ba 0f00 	cmp.w	sl, #0
 8013aec:	f8cd 8014 	str.w	r8, [sp, #20]
 8013af0:	46d3      	mov	fp, sl
 8013af2:	dc21      	bgt.n	8013b38 <_dtoa_r+0x880>
 8013af4:	9b07      	ldr	r3, [sp, #28]
 8013af6:	2b02      	cmp	r3, #2
 8013af8:	dd1e      	ble.n	8013b38 <_dtoa_r+0x880>
 8013afa:	f1bb 0f00 	cmp.w	fp, #0
 8013afe:	f47f addc 	bne.w	80136ba <_dtoa_r+0x402>
 8013b02:	4621      	mov	r1, r4
 8013b04:	465b      	mov	r3, fp
 8013b06:	2205      	movs	r2, #5
 8013b08:	4648      	mov	r0, r9
 8013b0a:	f000 f9df 	bl	8013ecc <__multadd>
 8013b0e:	4601      	mov	r1, r0
 8013b10:	4604      	mov	r4, r0
 8013b12:	9801      	ldr	r0, [sp, #4]
 8013b14:	f000 fbea 	bl	80142ec <__mcmp>
 8013b18:	2800      	cmp	r0, #0
 8013b1a:	f77f adce 	ble.w	80136ba <_dtoa_r+0x402>
 8013b1e:	463e      	mov	r6, r7
 8013b20:	2331      	movs	r3, #49	@ 0x31
 8013b22:	f806 3b01 	strb.w	r3, [r6], #1
 8013b26:	9b05      	ldr	r3, [sp, #20]
 8013b28:	3301      	adds	r3, #1
 8013b2a:	9305      	str	r3, [sp, #20]
 8013b2c:	e5c9      	b.n	80136c2 <_dtoa_r+0x40a>
 8013b2e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013b32:	4654      	mov	r4, sl
 8013b34:	4625      	mov	r5, r4
 8013b36:	e7f2      	b.n	8013b1e <_dtoa_r+0x866>
 8013b38:	9b08      	ldr	r3, [sp, #32]
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	f000 8102 	beq.w	8013d44 <_dtoa_r+0xa8c>
 8013b40:	2e00      	cmp	r6, #0
 8013b42:	dd05      	ble.n	8013b50 <_dtoa_r+0x898>
 8013b44:	4629      	mov	r1, r5
 8013b46:	4632      	mov	r2, r6
 8013b48:	4648      	mov	r0, r9
 8013b4a:	f000 fb63 	bl	8014214 <__lshift>
 8013b4e:	4605      	mov	r5, r0
 8013b50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d058      	beq.n	8013c08 <_dtoa_r+0x950>
 8013b56:	6869      	ldr	r1, [r5, #4]
 8013b58:	4648      	mov	r0, r9
 8013b5a:	f000 f955 	bl	8013e08 <_Balloc>
 8013b5e:	4606      	mov	r6, r0
 8013b60:	b928      	cbnz	r0, 8013b6e <_dtoa_r+0x8b6>
 8013b62:	4b82      	ldr	r3, [pc, #520]	@ (8013d6c <_dtoa_r+0xab4>)
 8013b64:	4602      	mov	r2, r0
 8013b66:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013b6a:	f7ff bbbe 	b.w	80132ea <_dtoa_r+0x32>
 8013b6e:	692a      	ldr	r2, [r5, #16]
 8013b70:	3202      	adds	r2, #2
 8013b72:	0092      	lsls	r2, r2, #2
 8013b74:	f105 010c 	add.w	r1, r5, #12
 8013b78:	300c      	adds	r0, #12
 8013b7a:	f7ff fb06 	bl	801318a <memcpy>
 8013b7e:	2201      	movs	r2, #1
 8013b80:	4631      	mov	r1, r6
 8013b82:	4648      	mov	r0, r9
 8013b84:	f000 fb46 	bl	8014214 <__lshift>
 8013b88:	1c7b      	adds	r3, r7, #1
 8013b8a:	9304      	str	r3, [sp, #16]
 8013b8c:	eb07 030b 	add.w	r3, r7, fp
 8013b90:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b92:	9b02      	ldr	r3, [sp, #8]
 8013b94:	f003 0301 	and.w	r3, r3, #1
 8013b98:	46a8      	mov	r8, r5
 8013b9a:	9308      	str	r3, [sp, #32]
 8013b9c:	4605      	mov	r5, r0
 8013b9e:	9b04      	ldr	r3, [sp, #16]
 8013ba0:	9801      	ldr	r0, [sp, #4]
 8013ba2:	4621      	mov	r1, r4
 8013ba4:	f103 3bff 	add.w	fp, r3, #4294967295
 8013ba8:	f7ff fafd 	bl	80131a6 <quorem>
 8013bac:	4641      	mov	r1, r8
 8013bae:	9002      	str	r0, [sp, #8]
 8013bb0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013bb4:	9801      	ldr	r0, [sp, #4]
 8013bb6:	f000 fb99 	bl	80142ec <__mcmp>
 8013bba:	462a      	mov	r2, r5
 8013bbc:	9006      	str	r0, [sp, #24]
 8013bbe:	4621      	mov	r1, r4
 8013bc0:	4648      	mov	r0, r9
 8013bc2:	f000 fbaf 	bl	8014324 <__mdiff>
 8013bc6:	68c2      	ldr	r2, [r0, #12]
 8013bc8:	4606      	mov	r6, r0
 8013bca:	b9fa      	cbnz	r2, 8013c0c <_dtoa_r+0x954>
 8013bcc:	4601      	mov	r1, r0
 8013bce:	9801      	ldr	r0, [sp, #4]
 8013bd0:	f000 fb8c 	bl	80142ec <__mcmp>
 8013bd4:	4602      	mov	r2, r0
 8013bd6:	4631      	mov	r1, r6
 8013bd8:	4648      	mov	r0, r9
 8013bda:	920a      	str	r2, [sp, #40]	@ 0x28
 8013bdc:	f000 f954 	bl	8013e88 <_Bfree>
 8013be0:	9b07      	ldr	r3, [sp, #28]
 8013be2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013be4:	9e04      	ldr	r6, [sp, #16]
 8013be6:	ea42 0103 	orr.w	r1, r2, r3
 8013bea:	9b08      	ldr	r3, [sp, #32]
 8013bec:	4319      	orrs	r1, r3
 8013bee:	d10f      	bne.n	8013c10 <_dtoa_r+0x958>
 8013bf0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013bf4:	d028      	beq.n	8013c48 <_dtoa_r+0x990>
 8013bf6:	9b06      	ldr	r3, [sp, #24]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	dd02      	ble.n	8013c02 <_dtoa_r+0x94a>
 8013bfc:	9b02      	ldr	r3, [sp, #8]
 8013bfe:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013c02:	f88b a000 	strb.w	sl, [fp]
 8013c06:	e55e      	b.n	80136c6 <_dtoa_r+0x40e>
 8013c08:	4628      	mov	r0, r5
 8013c0a:	e7bd      	b.n	8013b88 <_dtoa_r+0x8d0>
 8013c0c:	2201      	movs	r2, #1
 8013c0e:	e7e2      	b.n	8013bd6 <_dtoa_r+0x91e>
 8013c10:	9b06      	ldr	r3, [sp, #24]
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	db04      	blt.n	8013c20 <_dtoa_r+0x968>
 8013c16:	9907      	ldr	r1, [sp, #28]
 8013c18:	430b      	orrs	r3, r1
 8013c1a:	9908      	ldr	r1, [sp, #32]
 8013c1c:	430b      	orrs	r3, r1
 8013c1e:	d120      	bne.n	8013c62 <_dtoa_r+0x9aa>
 8013c20:	2a00      	cmp	r2, #0
 8013c22:	ddee      	ble.n	8013c02 <_dtoa_r+0x94a>
 8013c24:	9901      	ldr	r1, [sp, #4]
 8013c26:	2201      	movs	r2, #1
 8013c28:	4648      	mov	r0, r9
 8013c2a:	f000 faf3 	bl	8014214 <__lshift>
 8013c2e:	4621      	mov	r1, r4
 8013c30:	9001      	str	r0, [sp, #4]
 8013c32:	f000 fb5b 	bl	80142ec <__mcmp>
 8013c36:	2800      	cmp	r0, #0
 8013c38:	dc03      	bgt.n	8013c42 <_dtoa_r+0x98a>
 8013c3a:	d1e2      	bne.n	8013c02 <_dtoa_r+0x94a>
 8013c3c:	f01a 0f01 	tst.w	sl, #1
 8013c40:	d0df      	beq.n	8013c02 <_dtoa_r+0x94a>
 8013c42:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013c46:	d1d9      	bne.n	8013bfc <_dtoa_r+0x944>
 8013c48:	2339      	movs	r3, #57	@ 0x39
 8013c4a:	f88b 3000 	strb.w	r3, [fp]
 8013c4e:	4633      	mov	r3, r6
 8013c50:	461e      	mov	r6, r3
 8013c52:	3b01      	subs	r3, #1
 8013c54:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013c58:	2a39      	cmp	r2, #57	@ 0x39
 8013c5a:	d052      	beq.n	8013d02 <_dtoa_r+0xa4a>
 8013c5c:	3201      	adds	r2, #1
 8013c5e:	701a      	strb	r2, [r3, #0]
 8013c60:	e531      	b.n	80136c6 <_dtoa_r+0x40e>
 8013c62:	2a00      	cmp	r2, #0
 8013c64:	dd07      	ble.n	8013c76 <_dtoa_r+0x9be>
 8013c66:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013c6a:	d0ed      	beq.n	8013c48 <_dtoa_r+0x990>
 8013c6c:	f10a 0301 	add.w	r3, sl, #1
 8013c70:	f88b 3000 	strb.w	r3, [fp]
 8013c74:	e527      	b.n	80136c6 <_dtoa_r+0x40e>
 8013c76:	9b04      	ldr	r3, [sp, #16]
 8013c78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013c7a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013c7e:	4293      	cmp	r3, r2
 8013c80:	d029      	beq.n	8013cd6 <_dtoa_r+0xa1e>
 8013c82:	9901      	ldr	r1, [sp, #4]
 8013c84:	2300      	movs	r3, #0
 8013c86:	220a      	movs	r2, #10
 8013c88:	4648      	mov	r0, r9
 8013c8a:	f000 f91f 	bl	8013ecc <__multadd>
 8013c8e:	45a8      	cmp	r8, r5
 8013c90:	9001      	str	r0, [sp, #4]
 8013c92:	f04f 0300 	mov.w	r3, #0
 8013c96:	f04f 020a 	mov.w	r2, #10
 8013c9a:	4641      	mov	r1, r8
 8013c9c:	4648      	mov	r0, r9
 8013c9e:	d107      	bne.n	8013cb0 <_dtoa_r+0x9f8>
 8013ca0:	f000 f914 	bl	8013ecc <__multadd>
 8013ca4:	4680      	mov	r8, r0
 8013ca6:	4605      	mov	r5, r0
 8013ca8:	9b04      	ldr	r3, [sp, #16]
 8013caa:	3301      	adds	r3, #1
 8013cac:	9304      	str	r3, [sp, #16]
 8013cae:	e776      	b.n	8013b9e <_dtoa_r+0x8e6>
 8013cb0:	f000 f90c 	bl	8013ecc <__multadd>
 8013cb4:	4629      	mov	r1, r5
 8013cb6:	4680      	mov	r8, r0
 8013cb8:	2300      	movs	r3, #0
 8013cba:	220a      	movs	r2, #10
 8013cbc:	4648      	mov	r0, r9
 8013cbe:	f000 f905 	bl	8013ecc <__multadd>
 8013cc2:	4605      	mov	r5, r0
 8013cc4:	e7f0      	b.n	8013ca8 <_dtoa_r+0x9f0>
 8013cc6:	f1bb 0f00 	cmp.w	fp, #0
 8013cca:	bfcc      	ite	gt
 8013ccc:	465e      	movgt	r6, fp
 8013cce:	2601      	movle	r6, #1
 8013cd0:	443e      	add	r6, r7
 8013cd2:	f04f 0800 	mov.w	r8, #0
 8013cd6:	9901      	ldr	r1, [sp, #4]
 8013cd8:	2201      	movs	r2, #1
 8013cda:	4648      	mov	r0, r9
 8013cdc:	f000 fa9a 	bl	8014214 <__lshift>
 8013ce0:	4621      	mov	r1, r4
 8013ce2:	9001      	str	r0, [sp, #4]
 8013ce4:	f000 fb02 	bl	80142ec <__mcmp>
 8013ce8:	2800      	cmp	r0, #0
 8013cea:	dcb0      	bgt.n	8013c4e <_dtoa_r+0x996>
 8013cec:	d102      	bne.n	8013cf4 <_dtoa_r+0xa3c>
 8013cee:	f01a 0f01 	tst.w	sl, #1
 8013cf2:	d1ac      	bne.n	8013c4e <_dtoa_r+0x996>
 8013cf4:	4633      	mov	r3, r6
 8013cf6:	461e      	mov	r6, r3
 8013cf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013cfc:	2a30      	cmp	r2, #48	@ 0x30
 8013cfe:	d0fa      	beq.n	8013cf6 <_dtoa_r+0xa3e>
 8013d00:	e4e1      	b.n	80136c6 <_dtoa_r+0x40e>
 8013d02:	429f      	cmp	r7, r3
 8013d04:	d1a4      	bne.n	8013c50 <_dtoa_r+0x998>
 8013d06:	9b05      	ldr	r3, [sp, #20]
 8013d08:	3301      	adds	r3, #1
 8013d0a:	9305      	str	r3, [sp, #20]
 8013d0c:	2331      	movs	r3, #49	@ 0x31
 8013d0e:	703b      	strb	r3, [r7, #0]
 8013d10:	e4d9      	b.n	80136c6 <_dtoa_r+0x40e>
 8013d12:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013d14:	4f16      	ldr	r7, [pc, #88]	@ (8013d70 <_dtoa_r+0xab8>)
 8013d16:	b11b      	cbz	r3, 8013d20 <_dtoa_r+0xa68>
 8013d18:	f107 0308 	add.w	r3, r7, #8
 8013d1c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013d1e:	6013      	str	r3, [r2, #0]
 8013d20:	4638      	mov	r0, r7
 8013d22:	b011      	add	sp, #68	@ 0x44
 8013d24:	ecbd 8b02 	vpop	{d8}
 8013d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d2c:	9b07      	ldr	r3, [sp, #28]
 8013d2e:	2b01      	cmp	r3, #1
 8013d30:	f77f ae2c 	ble.w	801398c <_dtoa_r+0x6d4>
 8013d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013d38:	2001      	movs	r0, #1
 8013d3a:	e64c      	b.n	80139d6 <_dtoa_r+0x71e>
 8013d3c:	f1bb 0f00 	cmp.w	fp, #0
 8013d40:	f77f aed8 	ble.w	8013af4 <_dtoa_r+0x83c>
 8013d44:	463e      	mov	r6, r7
 8013d46:	9801      	ldr	r0, [sp, #4]
 8013d48:	4621      	mov	r1, r4
 8013d4a:	f7ff fa2c 	bl	80131a6 <quorem>
 8013d4e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013d52:	f806 ab01 	strb.w	sl, [r6], #1
 8013d56:	1bf2      	subs	r2, r6, r7
 8013d58:	4593      	cmp	fp, r2
 8013d5a:	ddb4      	ble.n	8013cc6 <_dtoa_r+0xa0e>
 8013d5c:	9901      	ldr	r1, [sp, #4]
 8013d5e:	2300      	movs	r3, #0
 8013d60:	220a      	movs	r2, #10
 8013d62:	4648      	mov	r0, r9
 8013d64:	f000 f8b2 	bl	8013ecc <__multadd>
 8013d68:	9001      	str	r0, [sp, #4]
 8013d6a:	e7ec      	b.n	8013d46 <_dtoa_r+0xa8e>
 8013d6c:	080156f4 	.word	0x080156f4
 8013d70:	08015678 	.word	0x08015678

08013d74 <_free_r>:
 8013d74:	b538      	push	{r3, r4, r5, lr}
 8013d76:	4605      	mov	r5, r0
 8013d78:	2900      	cmp	r1, #0
 8013d7a:	d041      	beq.n	8013e00 <_free_r+0x8c>
 8013d7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d80:	1f0c      	subs	r4, r1, #4
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	bfb8      	it	lt
 8013d86:	18e4      	addlt	r4, r4, r3
 8013d88:	f7fe fbfe 	bl	8012588 <__malloc_lock>
 8013d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8013e04 <_free_r+0x90>)
 8013d8e:	6813      	ldr	r3, [r2, #0]
 8013d90:	b933      	cbnz	r3, 8013da0 <_free_r+0x2c>
 8013d92:	6063      	str	r3, [r4, #4]
 8013d94:	6014      	str	r4, [r2, #0]
 8013d96:	4628      	mov	r0, r5
 8013d98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d9c:	f7fe bbfa 	b.w	8012594 <__malloc_unlock>
 8013da0:	42a3      	cmp	r3, r4
 8013da2:	d908      	bls.n	8013db6 <_free_r+0x42>
 8013da4:	6820      	ldr	r0, [r4, #0]
 8013da6:	1821      	adds	r1, r4, r0
 8013da8:	428b      	cmp	r3, r1
 8013daa:	bf01      	itttt	eq
 8013dac:	6819      	ldreq	r1, [r3, #0]
 8013dae:	685b      	ldreq	r3, [r3, #4]
 8013db0:	1809      	addeq	r1, r1, r0
 8013db2:	6021      	streq	r1, [r4, #0]
 8013db4:	e7ed      	b.n	8013d92 <_free_r+0x1e>
 8013db6:	461a      	mov	r2, r3
 8013db8:	685b      	ldr	r3, [r3, #4]
 8013dba:	b10b      	cbz	r3, 8013dc0 <_free_r+0x4c>
 8013dbc:	42a3      	cmp	r3, r4
 8013dbe:	d9fa      	bls.n	8013db6 <_free_r+0x42>
 8013dc0:	6811      	ldr	r1, [r2, #0]
 8013dc2:	1850      	adds	r0, r2, r1
 8013dc4:	42a0      	cmp	r0, r4
 8013dc6:	d10b      	bne.n	8013de0 <_free_r+0x6c>
 8013dc8:	6820      	ldr	r0, [r4, #0]
 8013dca:	4401      	add	r1, r0
 8013dcc:	1850      	adds	r0, r2, r1
 8013dce:	4283      	cmp	r3, r0
 8013dd0:	6011      	str	r1, [r2, #0]
 8013dd2:	d1e0      	bne.n	8013d96 <_free_r+0x22>
 8013dd4:	6818      	ldr	r0, [r3, #0]
 8013dd6:	685b      	ldr	r3, [r3, #4]
 8013dd8:	6053      	str	r3, [r2, #4]
 8013dda:	4408      	add	r0, r1
 8013ddc:	6010      	str	r0, [r2, #0]
 8013dde:	e7da      	b.n	8013d96 <_free_r+0x22>
 8013de0:	d902      	bls.n	8013de8 <_free_r+0x74>
 8013de2:	230c      	movs	r3, #12
 8013de4:	602b      	str	r3, [r5, #0]
 8013de6:	e7d6      	b.n	8013d96 <_free_r+0x22>
 8013de8:	6820      	ldr	r0, [r4, #0]
 8013dea:	1821      	adds	r1, r4, r0
 8013dec:	428b      	cmp	r3, r1
 8013dee:	bf04      	itt	eq
 8013df0:	6819      	ldreq	r1, [r3, #0]
 8013df2:	685b      	ldreq	r3, [r3, #4]
 8013df4:	6063      	str	r3, [r4, #4]
 8013df6:	bf04      	itt	eq
 8013df8:	1809      	addeq	r1, r1, r0
 8013dfa:	6021      	streq	r1, [r4, #0]
 8013dfc:	6054      	str	r4, [r2, #4]
 8013dfe:	e7ca      	b.n	8013d96 <_free_r+0x22>
 8013e00:	bd38      	pop	{r3, r4, r5, pc}
 8013e02:	bf00      	nop
 8013e04:	24001220 	.word	0x24001220

08013e08 <_Balloc>:
 8013e08:	b570      	push	{r4, r5, r6, lr}
 8013e0a:	69c6      	ldr	r6, [r0, #28]
 8013e0c:	4604      	mov	r4, r0
 8013e0e:	460d      	mov	r5, r1
 8013e10:	b976      	cbnz	r6, 8013e30 <_Balloc+0x28>
 8013e12:	2010      	movs	r0, #16
 8013e14:	f7fe fb0e 	bl	8012434 <malloc>
 8013e18:	4602      	mov	r2, r0
 8013e1a:	61e0      	str	r0, [r4, #28]
 8013e1c:	b920      	cbnz	r0, 8013e28 <_Balloc+0x20>
 8013e1e:	4b18      	ldr	r3, [pc, #96]	@ (8013e80 <_Balloc+0x78>)
 8013e20:	4818      	ldr	r0, [pc, #96]	@ (8013e84 <_Balloc+0x7c>)
 8013e22:	216b      	movs	r1, #107	@ 0x6b
 8013e24:	f000 fd88 	bl	8014938 <__assert_func>
 8013e28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013e2c:	6006      	str	r6, [r0, #0]
 8013e2e:	60c6      	str	r6, [r0, #12]
 8013e30:	69e6      	ldr	r6, [r4, #28]
 8013e32:	68f3      	ldr	r3, [r6, #12]
 8013e34:	b183      	cbz	r3, 8013e58 <_Balloc+0x50>
 8013e36:	69e3      	ldr	r3, [r4, #28]
 8013e38:	68db      	ldr	r3, [r3, #12]
 8013e3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013e3e:	b9b8      	cbnz	r0, 8013e70 <_Balloc+0x68>
 8013e40:	2101      	movs	r1, #1
 8013e42:	fa01 f605 	lsl.w	r6, r1, r5
 8013e46:	1d72      	adds	r2, r6, #5
 8013e48:	0092      	lsls	r2, r2, #2
 8013e4a:	4620      	mov	r0, r4
 8013e4c:	f000 fd92 	bl	8014974 <_calloc_r>
 8013e50:	b160      	cbz	r0, 8013e6c <_Balloc+0x64>
 8013e52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013e56:	e00e      	b.n	8013e76 <_Balloc+0x6e>
 8013e58:	2221      	movs	r2, #33	@ 0x21
 8013e5a:	2104      	movs	r1, #4
 8013e5c:	4620      	mov	r0, r4
 8013e5e:	f000 fd89 	bl	8014974 <_calloc_r>
 8013e62:	69e3      	ldr	r3, [r4, #28]
 8013e64:	60f0      	str	r0, [r6, #12]
 8013e66:	68db      	ldr	r3, [r3, #12]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d1e4      	bne.n	8013e36 <_Balloc+0x2e>
 8013e6c:	2000      	movs	r0, #0
 8013e6e:	bd70      	pop	{r4, r5, r6, pc}
 8013e70:	6802      	ldr	r2, [r0, #0]
 8013e72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013e76:	2300      	movs	r3, #0
 8013e78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013e7c:	e7f7      	b.n	8013e6e <_Balloc+0x66>
 8013e7e:	bf00      	nop
 8013e80:	08015685 	.word	0x08015685
 8013e84:	08015705 	.word	0x08015705

08013e88 <_Bfree>:
 8013e88:	b570      	push	{r4, r5, r6, lr}
 8013e8a:	69c6      	ldr	r6, [r0, #28]
 8013e8c:	4605      	mov	r5, r0
 8013e8e:	460c      	mov	r4, r1
 8013e90:	b976      	cbnz	r6, 8013eb0 <_Bfree+0x28>
 8013e92:	2010      	movs	r0, #16
 8013e94:	f7fe face 	bl	8012434 <malloc>
 8013e98:	4602      	mov	r2, r0
 8013e9a:	61e8      	str	r0, [r5, #28]
 8013e9c:	b920      	cbnz	r0, 8013ea8 <_Bfree+0x20>
 8013e9e:	4b09      	ldr	r3, [pc, #36]	@ (8013ec4 <_Bfree+0x3c>)
 8013ea0:	4809      	ldr	r0, [pc, #36]	@ (8013ec8 <_Bfree+0x40>)
 8013ea2:	218f      	movs	r1, #143	@ 0x8f
 8013ea4:	f000 fd48 	bl	8014938 <__assert_func>
 8013ea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013eac:	6006      	str	r6, [r0, #0]
 8013eae:	60c6      	str	r6, [r0, #12]
 8013eb0:	b13c      	cbz	r4, 8013ec2 <_Bfree+0x3a>
 8013eb2:	69eb      	ldr	r3, [r5, #28]
 8013eb4:	6862      	ldr	r2, [r4, #4]
 8013eb6:	68db      	ldr	r3, [r3, #12]
 8013eb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013ebc:	6021      	str	r1, [r4, #0]
 8013ebe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013ec2:	bd70      	pop	{r4, r5, r6, pc}
 8013ec4:	08015685 	.word	0x08015685
 8013ec8:	08015705 	.word	0x08015705

08013ecc <__multadd>:
 8013ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ed0:	690d      	ldr	r5, [r1, #16]
 8013ed2:	4607      	mov	r7, r0
 8013ed4:	460c      	mov	r4, r1
 8013ed6:	461e      	mov	r6, r3
 8013ed8:	f101 0c14 	add.w	ip, r1, #20
 8013edc:	2000      	movs	r0, #0
 8013ede:	f8dc 3000 	ldr.w	r3, [ip]
 8013ee2:	b299      	uxth	r1, r3
 8013ee4:	fb02 6101 	mla	r1, r2, r1, r6
 8013ee8:	0c1e      	lsrs	r6, r3, #16
 8013eea:	0c0b      	lsrs	r3, r1, #16
 8013eec:	fb02 3306 	mla	r3, r2, r6, r3
 8013ef0:	b289      	uxth	r1, r1
 8013ef2:	3001      	adds	r0, #1
 8013ef4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013ef8:	4285      	cmp	r5, r0
 8013efa:	f84c 1b04 	str.w	r1, [ip], #4
 8013efe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013f02:	dcec      	bgt.n	8013ede <__multadd+0x12>
 8013f04:	b30e      	cbz	r6, 8013f4a <__multadd+0x7e>
 8013f06:	68a3      	ldr	r3, [r4, #8]
 8013f08:	42ab      	cmp	r3, r5
 8013f0a:	dc19      	bgt.n	8013f40 <__multadd+0x74>
 8013f0c:	6861      	ldr	r1, [r4, #4]
 8013f0e:	4638      	mov	r0, r7
 8013f10:	3101      	adds	r1, #1
 8013f12:	f7ff ff79 	bl	8013e08 <_Balloc>
 8013f16:	4680      	mov	r8, r0
 8013f18:	b928      	cbnz	r0, 8013f26 <__multadd+0x5a>
 8013f1a:	4602      	mov	r2, r0
 8013f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8013f50 <__multadd+0x84>)
 8013f1e:	480d      	ldr	r0, [pc, #52]	@ (8013f54 <__multadd+0x88>)
 8013f20:	21ba      	movs	r1, #186	@ 0xba
 8013f22:	f000 fd09 	bl	8014938 <__assert_func>
 8013f26:	6922      	ldr	r2, [r4, #16]
 8013f28:	3202      	adds	r2, #2
 8013f2a:	f104 010c 	add.w	r1, r4, #12
 8013f2e:	0092      	lsls	r2, r2, #2
 8013f30:	300c      	adds	r0, #12
 8013f32:	f7ff f92a 	bl	801318a <memcpy>
 8013f36:	4621      	mov	r1, r4
 8013f38:	4638      	mov	r0, r7
 8013f3a:	f7ff ffa5 	bl	8013e88 <_Bfree>
 8013f3e:	4644      	mov	r4, r8
 8013f40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013f44:	3501      	adds	r5, #1
 8013f46:	615e      	str	r6, [r3, #20]
 8013f48:	6125      	str	r5, [r4, #16]
 8013f4a:	4620      	mov	r0, r4
 8013f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f50:	080156f4 	.word	0x080156f4
 8013f54:	08015705 	.word	0x08015705

08013f58 <__hi0bits>:
 8013f58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013f5c:	4603      	mov	r3, r0
 8013f5e:	bf36      	itet	cc
 8013f60:	0403      	lslcc	r3, r0, #16
 8013f62:	2000      	movcs	r0, #0
 8013f64:	2010      	movcc	r0, #16
 8013f66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013f6a:	bf3c      	itt	cc
 8013f6c:	021b      	lslcc	r3, r3, #8
 8013f6e:	3008      	addcc	r0, #8
 8013f70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013f74:	bf3c      	itt	cc
 8013f76:	011b      	lslcc	r3, r3, #4
 8013f78:	3004      	addcc	r0, #4
 8013f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013f7e:	bf3c      	itt	cc
 8013f80:	009b      	lslcc	r3, r3, #2
 8013f82:	3002      	addcc	r0, #2
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	db05      	blt.n	8013f94 <__hi0bits+0x3c>
 8013f88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013f8c:	f100 0001 	add.w	r0, r0, #1
 8013f90:	bf08      	it	eq
 8013f92:	2020      	moveq	r0, #32
 8013f94:	4770      	bx	lr

08013f96 <__lo0bits>:
 8013f96:	6803      	ldr	r3, [r0, #0]
 8013f98:	4602      	mov	r2, r0
 8013f9a:	f013 0007 	ands.w	r0, r3, #7
 8013f9e:	d00b      	beq.n	8013fb8 <__lo0bits+0x22>
 8013fa0:	07d9      	lsls	r1, r3, #31
 8013fa2:	d421      	bmi.n	8013fe8 <__lo0bits+0x52>
 8013fa4:	0798      	lsls	r0, r3, #30
 8013fa6:	bf49      	itett	mi
 8013fa8:	085b      	lsrmi	r3, r3, #1
 8013faa:	089b      	lsrpl	r3, r3, #2
 8013fac:	2001      	movmi	r0, #1
 8013fae:	6013      	strmi	r3, [r2, #0]
 8013fb0:	bf5c      	itt	pl
 8013fb2:	6013      	strpl	r3, [r2, #0]
 8013fb4:	2002      	movpl	r0, #2
 8013fb6:	4770      	bx	lr
 8013fb8:	b299      	uxth	r1, r3
 8013fba:	b909      	cbnz	r1, 8013fc0 <__lo0bits+0x2a>
 8013fbc:	0c1b      	lsrs	r3, r3, #16
 8013fbe:	2010      	movs	r0, #16
 8013fc0:	b2d9      	uxtb	r1, r3
 8013fc2:	b909      	cbnz	r1, 8013fc8 <__lo0bits+0x32>
 8013fc4:	3008      	adds	r0, #8
 8013fc6:	0a1b      	lsrs	r3, r3, #8
 8013fc8:	0719      	lsls	r1, r3, #28
 8013fca:	bf04      	itt	eq
 8013fcc:	091b      	lsreq	r3, r3, #4
 8013fce:	3004      	addeq	r0, #4
 8013fd0:	0799      	lsls	r1, r3, #30
 8013fd2:	bf04      	itt	eq
 8013fd4:	089b      	lsreq	r3, r3, #2
 8013fd6:	3002      	addeq	r0, #2
 8013fd8:	07d9      	lsls	r1, r3, #31
 8013fda:	d403      	bmi.n	8013fe4 <__lo0bits+0x4e>
 8013fdc:	085b      	lsrs	r3, r3, #1
 8013fde:	f100 0001 	add.w	r0, r0, #1
 8013fe2:	d003      	beq.n	8013fec <__lo0bits+0x56>
 8013fe4:	6013      	str	r3, [r2, #0]
 8013fe6:	4770      	bx	lr
 8013fe8:	2000      	movs	r0, #0
 8013fea:	4770      	bx	lr
 8013fec:	2020      	movs	r0, #32
 8013fee:	4770      	bx	lr

08013ff0 <__i2b>:
 8013ff0:	b510      	push	{r4, lr}
 8013ff2:	460c      	mov	r4, r1
 8013ff4:	2101      	movs	r1, #1
 8013ff6:	f7ff ff07 	bl	8013e08 <_Balloc>
 8013ffa:	4602      	mov	r2, r0
 8013ffc:	b928      	cbnz	r0, 801400a <__i2b+0x1a>
 8013ffe:	4b05      	ldr	r3, [pc, #20]	@ (8014014 <__i2b+0x24>)
 8014000:	4805      	ldr	r0, [pc, #20]	@ (8014018 <__i2b+0x28>)
 8014002:	f240 1145 	movw	r1, #325	@ 0x145
 8014006:	f000 fc97 	bl	8014938 <__assert_func>
 801400a:	2301      	movs	r3, #1
 801400c:	6144      	str	r4, [r0, #20]
 801400e:	6103      	str	r3, [r0, #16]
 8014010:	bd10      	pop	{r4, pc}
 8014012:	bf00      	nop
 8014014:	080156f4 	.word	0x080156f4
 8014018:	08015705 	.word	0x08015705

0801401c <__multiply>:
 801401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014020:	4617      	mov	r7, r2
 8014022:	690a      	ldr	r2, [r1, #16]
 8014024:	693b      	ldr	r3, [r7, #16]
 8014026:	429a      	cmp	r2, r3
 8014028:	bfa8      	it	ge
 801402a:	463b      	movge	r3, r7
 801402c:	4689      	mov	r9, r1
 801402e:	bfa4      	itt	ge
 8014030:	460f      	movge	r7, r1
 8014032:	4699      	movge	r9, r3
 8014034:	693d      	ldr	r5, [r7, #16]
 8014036:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801403a:	68bb      	ldr	r3, [r7, #8]
 801403c:	6879      	ldr	r1, [r7, #4]
 801403e:	eb05 060a 	add.w	r6, r5, sl
 8014042:	42b3      	cmp	r3, r6
 8014044:	b085      	sub	sp, #20
 8014046:	bfb8      	it	lt
 8014048:	3101      	addlt	r1, #1
 801404a:	f7ff fedd 	bl	8013e08 <_Balloc>
 801404e:	b930      	cbnz	r0, 801405e <__multiply+0x42>
 8014050:	4602      	mov	r2, r0
 8014052:	4b41      	ldr	r3, [pc, #260]	@ (8014158 <__multiply+0x13c>)
 8014054:	4841      	ldr	r0, [pc, #260]	@ (801415c <__multiply+0x140>)
 8014056:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801405a:	f000 fc6d 	bl	8014938 <__assert_func>
 801405e:	f100 0414 	add.w	r4, r0, #20
 8014062:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014066:	4623      	mov	r3, r4
 8014068:	2200      	movs	r2, #0
 801406a:	4573      	cmp	r3, lr
 801406c:	d320      	bcc.n	80140b0 <__multiply+0x94>
 801406e:	f107 0814 	add.w	r8, r7, #20
 8014072:	f109 0114 	add.w	r1, r9, #20
 8014076:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801407a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801407e:	9302      	str	r3, [sp, #8]
 8014080:	1beb      	subs	r3, r5, r7
 8014082:	3b15      	subs	r3, #21
 8014084:	f023 0303 	bic.w	r3, r3, #3
 8014088:	3304      	adds	r3, #4
 801408a:	3715      	adds	r7, #21
 801408c:	42bd      	cmp	r5, r7
 801408e:	bf38      	it	cc
 8014090:	2304      	movcc	r3, #4
 8014092:	9301      	str	r3, [sp, #4]
 8014094:	9b02      	ldr	r3, [sp, #8]
 8014096:	9103      	str	r1, [sp, #12]
 8014098:	428b      	cmp	r3, r1
 801409a:	d80c      	bhi.n	80140b6 <__multiply+0x9a>
 801409c:	2e00      	cmp	r6, #0
 801409e:	dd03      	ble.n	80140a8 <__multiply+0x8c>
 80140a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d055      	beq.n	8014154 <__multiply+0x138>
 80140a8:	6106      	str	r6, [r0, #16]
 80140aa:	b005      	add	sp, #20
 80140ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140b0:	f843 2b04 	str.w	r2, [r3], #4
 80140b4:	e7d9      	b.n	801406a <__multiply+0x4e>
 80140b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80140ba:	f1ba 0f00 	cmp.w	sl, #0
 80140be:	d01f      	beq.n	8014100 <__multiply+0xe4>
 80140c0:	46c4      	mov	ip, r8
 80140c2:	46a1      	mov	r9, r4
 80140c4:	2700      	movs	r7, #0
 80140c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80140ca:	f8d9 3000 	ldr.w	r3, [r9]
 80140ce:	fa1f fb82 	uxth.w	fp, r2
 80140d2:	b29b      	uxth	r3, r3
 80140d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80140d8:	443b      	add	r3, r7
 80140da:	f8d9 7000 	ldr.w	r7, [r9]
 80140de:	0c12      	lsrs	r2, r2, #16
 80140e0:	0c3f      	lsrs	r7, r7, #16
 80140e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80140e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80140ea:	b29b      	uxth	r3, r3
 80140ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80140f0:	4565      	cmp	r5, ip
 80140f2:	f849 3b04 	str.w	r3, [r9], #4
 80140f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80140fa:	d8e4      	bhi.n	80140c6 <__multiply+0xaa>
 80140fc:	9b01      	ldr	r3, [sp, #4]
 80140fe:	50e7      	str	r7, [r4, r3]
 8014100:	9b03      	ldr	r3, [sp, #12]
 8014102:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014106:	3104      	adds	r1, #4
 8014108:	f1b9 0f00 	cmp.w	r9, #0
 801410c:	d020      	beq.n	8014150 <__multiply+0x134>
 801410e:	6823      	ldr	r3, [r4, #0]
 8014110:	4647      	mov	r7, r8
 8014112:	46a4      	mov	ip, r4
 8014114:	f04f 0a00 	mov.w	sl, #0
 8014118:	f8b7 b000 	ldrh.w	fp, [r7]
 801411c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014120:	fb09 220b 	mla	r2, r9, fp, r2
 8014124:	4452      	add	r2, sl
 8014126:	b29b      	uxth	r3, r3
 8014128:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801412c:	f84c 3b04 	str.w	r3, [ip], #4
 8014130:	f857 3b04 	ldr.w	r3, [r7], #4
 8014134:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014138:	f8bc 3000 	ldrh.w	r3, [ip]
 801413c:	fb09 330a 	mla	r3, r9, sl, r3
 8014140:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014144:	42bd      	cmp	r5, r7
 8014146:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801414a:	d8e5      	bhi.n	8014118 <__multiply+0xfc>
 801414c:	9a01      	ldr	r2, [sp, #4]
 801414e:	50a3      	str	r3, [r4, r2]
 8014150:	3404      	adds	r4, #4
 8014152:	e79f      	b.n	8014094 <__multiply+0x78>
 8014154:	3e01      	subs	r6, #1
 8014156:	e7a1      	b.n	801409c <__multiply+0x80>
 8014158:	080156f4 	.word	0x080156f4
 801415c:	08015705 	.word	0x08015705

08014160 <__pow5mult>:
 8014160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014164:	4615      	mov	r5, r2
 8014166:	f012 0203 	ands.w	r2, r2, #3
 801416a:	4607      	mov	r7, r0
 801416c:	460e      	mov	r6, r1
 801416e:	d007      	beq.n	8014180 <__pow5mult+0x20>
 8014170:	4c25      	ldr	r4, [pc, #148]	@ (8014208 <__pow5mult+0xa8>)
 8014172:	3a01      	subs	r2, #1
 8014174:	2300      	movs	r3, #0
 8014176:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801417a:	f7ff fea7 	bl	8013ecc <__multadd>
 801417e:	4606      	mov	r6, r0
 8014180:	10ad      	asrs	r5, r5, #2
 8014182:	d03d      	beq.n	8014200 <__pow5mult+0xa0>
 8014184:	69fc      	ldr	r4, [r7, #28]
 8014186:	b97c      	cbnz	r4, 80141a8 <__pow5mult+0x48>
 8014188:	2010      	movs	r0, #16
 801418a:	f7fe f953 	bl	8012434 <malloc>
 801418e:	4602      	mov	r2, r0
 8014190:	61f8      	str	r0, [r7, #28]
 8014192:	b928      	cbnz	r0, 80141a0 <__pow5mult+0x40>
 8014194:	4b1d      	ldr	r3, [pc, #116]	@ (801420c <__pow5mult+0xac>)
 8014196:	481e      	ldr	r0, [pc, #120]	@ (8014210 <__pow5mult+0xb0>)
 8014198:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801419c:	f000 fbcc 	bl	8014938 <__assert_func>
 80141a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80141a4:	6004      	str	r4, [r0, #0]
 80141a6:	60c4      	str	r4, [r0, #12]
 80141a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80141ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80141b0:	b94c      	cbnz	r4, 80141c6 <__pow5mult+0x66>
 80141b2:	f240 2171 	movw	r1, #625	@ 0x271
 80141b6:	4638      	mov	r0, r7
 80141b8:	f7ff ff1a 	bl	8013ff0 <__i2b>
 80141bc:	2300      	movs	r3, #0
 80141be:	f8c8 0008 	str.w	r0, [r8, #8]
 80141c2:	4604      	mov	r4, r0
 80141c4:	6003      	str	r3, [r0, #0]
 80141c6:	f04f 0900 	mov.w	r9, #0
 80141ca:	07eb      	lsls	r3, r5, #31
 80141cc:	d50a      	bpl.n	80141e4 <__pow5mult+0x84>
 80141ce:	4631      	mov	r1, r6
 80141d0:	4622      	mov	r2, r4
 80141d2:	4638      	mov	r0, r7
 80141d4:	f7ff ff22 	bl	801401c <__multiply>
 80141d8:	4631      	mov	r1, r6
 80141da:	4680      	mov	r8, r0
 80141dc:	4638      	mov	r0, r7
 80141de:	f7ff fe53 	bl	8013e88 <_Bfree>
 80141e2:	4646      	mov	r6, r8
 80141e4:	106d      	asrs	r5, r5, #1
 80141e6:	d00b      	beq.n	8014200 <__pow5mult+0xa0>
 80141e8:	6820      	ldr	r0, [r4, #0]
 80141ea:	b938      	cbnz	r0, 80141fc <__pow5mult+0x9c>
 80141ec:	4622      	mov	r2, r4
 80141ee:	4621      	mov	r1, r4
 80141f0:	4638      	mov	r0, r7
 80141f2:	f7ff ff13 	bl	801401c <__multiply>
 80141f6:	6020      	str	r0, [r4, #0]
 80141f8:	f8c0 9000 	str.w	r9, [r0]
 80141fc:	4604      	mov	r4, r0
 80141fe:	e7e4      	b.n	80141ca <__pow5mult+0x6a>
 8014200:	4630      	mov	r0, r6
 8014202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014206:	bf00      	nop
 8014208:	080157b8 	.word	0x080157b8
 801420c:	08015685 	.word	0x08015685
 8014210:	08015705 	.word	0x08015705

08014214 <__lshift>:
 8014214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014218:	460c      	mov	r4, r1
 801421a:	6849      	ldr	r1, [r1, #4]
 801421c:	6923      	ldr	r3, [r4, #16]
 801421e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014222:	68a3      	ldr	r3, [r4, #8]
 8014224:	4607      	mov	r7, r0
 8014226:	4691      	mov	r9, r2
 8014228:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801422c:	f108 0601 	add.w	r6, r8, #1
 8014230:	42b3      	cmp	r3, r6
 8014232:	db0b      	blt.n	801424c <__lshift+0x38>
 8014234:	4638      	mov	r0, r7
 8014236:	f7ff fde7 	bl	8013e08 <_Balloc>
 801423a:	4605      	mov	r5, r0
 801423c:	b948      	cbnz	r0, 8014252 <__lshift+0x3e>
 801423e:	4602      	mov	r2, r0
 8014240:	4b28      	ldr	r3, [pc, #160]	@ (80142e4 <__lshift+0xd0>)
 8014242:	4829      	ldr	r0, [pc, #164]	@ (80142e8 <__lshift+0xd4>)
 8014244:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014248:	f000 fb76 	bl	8014938 <__assert_func>
 801424c:	3101      	adds	r1, #1
 801424e:	005b      	lsls	r3, r3, #1
 8014250:	e7ee      	b.n	8014230 <__lshift+0x1c>
 8014252:	2300      	movs	r3, #0
 8014254:	f100 0114 	add.w	r1, r0, #20
 8014258:	f100 0210 	add.w	r2, r0, #16
 801425c:	4618      	mov	r0, r3
 801425e:	4553      	cmp	r3, sl
 8014260:	db33      	blt.n	80142ca <__lshift+0xb6>
 8014262:	6920      	ldr	r0, [r4, #16]
 8014264:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014268:	f104 0314 	add.w	r3, r4, #20
 801426c:	f019 091f 	ands.w	r9, r9, #31
 8014270:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014274:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014278:	d02b      	beq.n	80142d2 <__lshift+0xbe>
 801427a:	f1c9 0e20 	rsb	lr, r9, #32
 801427e:	468a      	mov	sl, r1
 8014280:	2200      	movs	r2, #0
 8014282:	6818      	ldr	r0, [r3, #0]
 8014284:	fa00 f009 	lsl.w	r0, r0, r9
 8014288:	4310      	orrs	r0, r2
 801428a:	f84a 0b04 	str.w	r0, [sl], #4
 801428e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014292:	459c      	cmp	ip, r3
 8014294:	fa22 f20e 	lsr.w	r2, r2, lr
 8014298:	d8f3      	bhi.n	8014282 <__lshift+0x6e>
 801429a:	ebac 0304 	sub.w	r3, ip, r4
 801429e:	3b15      	subs	r3, #21
 80142a0:	f023 0303 	bic.w	r3, r3, #3
 80142a4:	3304      	adds	r3, #4
 80142a6:	f104 0015 	add.w	r0, r4, #21
 80142aa:	4560      	cmp	r0, ip
 80142ac:	bf88      	it	hi
 80142ae:	2304      	movhi	r3, #4
 80142b0:	50ca      	str	r2, [r1, r3]
 80142b2:	b10a      	cbz	r2, 80142b8 <__lshift+0xa4>
 80142b4:	f108 0602 	add.w	r6, r8, #2
 80142b8:	3e01      	subs	r6, #1
 80142ba:	4638      	mov	r0, r7
 80142bc:	612e      	str	r6, [r5, #16]
 80142be:	4621      	mov	r1, r4
 80142c0:	f7ff fde2 	bl	8013e88 <_Bfree>
 80142c4:	4628      	mov	r0, r5
 80142c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80142ce:	3301      	adds	r3, #1
 80142d0:	e7c5      	b.n	801425e <__lshift+0x4a>
 80142d2:	3904      	subs	r1, #4
 80142d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80142d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80142dc:	459c      	cmp	ip, r3
 80142de:	d8f9      	bhi.n	80142d4 <__lshift+0xc0>
 80142e0:	e7ea      	b.n	80142b8 <__lshift+0xa4>
 80142e2:	bf00      	nop
 80142e4:	080156f4 	.word	0x080156f4
 80142e8:	08015705 	.word	0x08015705

080142ec <__mcmp>:
 80142ec:	690a      	ldr	r2, [r1, #16]
 80142ee:	4603      	mov	r3, r0
 80142f0:	6900      	ldr	r0, [r0, #16]
 80142f2:	1a80      	subs	r0, r0, r2
 80142f4:	b530      	push	{r4, r5, lr}
 80142f6:	d10e      	bne.n	8014316 <__mcmp+0x2a>
 80142f8:	3314      	adds	r3, #20
 80142fa:	3114      	adds	r1, #20
 80142fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014300:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014304:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014308:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801430c:	4295      	cmp	r5, r2
 801430e:	d003      	beq.n	8014318 <__mcmp+0x2c>
 8014310:	d205      	bcs.n	801431e <__mcmp+0x32>
 8014312:	f04f 30ff 	mov.w	r0, #4294967295
 8014316:	bd30      	pop	{r4, r5, pc}
 8014318:	42a3      	cmp	r3, r4
 801431a:	d3f3      	bcc.n	8014304 <__mcmp+0x18>
 801431c:	e7fb      	b.n	8014316 <__mcmp+0x2a>
 801431e:	2001      	movs	r0, #1
 8014320:	e7f9      	b.n	8014316 <__mcmp+0x2a>
	...

08014324 <__mdiff>:
 8014324:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014328:	4689      	mov	r9, r1
 801432a:	4606      	mov	r6, r0
 801432c:	4611      	mov	r1, r2
 801432e:	4648      	mov	r0, r9
 8014330:	4614      	mov	r4, r2
 8014332:	f7ff ffdb 	bl	80142ec <__mcmp>
 8014336:	1e05      	subs	r5, r0, #0
 8014338:	d112      	bne.n	8014360 <__mdiff+0x3c>
 801433a:	4629      	mov	r1, r5
 801433c:	4630      	mov	r0, r6
 801433e:	f7ff fd63 	bl	8013e08 <_Balloc>
 8014342:	4602      	mov	r2, r0
 8014344:	b928      	cbnz	r0, 8014352 <__mdiff+0x2e>
 8014346:	4b3f      	ldr	r3, [pc, #252]	@ (8014444 <__mdiff+0x120>)
 8014348:	f240 2137 	movw	r1, #567	@ 0x237
 801434c:	483e      	ldr	r0, [pc, #248]	@ (8014448 <__mdiff+0x124>)
 801434e:	f000 faf3 	bl	8014938 <__assert_func>
 8014352:	2301      	movs	r3, #1
 8014354:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014358:	4610      	mov	r0, r2
 801435a:	b003      	add	sp, #12
 801435c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014360:	bfbc      	itt	lt
 8014362:	464b      	movlt	r3, r9
 8014364:	46a1      	movlt	r9, r4
 8014366:	4630      	mov	r0, r6
 8014368:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801436c:	bfba      	itte	lt
 801436e:	461c      	movlt	r4, r3
 8014370:	2501      	movlt	r5, #1
 8014372:	2500      	movge	r5, #0
 8014374:	f7ff fd48 	bl	8013e08 <_Balloc>
 8014378:	4602      	mov	r2, r0
 801437a:	b918      	cbnz	r0, 8014384 <__mdiff+0x60>
 801437c:	4b31      	ldr	r3, [pc, #196]	@ (8014444 <__mdiff+0x120>)
 801437e:	f240 2145 	movw	r1, #581	@ 0x245
 8014382:	e7e3      	b.n	801434c <__mdiff+0x28>
 8014384:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014388:	6926      	ldr	r6, [r4, #16]
 801438a:	60c5      	str	r5, [r0, #12]
 801438c:	f109 0310 	add.w	r3, r9, #16
 8014390:	f109 0514 	add.w	r5, r9, #20
 8014394:	f104 0e14 	add.w	lr, r4, #20
 8014398:	f100 0b14 	add.w	fp, r0, #20
 801439c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80143a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80143a4:	9301      	str	r3, [sp, #4]
 80143a6:	46d9      	mov	r9, fp
 80143a8:	f04f 0c00 	mov.w	ip, #0
 80143ac:	9b01      	ldr	r3, [sp, #4]
 80143ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80143b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80143b6:	9301      	str	r3, [sp, #4]
 80143b8:	fa1f f38a 	uxth.w	r3, sl
 80143bc:	4619      	mov	r1, r3
 80143be:	b283      	uxth	r3, r0
 80143c0:	1acb      	subs	r3, r1, r3
 80143c2:	0c00      	lsrs	r0, r0, #16
 80143c4:	4463      	add	r3, ip
 80143c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80143ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80143ce:	b29b      	uxth	r3, r3
 80143d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80143d4:	4576      	cmp	r6, lr
 80143d6:	f849 3b04 	str.w	r3, [r9], #4
 80143da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80143de:	d8e5      	bhi.n	80143ac <__mdiff+0x88>
 80143e0:	1b33      	subs	r3, r6, r4
 80143e2:	3b15      	subs	r3, #21
 80143e4:	f023 0303 	bic.w	r3, r3, #3
 80143e8:	3415      	adds	r4, #21
 80143ea:	3304      	adds	r3, #4
 80143ec:	42a6      	cmp	r6, r4
 80143ee:	bf38      	it	cc
 80143f0:	2304      	movcc	r3, #4
 80143f2:	441d      	add	r5, r3
 80143f4:	445b      	add	r3, fp
 80143f6:	461e      	mov	r6, r3
 80143f8:	462c      	mov	r4, r5
 80143fa:	4544      	cmp	r4, r8
 80143fc:	d30e      	bcc.n	801441c <__mdiff+0xf8>
 80143fe:	f108 0103 	add.w	r1, r8, #3
 8014402:	1b49      	subs	r1, r1, r5
 8014404:	f021 0103 	bic.w	r1, r1, #3
 8014408:	3d03      	subs	r5, #3
 801440a:	45a8      	cmp	r8, r5
 801440c:	bf38      	it	cc
 801440e:	2100      	movcc	r1, #0
 8014410:	440b      	add	r3, r1
 8014412:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014416:	b191      	cbz	r1, 801443e <__mdiff+0x11a>
 8014418:	6117      	str	r7, [r2, #16]
 801441a:	e79d      	b.n	8014358 <__mdiff+0x34>
 801441c:	f854 1b04 	ldr.w	r1, [r4], #4
 8014420:	46e6      	mov	lr, ip
 8014422:	0c08      	lsrs	r0, r1, #16
 8014424:	fa1c fc81 	uxtah	ip, ip, r1
 8014428:	4471      	add	r1, lr
 801442a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801442e:	b289      	uxth	r1, r1
 8014430:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014434:	f846 1b04 	str.w	r1, [r6], #4
 8014438:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801443c:	e7dd      	b.n	80143fa <__mdiff+0xd6>
 801443e:	3f01      	subs	r7, #1
 8014440:	e7e7      	b.n	8014412 <__mdiff+0xee>
 8014442:	bf00      	nop
 8014444:	080156f4 	.word	0x080156f4
 8014448:	08015705 	.word	0x08015705

0801444c <__d2b>:
 801444c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014450:	460f      	mov	r7, r1
 8014452:	2101      	movs	r1, #1
 8014454:	ec59 8b10 	vmov	r8, r9, d0
 8014458:	4616      	mov	r6, r2
 801445a:	f7ff fcd5 	bl	8013e08 <_Balloc>
 801445e:	4604      	mov	r4, r0
 8014460:	b930      	cbnz	r0, 8014470 <__d2b+0x24>
 8014462:	4602      	mov	r2, r0
 8014464:	4b23      	ldr	r3, [pc, #140]	@ (80144f4 <__d2b+0xa8>)
 8014466:	4824      	ldr	r0, [pc, #144]	@ (80144f8 <__d2b+0xac>)
 8014468:	f240 310f 	movw	r1, #783	@ 0x30f
 801446c:	f000 fa64 	bl	8014938 <__assert_func>
 8014470:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014474:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014478:	b10d      	cbz	r5, 801447e <__d2b+0x32>
 801447a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801447e:	9301      	str	r3, [sp, #4]
 8014480:	f1b8 0300 	subs.w	r3, r8, #0
 8014484:	d023      	beq.n	80144ce <__d2b+0x82>
 8014486:	4668      	mov	r0, sp
 8014488:	9300      	str	r3, [sp, #0]
 801448a:	f7ff fd84 	bl	8013f96 <__lo0bits>
 801448e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014492:	b1d0      	cbz	r0, 80144ca <__d2b+0x7e>
 8014494:	f1c0 0320 	rsb	r3, r0, #32
 8014498:	fa02 f303 	lsl.w	r3, r2, r3
 801449c:	430b      	orrs	r3, r1
 801449e:	40c2      	lsrs	r2, r0
 80144a0:	6163      	str	r3, [r4, #20]
 80144a2:	9201      	str	r2, [sp, #4]
 80144a4:	9b01      	ldr	r3, [sp, #4]
 80144a6:	61a3      	str	r3, [r4, #24]
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	bf0c      	ite	eq
 80144ac:	2201      	moveq	r2, #1
 80144ae:	2202      	movne	r2, #2
 80144b0:	6122      	str	r2, [r4, #16]
 80144b2:	b1a5      	cbz	r5, 80144de <__d2b+0x92>
 80144b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80144b8:	4405      	add	r5, r0
 80144ba:	603d      	str	r5, [r7, #0]
 80144bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80144c0:	6030      	str	r0, [r6, #0]
 80144c2:	4620      	mov	r0, r4
 80144c4:	b003      	add	sp, #12
 80144c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80144ca:	6161      	str	r1, [r4, #20]
 80144cc:	e7ea      	b.n	80144a4 <__d2b+0x58>
 80144ce:	a801      	add	r0, sp, #4
 80144d0:	f7ff fd61 	bl	8013f96 <__lo0bits>
 80144d4:	9b01      	ldr	r3, [sp, #4]
 80144d6:	6163      	str	r3, [r4, #20]
 80144d8:	3020      	adds	r0, #32
 80144da:	2201      	movs	r2, #1
 80144dc:	e7e8      	b.n	80144b0 <__d2b+0x64>
 80144de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80144e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80144e6:	6038      	str	r0, [r7, #0]
 80144e8:	6918      	ldr	r0, [r3, #16]
 80144ea:	f7ff fd35 	bl	8013f58 <__hi0bits>
 80144ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80144f2:	e7e5      	b.n	80144c0 <__d2b+0x74>
 80144f4:	080156f4 	.word	0x080156f4
 80144f8:	08015705 	.word	0x08015705

080144fc <__ssputs_r>:
 80144fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014500:	688e      	ldr	r6, [r1, #8]
 8014502:	461f      	mov	r7, r3
 8014504:	42be      	cmp	r6, r7
 8014506:	680b      	ldr	r3, [r1, #0]
 8014508:	4682      	mov	sl, r0
 801450a:	460c      	mov	r4, r1
 801450c:	4690      	mov	r8, r2
 801450e:	d82d      	bhi.n	801456c <__ssputs_r+0x70>
 8014510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014514:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014518:	d026      	beq.n	8014568 <__ssputs_r+0x6c>
 801451a:	6965      	ldr	r5, [r4, #20]
 801451c:	6909      	ldr	r1, [r1, #16]
 801451e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014522:	eba3 0901 	sub.w	r9, r3, r1
 8014526:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801452a:	1c7b      	adds	r3, r7, #1
 801452c:	444b      	add	r3, r9
 801452e:	106d      	asrs	r5, r5, #1
 8014530:	429d      	cmp	r5, r3
 8014532:	bf38      	it	cc
 8014534:	461d      	movcc	r5, r3
 8014536:	0553      	lsls	r3, r2, #21
 8014538:	d527      	bpl.n	801458a <__ssputs_r+0x8e>
 801453a:	4629      	mov	r1, r5
 801453c:	f7fd ffa4 	bl	8012488 <_malloc_r>
 8014540:	4606      	mov	r6, r0
 8014542:	b360      	cbz	r0, 801459e <__ssputs_r+0xa2>
 8014544:	6921      	ldr	r1, [r4, #16]
 8014546:	464a      	mov	r2, r9
 8014548:	f7fe fe1f 	bl	801318a <memcpy>
 801454c:	89a3      	ldrh	r3, [r4, #12]
 801454e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014556:	81a3      	strh	r3, [r4, #12]
 8014558:	6126      	str	r6, [r4, #16]
 801455a:	6165      	str	r5, [r4, #20]
 801455c:	444e      	add	r6, r9
 801455e:	eba5 0509 	sub.w	r5, r5, r9
 8014562:	6026      	str	r6, [r4, #0]
 8014564:	60a5      	str	r5, [r4, #8]
 8014566:	463e      	mov	r6, r7
 8014568:	42be      	cmp	r6, r7
 801456a:	d900      	bls.n	801456e <__ssputs_r+0x72>
 801456c:	463e      	mov	r6, r7
 801456e:	6820      	ldr	r0, [r4, #0]
 8014570:	4632      	mov	r2, r6
 8014572:	4641      	mov	r1, r8
 8014574:	f000 f9c6 	bl	8014904 <memmove>
 8014578:	68a3      	ldr	r3, [r4, #8]
 801457a:	1b9b      	subs	r3, r3, r6
 801457c:	60a3      	str	r3, [r4, #8]
 801457e:	6823      	ldr	r3, [r4, #0]
 8014580:	4433      	add	r3, r6
 8014582:	6023      	str	r3, [r4, #0]
 8014584:	2000      	movs	r0, #0
 8014586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801458a:	462a      	mov	r2, r5
 801458c:	f000 fa18 	bl	80149c0 <_realloc_r>
 8014590:	4606      	mov	r6, r0
 8014592:	2800      	cmp	r0, #0
 8014594:	d1e0      	bne.n	8014558 <__ssputs_r+0x5c>
 8014596:	6921      	ldr	r1, [r4, #16]
 8014598:	4650      	mov	r0, sl
 801459a:	f7ff fbeb 	bl	8013d74 <_free_r>
 801459e:	230c      	movs	r3, #12
 80145a0:	f8ca 3000 	str.w	r3, [sl]
 80145a4:	89a3      	ldrh	r3, [r4, #12]
 80145a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145aa:	81a3      	strh	r3, [r4, #12]
 80145ac:	f04f 30ff 	mov.w	r0, #4294967295
 80145b0:	e7e9      	b.n	8014586 <__ssputs_r+0x8a>
	...

080145b4 <_svfiprintf_r>:
 80145b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145b8:	4698      	mov	r8, r3
 80145ba:	898b      	ldrh	r3, [r1, #12]
 80145bc:	061b      	lsls	r3, r3, #24
 80145be:	b09d      	sub	sp, #116	@ 0x74
 80145c0:	4607      	mov	r7, r0
 80145c2:	460d      	mov	r5, r1
 80145c4:	4614      	mov	r4, r2
 80145c6:	d510      	bpl.n	80145ea <_svfiprintf_r+0x36>
 80145c8:	690b      	ldr	r3, [r1, #16]
 80145ca:	b973      	cbnz	r3, 80145ea <_svfiprintf_r+0x36>
 80145cc:	2140      	movs	r1, #64	@ 0x40
 80145ce:	f7fd ff5b 	bl	8012488 <_malloc_r>
 80145d2:	6028      	str	r0, [r5, #0]
 80145d4:	6128      	str	r0, [r5, #16]
 80145d6:	b930      	cbnz	r0, 80145e6 <_svfiprintf_r+0x32>
 80145d8:	230c      	movs	r3, #12
 80145da:	603b      	str	r3, [r7, #0]
 80145dc:	f04f 30ff 	mov.w	r0, #4294967295
 80145e0:	b01d      	add	sp, #116	@ 0x74
 80145e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145e6:	2340      	movs	r3, #64	@ 0x40
 80145e8:	616b      	str	r3, [r5, #20]
 80145ea:	2300      	movs	r3, #0
 80145ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80145ee:	2320      	movs	r3, #32
 80145f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80145f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80145f8:	2330      	movs	r3, #48	@ 0x30
 80145fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014798 <_svfiprintf_r+0x1e4>
 80145fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014602:	f04f 0901 	mov.w	r9, #1
 8014606:	4623      	mov	r3, r4
 8014608:	469a      	mov	sl, r3
 801460a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801460e:	b10a      	cbz	r2, 8014614 <_svfiprintf_r+0x60>
 8014610:	2a25      	cmp	r2, #37	@ 0x25
 8014612:	d1f9      	bne.n	8014608 <_svfiprintf_r+0x54>
 8014614:	ebba 0b04 	subs.w	fp, sl, r4
 8014618:	d00b      	beq.n	8014632 <_svfiprintf_r+0x7e>
 801461a:	465b      	mov	r3, fp
 801461c:	4622      	mov	r2, r4
 801461e:	4629      	mov	r1, r5
 8014620:	4638      	mov	r0, r7
 8014622:	f7ff ff6b 	bl	80144fc <__ssputs_r>
 8014626:	3001      	adds	r0, #1
 8014628:	f000 80a7 	beq.w	801477a <_svfiprintf_r+0x1c6>
 801462c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801462e:	445a      	add	r2, fp
 8014630:	9209      	str	r2, [sp, #36]	@ 0x24
 8014632:	f89a 3000 	ldrb.w	r3, [sl]
 8014636:	2b00      	cmp	r3, #0
 8014638:	f000 809f 	beq.w	801477a <_svfiprintf_r+0x1c6>
 801463c:	2300      	movs	r3, #0
 801463e:	f04f 32ff 	mov.w	r2, #4294967295
 8014642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014646:	f10a 0a01 	add.w	sl, sl, #1
 801464a:	9304      	str	r3, [sp, #16]
 801464c:	9307      	str	r3, [sp, #28]
 801464e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014652:	931a      	str	r3, [sp, #104]	@ 0x68
 8014654:	4654      	mov	r4, sl
 8014656:	2205      	movs	r2, #5
 8014658:	f814 1b01 	ldrb.w	r1, [r4], #1
 801465c:	484e      	ldr	r0, [pc, #312]	@ (8014798 <_svfiprintf_r+0x1e4>)
 801465e:	f7eb fe3f 	bl	80002e0 <memchr>
 8014662:	9a04      	ldr	r2, [sp, #16]
 8014664:	b9d8      	cbnz	r0, 801469e <_svfiprintf_r+0xea>
 8014666:	06d0      	lsls	r0, r2, #27
 8014668:	bf44      	itt	mi
 801466a:	2320      	movmi	r3, #32
 801466c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014670:	0711      	lsls	r1, r2, #28
 8014672:	bf44      	itt	mi
 8014674:	232b      	movmi	r3, #43	@ 0x2b
 8014676:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801467a:	f89a 3000 	ldrb.w	r3, [sl]
 801467e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014680:	d015      	beq.n	80146ae <_svfiprintf_r+0xfa>
 8014682:	9a07      	ldr	r2, [sp, #28]
 8014684:	4654      	mov	r4, sl
 8014686:	2000      	movs	r0, #0
 8014688:	f04f 0c0a 	mov.w	ip, #10
 801468c:	4621      	mov	r1, r4
 801468e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014692:	3b30      	subs	r3, #48	@ 0x30
 8014694:	2b09      	cmp	r3, #9
 8014696:	d94b      	bls.n	8014730 <_svfiprintf_r+0x17c>
 8014698:	b1b0      	cbz	r0, 80146c8 <_svfiprintf_r+0x114>
 801469a:	9207      	str	r2, [sp, #28]
 801469c:	e014      	b.n	80146c8 <_svfiprintf_r+0x114>
 801469e:	eba0 0308 	sub.w	r3, r0, r8
 80146a2:	fa09 f303 	lsl.w	r3, r9, r3
 80146a6:	4313      	orrs	r3, r2
 80146a8:	9304      	str	r3, [sp, #16]
 80146aa:	46a2      	mov	sl, r4
 80146ac:	e7d2      	b.n	8014654 <_svfiprintf_r+0xa0>
 80146ae:	9b03      	ldr	r3, [sp, #12]
 80146b0:	1d19      	adds	r1, r3, #4
 80146b2:	681b      	ldr	r3, [r3, #0]
 80146b4:	9103      	str	r1, [sp, #12]
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	bfbb      	ittet	lt
 80146ba:	425b      	neglt	r3, r3
 80146bc:	f042 0202 	orrlt.w	r2, r2, #2
 80146c0:	9307      	strge	r3, [sp, #28]
 80146c2:	9307      	strlt	r3, [sp, #28]
 80146c4:	bfb8      	it	lt
 80146c6:	9204      	strlt	r2, [sp, #16]
 80146c8:	7823      	ldrb	r3, [r4, #0]
 80146ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80146cc:	d10a      	bne.n	80146e4 <_svfiprintf_r+0x130>
 80146ce:	7863      	ldrb	r3, [r4, #1]
 80146d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80146d2:	d132      	bne.n	801473a <_svfiprintf_r+0x186>
 80146d4:	9b03      	ldr	r3, [sp, #12]
 80146d6:	1d1a      	adds	r2, r3, #4
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	9203      	str	r2, [sp, #12]
 80146dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80146e0:	3402      	adds	r4, #2
 80146e2:	9305      	str	r3, [sp, #20]
 80146e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80147a8 <_svfiprintf_r+0x1f4>
 80146e8:	7821      	ldrb	r1, [r4, #0]
 80146ea:	2203      	movs	r2, #3
 80146ec:	4650      	mov	r0, sl
 80146ee:	f7eb fdf7 	bl	80002e0 <memchr>
 80146f2:	b138      	cbz	r0, 8014704 <_svfiprintf_r+0x150>
 80146f4:	9b04      	ldr	r3, [sp, #16]
 80146f6:	eba0 000a 	sub.w	r0, r0, sl
 80146fa:	2240      	movs	r2, #64	@ 0x40
 80146fc:	4082      	lsls	r2, r0
 80146fe:	4313      	orrs	r3, r2
 8014700:	3401      	adds	r4, #1
 8014702:	9304      	str	r3, [sp, #16]
 8014704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014708:	4824      	ldr	r0, [pc, #144]	@ (801479c <_svfiprintf_r+0x1e8>)
 801470a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801470e:	2206      	movs	r2, #6
 8014710:	f7eb fde6 	bl	80002e0 <memchr>
 8014714:	2800      	cmp	r0, #0
 8014716:	d036      	beq.n	8014786 <_svfiprintf_r+0x1d2>
 8014718:	4b21      	ldr	r3, [pc, #132]	@ (80147a0 <_svfiprintf_r+0x1ec>)
 801471a:	bb1b      	cbnz	r3, 8014764 <_svfiprintf_r+0x1b0>
 801471c:	9b03      	ldr	r3, [sp, #12]
 801471e:	3307      	adds	r3, #7
 8014720:	f023 0307 	bic.w	r3, r3, #7
 8014724:	3308      	adds	r3, #8
 8014726:	9303      	str	r3, [sp, #12]
 8014728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801472a:	4433      	add	r3, r6
 801472c:	9309      	str	r3, [sp, #36]	@ 0x24
 801472e:	e76a      	b.n	8014606 <_svfiprintf_r+0x52>
 8014730:	fb0c 3202 	mla	r2, ip, r2, r3
 8014734:	460c      	mov	r4, r1
 8014736:	2001      	movs	r0, #1
 8014738:	e7a8      	b.n	801468c <_svfiprintf_r+0xd8>
 801473a:	2300      	movs	r3, #0
 801473c:	3401      	adds	r4, #1
 801473e:	9305      	str	r3, [sp, #20]
 8014740:	4619      	mov	r1, r3
 8014742:	f04f 0c0a 	mov.w	ip, #10
 8014746:	4620      	mov	r0, r4
 8014748:	f810 2b01 	ldrb.w	r2, [r0], #1
 801474c:	3a30      	subs	r2, #48	@ 0x30
 801474e:	2a09      	cmp	r2, #9
 8014750:	d903      	bls.n	801475a <_svfiprintf_r+0x1a6>
 8014752:	2b00      	cmp	r3, #0
 8014754:	d0c6      	beq.n	80146e4 <_svfiprintf_r+0x130>
 8014756:	9105      	str	r1, [sp, #20]
 8014758:	e7c4      	b.n	80146e4 <_svfiprintf_r+0x130>
 801475a:	fb0c 2101 	mla	r1, ip, r1, r2
 801475e:	4604      	mov	r4, r0
 8014760:	2301      	movs	r3, #1
 8014762:	e7f0      	b.n	8014746 <_svfiprintf_r+0x192>
 8014764:	ab03      	add	r3, sp, #12
 8014766:	9300      	str	r3, [sp, #0]
 8014768:	462a      	mov	r2, r5
 801476a:	4b0e      	ldr	r3, [pc, #56]	@ (80147a4 <_svfiprintf_r+0x1f0>)
 801476c:	a904      	add	r1, sp, #16
 801476e:	4638      	mov	r0, r7
 8014770:	f7fd ffa6 	bl	80126c0 <_printf_float>
 8014774:	1c42      	adds	r2, r0, #1
 8014776:	4606      	mov	r6, r0
 8014778:	d1d6      	bne.n	8014728 <_svfiprintf_r+0x174>
 801477a:	89ab      	ldrh	r3, [r5, #12]
 801477c:	065b      	lsls	r3, r3, #25
 801477e:	f53f af2d 	bmi.w	80145dc <_svfiprintf_r+0x28>
 8014782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014784:	e72c      	b.n	80145e0 <_svfiprintf_r+0x2c>
 8014786:	ab03      	add	r3, sp, #12
 8014788:	9300      	str	r3, [sp, #0]
 801478a:	462a      	mov	r2, r5
 801478c:	4b05      	ldr	r3, [pc, #20]	@ (80147a4 <_svfiprintf_r+0x1f0>)
 801478e:	a904      	add	r1, sp, #16
 8014790:	4638      	mov	r0, r7
 8014792:	f7fe fa1d 	bl	8012bd0 <_printf_i>
 8014796:	e7ed      	b.n	8014774 <_svfiprintf_r+0x1c0>
 8014798:	0801575e 	.word	0x0801575e
 801479c:	08015768 	.word	0x08015768
 80147a0:	080126c1 	.word	0x080126c1
 80147a4:	080144fd 	.word	0x080144fd
 80147a8:	08015764 	.word	0x08015764

080147ac <__sflush_r>:
 80147ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80147b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147b4:	0716      	lsls	r6, r2, #28
 80147b6:	4605      	mov	r5, r0
 80147b8:	460c      	mov	r4, r1
 80147ba:	d454      	bmi.n	8014866 <__sflush_r+0xba>
 80147bc:	684b      	ldr	r3, [r1, #4]
 80147be:	2b00      	cmp	r3, #0
 80147c0:	dc02      	bgt.n	80147c8 <__sflush_r+0x1c>
 80147c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	dd48      	ble.n	801485a <__sflush_r+0xae>
 80147c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80147ca:	2e00      	cmp	r6, #0
 80147cc:	d045      	beq.n	801485a <__sflush_r+0xae>
 80147ce:	2300      	movs	r3, #0
 80147d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80147d4:	682f      	ldr	r7, [r5, #0]
 80147d6:	6a21      	ldr	r1, [r4, #32]
 80147d8:	602b      	str	r3, [r5, #0]
 80147da:	d030      	beq.n	801483e <__sflush_r+0x92>
 80147dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80147de:	89a3      	ldrh	r3, [r4, #12]
 80147e0:	0759      	lsls	r1, r3, #29
 80147e2:	d505      	bpl.n	80147f0 <__sflush_r+0x44>
 80147e4:	6863      	ldr	r3, [r4, #4]
 80147e6:	1ad2      	subs	r2, r2, r3
 80147e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80147ea:	b10b      	cbz	r3, 80147f0 <__sflush_r+0x44>
 80147ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80147ee:	1ad2      	subs	r2, r2, r3
 80147f0:	2300      	movs	r3, #0
 80147f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80147f4:	6a21      	ldr	r1, [r4, #32]
 80147f6:	4628      	mov	r0, r5
 80147f8:	47b0      	blx	r6
 80147fa:	1c43      	adds	r3, r0, #1
 80147fc:	89a3      	ldrh	r3, [r4, #12]
 80147fe:	d106      	bne.n	801480e <__sflush_r+0x62>
 8014800:	6829      	ldr	r1, [r5, #0]
 8014802:	291d      	cmp	r1, #29
 8014804:	d82b      	bhi.n	801485e <__sflush_r+0xb2>
 8014806:	4a2a      	ldr	r2, [pc, #168]	@ (80148b0 <__sflush_r+0x104>)
 8014808:	40ca      	lsrs	r2, r1
 801480a:	07d6      	lsls	r6, r2, #31
 801480c:	d527      	bpl.n	801485e <__sflush_r+0xb2>
 801480e:	2200      	movs	r2, #0
 8014810:	6062      	str	r2, [r4, #4]
 8014812:	04d9      	lsls	r1, r3, #19
 8014814:	6922      	ldr	r2, [r4, #16]
 8014816:	6022      	str	r2, [r4, #0]
 8014818:	d504      	bpl.n	8014824 <__sflush_r+0x78>
 801481a:	1c42      	adds	r2, r0, #1
 801481c:	d101      	bne.n	8014822 <__sflush_r+0x76>
 801481e:	682b      	ldr	r3, [r5, #0]
 8014820:	b903      	cbnz	r3, 8014824 <__sflush_r+0x78>
 8014822:	6560      	str	r0, [r4, #84]	@ 0x54
 8014824:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014826:	602f      	str	r7, [r5, #0]
 8014828:	b1b9      	cbz	r1, 801485a <__sflush_r+0xae>
 801482a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801482e:	4299      	cmp	r1, r3
 8014830:	d002      	beq.n	8014838 <__sflush_r+0x8c>
 8014832:	4628      	mov	r0, r5
 8014834:	f7ff fa9e 	bl	8013d74 <_free_r>
 8014838:	2300      	movs	r3, #0
 801483a:	6363      	str	r3, [r4, #52]	@ 0x34
 801483c:	e00d      	b.n	801485a <__sflush_r+0xae>
 801483e:	2301      	movs	r3, #1
 8014840:	4628      	mov	r0, r5
 8014842:	47b0      	blx	r6
 8014844:	4602      	mov	r2, r0
 8014846:	1c50      	adds	r0, r2, #1
 8014848:	d1c9      	bne.n	80147de <__sflush_r+0x32>
 801484a:	682b      	ldr	r3, [r5, #0]
 801484c:	2b00      	cmp	r3, #0
 801484e:	d0c6      	beq.n	80147de <__sflush_r+0x32>
 8014850:	2b1d      	cmp	r3, #29
 8014852:	d001      	beq.n	8014858 <__sflush_r+0xac>
 8014854:	2b16      	cmp	r3, #22
 8014856:	d11e      	bne.n	8014896 <__sflush_r+0xea>
 8014858:	602f      	str	r7, [r5, #0]
 801485a:	2000      	movs	r0, #0
 801485c:	e022      	b.n	80148a4 <__sflush_r+0xf8>
 801485e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014862:	b21b      	sxth	r3, r3
 8014864:	e01b      	b.n	801489e <__sflush_r+0xf2>
 8014866:	690f      	ldr	r7, [r1, #16]
 8014868:	2f00      	cmp	r7, #0
 801486a:	d0f6      	beq.n	801485a <__sflush_r+0xae>
 801486c:	0793      	lsls	r3, r2, #30
 801486e:	680e      	ldr	r6, [r1, #0]
 8014870:	bf08      	it	eq
 8014872:	694b      	ldreq	r3, [r1, #20]
 8014874:	600f      	str	r7, [r1, #0]
 8014876:	bf18      	it	ne
 8014878:	2300      	movne	r3, #0
 801487a:	eba6 0807 	sub.w	r8, r6, r7
 801487e:	608b      	str	r3, [r1, #8]
 8014880:	f1b8 0f00 	cmp.w	r8, #0
 8014884:	dde9      	ble.n	801485a <__sflush_r+0xae>
 8014886:	6a21      	ldr	r1, [r4, #32]
 8014888:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801488a:	4643      	mov	r3, r8
 801488c:	463a      	mov	r2, r7
 801488e:	4628      	mov	r0, r5
 8014890:	47b0      	blx	r6
 8014892:	2800      	cmp	r0, #0
 8014894:	dc08      	bgt.n	80148a8 <__sflush_r+0xfc>
 8014896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801489a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801489e:	81a3      	strh	r3, [r4, #12]
 80148a0:	f04f 30ff 	mov.w	r0, #4294967295
 80148a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148a8:	4407      	add	r7, r0
 80148aa:	eba8 0800 	sub.w	r8, r8, r0
 80148ae:	e7e7      	b.n	8014880 <__sflush_r+0xd4>
 80148b0:	20400001 	.word	0x20400001

080148b4 <_fflush_r>:
 80148b4:	b538      	push	{r3, r4, r5, lr}
 80148b6:	690b      	ldr	r3, [r1, #16]
 80148b8:	4605      	mov	r5, r0
 80148ba:	460c      	mov	r4, r1
 80148bc:	b913      	cbnz	r3, 80148c4 <_fflush_r+0x10>
 80148be:	2500      	movs	r5, #0
 80148c0:	4628      	mov	r0, r5
 80148c2:	bd38      	pop	{r3, r4, r5, pc}
 80148c4:	b118      	cbz	r0, 80148ce <_fflush_r+0x1a>
 80148c6:	6a03      	ldr	r3, [r0, #32]
 80148c8:	b90b      	cbnz	r3, 80148ce <_fflush_r+0x1a>
 80148ca:	f7fe fb2b 	bl	8012f24 <__sinit>
 80148ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148d2:	2b00      	cmp	r3, #0
 80148d4:	d0f3      	beq.n	80148be <_fflush_r+0xa>
 80148d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80148d8:	07d0      	lsls	r0, r2, #31
 80148da:	d404      	bmi.n	80148e6 <_fflush_r+0x32>
 80148dc:	0599      	lsls	r1, r3, #22
 80148de:	d402      	bmi.n	80148e6 <_fflush_r+0x32>
 80148e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80148e2:	f7fe fc48 	bl	8013176 <__retarget_lock_acquire_recursive>
 80148e6:	4628      	mov	r0, r5
 80148e8:	4621      	mov	r1, r4
 80148ea:	f7ff ff5f 	bl	80147ac <__sflush_r>
 80148ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80148f0:	07da      	lsls	r2, r3, #31
 80148f2:	4605      	mov	r5, r0
 80148f4:	d4e4      	bmi.n	80148c0 <_fflush_r+0xc>
 80148f6:	89a3      	ldrh	r3, [r4, #12]
 80148f8:	059b      	lsls	r3, r3, #22
 80148fa:	d4e1      	bmi.n	80148c0 <_fflush_r+0xc>
 80148fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80148fe:	f7fe fc3b 	bl	8013178 <__retarget_lock_release_recursive>
 8014902:	e7dd      	b.n	80148c0 <_fflush_r+0xc>

08014904 <memmove>:
 8014904:	4288      	cmp	r0, r1
 8014906:	b510      	push	{r4, lr}
 8014908:	eb01 0402 	add.w	r4, r1, r2
 801490c:	d902      	bls.n	8014914 <memmove+0x10>
 801490e:	4284      	cmp	r4, r0
 8014910:	4623      	mov	r3, r4
 8014912:	d807      	bhi.n	8014924 <memmove+0x20>
 8014914:	1e43      	subs	r3, r0, #1
 8014916:	42a1      	cmp	r1, r4
 8014918:	d008      	beq.n	801492c <memmove+0x28>
 801491a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801491e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014922:	e7f8      	b.n	8014916 <memmove+0x12>
 8014924:	4402      	add	r2, r0
 8014926:	4601      	mov	r1, r0
 8014928:	428a      	cmp	r2, r1
 801492a:	d100      	bne.n	801492e <memmove+0x2a>
 801492c:	bd10      	pop	{r4, pc}
 801492e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014932:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014936:	e7f7      	b.n	8014928 <memmove+0x24>

08014938 <__assert_func>:
 8014938:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801493a:	4614      	mov	r4, r2
 801493c:	461a      	mov	r2, r3
 801493e:	4b09      	ldr	r3, [pc, #36]	@ (8014964 <__assert_func+0x2c>)
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	4605      	mov	r5, r0
 8014944:	68d8      	ldr	r0, [r3, #12]
 8014946:	b14c      	cbz	r4, 801495c <__assert_func+0x24>
 8014948:	4b07      	ldr	r3, [pc, #28]	@ (8014968 <__assert_func+0x30>)
 801494a:	9100      	str	r1, [sp, #0]
 801494c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014950:	4906      	ldr	r1, [pc, #24]	@ (801496c <__assert_func+0x34>)
 8014952:	462b      	mov	r3, r5
 8014954:	f000 f870 	bl	8014a38 <fiprintf>
 8014958:	f000 f880 	bl	8014a5c <abort>
 801495c:	4b04      	ldr	r3, [pc, #16]	@ (8014970 <__assert_func+0x38>)
 801495e:	461c      	mov	r4, r3
 8014960:	e7f3      	b.n	801494a <__assert_func+0x12>
 8014962:	bf00      	nop
 8014964:	240002d8 	.word	0x240002d8
 8014968:	08015779 	.word	0x08015779
 801496c:	08015786 	.word	0x08015786
 8014970:	080157b4 	.word	0x080157b4

08014974 <_calloc_r>:
 8014974:	b570      	push	{r4, r5, r6, lr}
 8014976:	fba1 5402 	umull	r5, r4, r1, r2
 801497a:	b934      	cbnz	r4, 801498a <_calloc_r+0x16>
 801497c:	4629      	mov	r1, r5
 801497e:	f7fd fd83 	bl	8012488 <_malloc_r>
 8014982:	4606      	mov	r6, r0
 8014984:	b928      	cbnz	r0, 8014992 <_calloc_r+0x1e>
 8014986:	4630      	mov	r0, r6
 8014988:	bd70      	pop	{r4, r5, r6, pc}
 801498a:	220c      	movs	r2, #12
 801498c:	6002      	str	r2, [r0, #0]
 801498e:	2600      	movs	r6, #0
 8014990:	e7f9      	b.n	8014986 <_calloc_r+0x12>
 8014992:	462a      	mov	r2, r5
 8014994:	4621      	mov	r1, r4
 8014996:	f7fe fb60 	bl	801305a <memset>
 801499a:	e7f4      	b.n	8014986 <_calloc_r+0x12>

0801499c <__ascii_mbtowc>:
 801499c:	b082      	sub	sp, #8
 801499e:	b901      	cbnz	r1, 80149a2 <__ascii_mbtowc+0x6>
 80149a0:	a901      	add	r1, sp, #4
 80149a2:	b142      	cbz	r2, 80149b6 <__ascii_mbtowc+0x1a>
 80149a4:	b14b      	cbz	r3, 80149ba <__ascii_mbtowc+0x1e>
 80149a6:	7813      	ldrb	r3, [r2, #0]
 80149a8:	600b      	str	r3, [r1, #0]
 80149aa:	7812      	ldrb	r2, [r2, #0]
 80149ac:	1e10      	subs	r0, r2, #0
 80149ae:	bf18      	it	ne
 80149b0:	2001      	movne	r0, #1
 80149b2:	b002      	add	sp, #8
 80149b4:	4770      	bx	lr
 80149b6:	4610      	mov	r0, r2
 80149b8:	e7fb      	b.n	80149b2 <__ascii_mbtowc+0x16>
 80149ba:	f06f 0001 	mvn.w	r0, #1
 80149be:	e7f8      	b.n	80149b2 <__ascii_mbtowc+0x16>

080149c0 <_realloc_r>:
 80149c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149c4:	4607      	mov	r7, r0
 80149c6:	4614      	mov	r4, r2
 80149c8:	460d      	mov	r5, r1
 80149ca:	b921      	cbnz	r1, 80149d6 <_realloc_r+0x16>
 80149cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80149d0:	4611      	mov	r1, r2
 80149d2:	f7fd bd59 	b.w	8012488 <_malloc_r>
 80149d6:	b92a      	cbnz	r2, 80149e4 <_realloc_r+0x24>
 80149d8:	f7ff f9cc 	bl	8013d74 <_free_r>
 80149dc:	4625      	mov	r5, r4
 80149de:	4628      	mov	r0, r5
 80149e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149e4:	f000 f841 	bl	8014a6a <_malloc_usable_size_r>
 80149e8:	4284      	cmp	r4, r0
 80149ea:	4606      	mov	r6, r0
 80149ec:	d802      	bhi.n	80149f4 <_realloc_r+0x34>
 80149ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80149f2:	d8f4      	bhi.n	80149de <_realloc_r+0x1e>
 80149f4:	4621      	mov	r1, r4
 80149f6:	4638      	mov	r0, r7
 80149f8:	f7fd fd46 	bl	8012488 <_malloc_r>
 80149fc:	4680      	mov	r8, r0
 80149fe:	b908      	cbnz	r0, 8014a04 <_realloc_r+0x44>
 8014a00:	4645      	mov	r5, r8
 8014a02:	e7ec      	b.n	80149de <_realloc_r+0x1e>
 8014a04:	42b4      	cmp	r4, r6
 8014a06:	4622      	mov	r2, r4
 8014a08:	4629      	mov	r1, r5
 8014a0a:	bf28      	it	cs
 8014a0c:	4632      	movcs	r2, r6
 8014a0e:	f7fe fbbc 	bl	801318a <memcpy>
 8014a12:	4629      	mov	r1, r5
 8014a14:	4638      	mov	r0, r7
 8014a16:	f7ff f9ad 	bl	8013d74 <_free_r>
 8014a1a:	e7f1      	b.n	8014a00 <_realloc_r+0x40>

08014a1c <__ascii_wctomb>:
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	4608      	mov	r0, r1
 8014a20:	b141      	cbz	r1, 8014a34 <__ascii_wctomb+0x18>
 8014a22:	2aff      	cmp	r2, #255	@ 0xff
 8014a24:	d904      	bls.n	8014a30 <__ascii_wctomb+0x14>
 8014a26:	228a      	movs	r2, #138	@ 0x8a
 8014a28:	601a      	str	r2, [r3, #0]
 8014a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8014a2e:	4770      	bx	lr
 8014a30:	700a      	strb	r2, [r1, #0]
 8014a32:	2001      	movs	r0, #1
 8014a34:	4770      	bx	lr
	...

08014a38 <fiprintf>:
 8014a38:	b40e      	push	{r1, r2, r3}
 8014a3a:	b503      	push	{r0, r1, lr}
 8014a3c:	4601      	mov	r1, r0
 8014a3e:	ab03      	add	r3, sp, #12
 8014a40:	4805      	ldr	r0, [pc, #20]	@ (8014a58 <fiprintf+0x20>)
 8014a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8014a46:	6800      	ldr	r0, [r0, #0]
 8014a48:	9301      	str	r3, [sp, #4]
 8014a4a:	f000 f83f 	bl	8014acc <_vfiprintf_r>
 8014a4e:	b002      	add	sp, #8
 8014a50:	f85d eb04 	ldr.w	lr, [sp], #4
 8014a54:	b003      	add	sp, #12
 8014a56:	4770      	bx	lr
 8014a58:	240002d8 	.word	0x240002d8

08014a5c <abort>:
 8014a5c:	b508      	push	{r3, lr}
 8014a5e:	2006      	movs	r0, #6
 8014a60:	f000 fa08 	bl	8014e74 <raise>
 8014a64:	2001      	movs	r0, #1
 8014a66:	f7fc fce1 	bl	801142c <_exit>

08014a6a <_malloc_usable_size_r>:
 8014a6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014a6e:	1f18      	subs	r0, r3, #4
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	bfbc      	itt	lt
 8014a74:	580b      	ldrlt	r3, [r1, r0]
 8014a76:	18c0      	addlt	r0, r0, r3
 8014a78:	4770      	bx	lr

08014a7a <__sfputc_r>:
 8014a7a:	6893      	ldr	r3, [r2, #8]
 8014a7c:	3b01      	subs	r3, #1
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	b410      	push	{r4}
 8014a82:	6093      	str	r3, [r2, #8]
 8014a84:	da08      	bge.n	8014a98 <__sfputc_r+0x1e>
 8014a86:	6994      	ldr	r4, [r2, #24]
 8014a88:	42a3      	cmp	r3, r4
 8014a8a:	db01      	blt.n	8014a90 <__sfputc_r+0x16>
 8014a8c:	290a      	cmp	r1, #10
 8014a8e:	d103      	bne.n	8014a98 <__sfputc_r+0x1e>
 8014a90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a94:	f000 b932 	b.w	8014cfc <__swbuf_r>
 8014a98:	6813      	ldr	r3, [r2, #0]
 8014a9a:	1c58      	adds	r0, r3, #1
 8014a9c:	6010      	str	r0, [r2, #0]
 8014a9e:	7019      	strb	r1, [r3, #0]
 8014aa0:	4608      	mov	r0, r1
 8014aa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014aa6:	4770      	bx	lr

08014aa8 <__sfputs_r>:
 8014aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014aaa:	4606      	mov	r6, r0
 8014aac:	460f      	mov	r7, r1
 8014aae:	4614      	mov	r4, r2
 8014ab0:	18d5      	adds	r5, r2, r3
 8014ab2:	42ac      	cmp	r4, r5
 8014ab4:	d101      	bne.n	8014aba <__sfputs_r+0x12>
 8014ab6:	2000      	movs	r0, #0
 8014ab8:	e007      	b.n	8014aca <__sfputs_r+0x22>
 8014aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014abe:	463a      	mov	r2, r7
 8014ac0:	4630      	mov	r0, r6
 8014ac2:	f7ff ffda 	bl	8014a7a <__sfputc_r>
 8014ac6:	1c43      	adds	r3, r0, #1
 8014ac8:	d1f3      	bne.n	8014ab2 <__sfputs_r+0xa>
 8014aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014acc <_vfiprintf_r>:
 8014acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ad0:	460d      	mov	r5, r1
 8014ad2:	b09d      	sub	sp, #116	@ 0x74
 8014ad4:	4614      	mov	r4, r2
 8014ad6:	4698      	mov	r8, r3
 8014ad8:	4606      	mov	r6, r0
 8014ada:	b118      	cbz	r0, 8014ae4 <_vfiprintf_r+0x18>
 8014adc:	6a03      	ldr	r3, [r0, #32]
 8014ade:	b90b      	cbnz	r3, 8014ae4 <_vfiprintf_r+0x18>
 8014ae0:	f7fe fa20 	bl	8012f24 <__sinit>
 8014ae4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014ae6:	07d9      	lsls	r1, r3, #31
 8014ae8:	d405      	bmi.n	8014af6 <_vfiprintf_r+0x2a>
 8014aea:	89ab      	ldrh	r3, [r5, #12]
 8014aec:	059a      	lsls	r2, r3, #22
 8014aee:	d402      	bmi.n	8014af6 <_vfiprintf_r+0x2a>
 8014af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014af2:	f7fe fb40 	bl	8013176 <__retarget_lock_acquire_recursive>
 8014af6:	89ab      	ldrh	r3, [r5, #12]
 8014af8:	071b      	lsls	r3, r3, #28
 8014afa:	d501      	bpl.n	8014b00 <_vfiprintf_r+0x34>
 8014afc:	692b      	ldr	r3, [r5, #16]
 8014afe:	b99b      	cbnz	r3, 8014b28 <_vfiprintf_r+0x5c>
 8014b00:	4629      	mov	r1, r5
 8014b02:	4630      	mov	r0, r6
 8014b04:	f000 f938 	bl	8014d78 <__swsetup_r>
 8014b08:	b170      	cbz	r0, 8014b28 <_vfiprintf_r+0x5c>
 8014b0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014b0c:	07dc      	lsls	r4, r3, #31
 8014b0e:	d504      	bpl.n	8014b1a <_vfiprintf_r+0x4e>
 8014b10:	f04f 30ff 	mov.w	r0, #4294967295
 8014b14:	b01d      	add	sp, #116	@ 0x74
 8014b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b1a:	89ab      	ldrh	r3, [r5, #12]
 8014b1c:	0598      	lsls	r0, r3, #22
 8014b1e:	d4f7      	bmi.n	8014b10 <_vfiprintf_r+0x44>
 8014b20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014b22:	f7fe fb29 	bl	8013178 <__retarget_lock_release_recursive>
 8014b26:	e7f3      	b.n	8014b10 <_vfiprintf_r+0x44>
 8014b28:	2300      	movs	r3, #0
 8014b2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b2c:	2320      	movs	r3, #32
 8014b2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014b32:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b36:	2330      	movs	r3, #48	@ 0x30
 8014b38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014ce8 <_vfiprintf_r+0x21c>
 8014b3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014b40:	f04f 0901 	mov.w	r9, #1
 8014b44:	4623      	mov	r3, r4
 8014b46:	469a      	mov	sl, r3
 8014b48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b4c:	b10a      	cbz	r2, 8014b52 <_vfiprintf_r+0x86>
 8014b4e:	2a25      	cmp	r2, #37	@ 0x25
 8014b50:	d1f9      	bne.n	8014b46 <_vfiprintf_r+0x7a>
 8014b52:	ebba 0b04 	subs.w	fp, sl, r4
 8014b56:	d00b      	beq.n	8014b70 <_vfiprintf_r+0xa4>
 8014b58:	465b      	mov	r3, fp
 8014b5a:	4622      	mov	r2, r4
 8014b5c:	4629      	mov	r1, r5
 8014b5e:	4630      	mov	r0, r6
 8014b60:	f7ff ffa2 	bl	8014aa8 <__sfputs_r>
 8014b64:	3001      	adds	r0, #1
 8014b66:	f000 80a7 	beq.w	8014cb8 <_vfiprintf_r+0x1ec>
 8014b6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b6c:	445a      	add	r2, fp
 8014b6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014b70:	f89a 3000 	ldrb.w	r3, [sl]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	f000 809f 	beq.w	8014cb8 <_vfiprintf_r+0x1ec>
 8014b7a:	2300      	movs	r3, #0
 8014b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8014b80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b84:	f10a 0a01 	add.w	sl, sl, #1
 8014b88:	9304      	str	r3, [sp, #16]
 8014b8a:	9307      	str	r3, [sp, #28]
 8014b8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014b90:	931a      	str	r3, [sp, #104]	@ 0x68
 8014b92:	4654      	mov	r4, sl
 8014b94:	2205      	movs	r2, #5
 8014b96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b9a:	4853      	ldr	r0, [pc, #332]	@ (8014ce8 <_vfiprintf_r+0x21c>)
 8014b9c:	f7eb fba0 	bl	80002e0 <memchr>
 8014ba0:	9a04      	ldr	r2, [sp, #16]
 8014ba2:	b9d8      	cbnz	r0, 8014bdc <_vfiprintf_r+0x110>
 8014ba4:	06d1      	lsls	r1, r2, #27
 8014ba6:	bf44      	itt	mi
 8014ba8:	2320      	movmi	r3, #32
 8014baa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014bae:	0713      	lsls	r3, r2, #28
 8014bb0:	bf44      	itt	mi
 8014bb2:	232b      	movmi	r3, #43	@ 0x2b
 8014bb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014bb8:	f89a 3000 	ldrb.w	r3, [sl]
 8014bbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8014bbe:	d015      	beq.n	8014bec <_vfiprintf_r+0x120>
 8014bc0:	9a07      	ldr	r2, [sp, #28]
 8014bc2:	4654      	mov	r4, sl
 8014bc4:	2000      	movs	r0, #0
 8014bc6:	f04f 0c0a 	mov.w	ip, #10
 8014bca:	4621      	mov	r1, r4
 8014bcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bd0:	3b30      	subs	r3, #48	@ 0x30
 8014bd2:	2b09      	cmp	r3, #9
 8014bd4:	d94b      	bls.n	8014c6e <_vfiprintf_r+0x1a2>
 8014bd6:	b1b0      	cbz	r0, 8014c06 <_vfiprintf_r+0x13a>
 8014bd8:	9207      	str	r2, [sp, #28]
 8014bda:	e014      	b.n	8014c06 <_vfiprintf_r+0x13a>
 8014bdc:	eba0 0308 	sub.w	r3, r0, r8
 8014be0:	fa09 f303 	lsl.w	r3, r9, r3
 8014be4:	4313      	orrs	r3, r2
 8014be6:	9304      	str	r3, [sp, #16]
 8014be8:	46a2      	mov	sl, r4
 8014bea:	e7d2      	b.n	8014b92 <_vfiprintf_r+0xc6>
 8014bec:	9b03      	ldr	r3, [sp, #12]
 8014bee:	1d19      	adds	r1, r3, #4
 8014bf0:	681b      	ldr	r3, [r3, #0]
 8014bf2:	9103      	str	r1, [sp, #12]
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	bfbb      	ittet	lt
 8014bf8:	425b      	neglt	r3, r3
 8014bfa:	f042 0202 	orrlt.w	r2, r2, #2
 8014bfe:	9307      	strge	r3, [sp, #28]
 8014c00:	9307      	strlt	r3, [sp, #28]
 8014c02:	bfb8      	it	lt
 8014c04:	9204      	strlt	r2, [sp, #16]
 8014c06:	7823      	ldrb	r3, [r4, #0]
 8014c08:	2b2e      	cmp	r3, #46	@ 0x2e
 8014c0a:	d10a      	bne.n	8014c22 <_vfiprintf_r+0x156>
 8014c0c:	7863      	ldrb	r3, [r4, #1]
 8014c0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c10:	d132      	bne.n	8014c78 <_vfiprintf_r+0x1ac>
 8014c12:	9b03      	ldr	r3, [sp, #12]
 8014c14:	1d1a      	adds	r2, r3, #4
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	9203      	str	r2, [sp, #12]
 8014c1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c1e:	3402      	adds	r4, #2
 8014c20:	9305      	str	r3, [sp, #20]
 8014c22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014cf8 <_vfiprintf_r+0x22c>
 8014c26:	7821      	ldrb	r1, [r4, #0]
 8014c28:	2203      	movs	r2, #3
 8014c2a:	4650      	mov	r0, sl
 8014c2c:	f7eb fb58 	bl	80002e0 <memchr>
 8014c30:	b138      	cbz	r0, 8014c42 <_vfiprintf_r+0x176>
 8014c32:	9b04      	ldr	r3, [sp, #16]
 8014c34:	eba0 000a 	sub.w	r0, r0, sl
 8014c38:	2240      	movs	r2, #64	@ 0x40
 8014c3a:	4082      	lsls	r2, r0
 8014c3c:	4313      	orrs	r3, r2
 8014c3e:	3401      	adds	r4, #1
 8014c40:	9304      	str	r3, [sp, #16]
 8014c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c46:	4829      	ldr	r0, [pc, #164]	@ (8014cec <_vfiprintf_r+0x220>)
 8014c48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014c4c:	2206      	movs	r2, #6
 8014c4e:	f7eb fb47 	bl	80002e0 <memchr>
 8014c52:	2800      	cmp	r0, #0
 8014c54:	d03f      	beq.n	8014cd6 <_vfiprintf_r+0x20a>
 8014c56:	4b26      	ldr	r3, [pc, #152]	@ (8014cf0 <_vfiprintf_r+0x224>)
 8014c58:	bb1b      	cbnz	r3, 8014ca2 <_vfiprintf_r+0x1d6>
 8014c5a:	9b03      	ldr	r3, [sp, #12]
 8014c5c:	3307      	adds	r3, #7
 8014c5e:	f023 0307 	bic.w	r3, r3, #7
 8014c62:	3308      	adds	r3, #8
 8014c64:	9303      	str	r3, [sp, #12]
 8014c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c68:	443b      	add	r3, r7
 8014c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c6c:	e76a      	b.n	8014b44 <_vfiprintf_r+0x78>
 8014c6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c72:	460c      	mov	r4, r1
 8014c74:	2001      	movs	r0, #1
 8014c76:	e7a8      	b.n	8014bca <_vfiprintf_r+0xfe>
 8014c78:	2300      	movs	r3, #0
 8014c7a:	3401      	adds	r4, #1
 8014c7c:	9305      	str	r3, [sp, #20]
 8014c7e:	4619      	mov	r1, r3
 8014c80:	f04f 0c0a 	mov.w	ip, #10
 8014c84:	4620      	mov	r0, r4
 8014c86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c8a:	3a30      	subs	r2, #48	@ 0x30
 8014c8c:	2a09      	cmp	r2, #9
 8014c8e:	d903      	bls.n	8014c98 <_vfiprintf_r+0x1cc>
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d0c6      	beq.n	8014c22 <_vfiprintf_r+0x156>
 8014c94:	9105      	str	r1, [sp, #20]
 8014c96:	e7c4      	b.n	8014c22 <_vfiprintf_r+0x156>
 8014c98:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c9c:	4604      	mov	r4, r0
 8014c9e:	2301      	movs	r3, #1
 8014ca0:	e7f0      	b.n	8014c84 <_vfiprintf_r+0x1b8>
 8014ca2:	ab03      	add	r3, sp, #12
 8014ca4:	9300      	str	r3, [sp, #0]
 8014ca6:	462a      	mov	r2, r5
 8014ca8:	4b12      	ldr	r3, [pc, #72]	@ (8014cf4 <_vfiprintf_r+0x228>)
 8014caa:	a904      	add	r1, sp, #16
 8014cac:	4630      	mov	r0, r6
 8014cae:	f7fd fd07 	bl	80126c0 <_printf_float>
 8014cb2:	4607      	mov	r7, r0
 8014cb4:	1c78      	adds	r0, r7, #1
 8014cb6:	d1d6      	bne.n	8014c66 <_vfiprintf_r+0x19a>
 8014cb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014cba:	07d9      	lsls	r1, r3, #31
 8014cbc:	d405      	bmi.n	8014cca <_vfiprintf_r+0x1fe>
 8014cbe:	89ab      	ldrh	r3, [r5, #12]
 8014cc0:	059a      	lsls	r2, r3, #22
 8014cc2:	d402      	bmi.n	8014cca <_vfiprintf_r+0x1fe>
 8014cc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014cc6:	f7fe fa57 	bl	8013178 <__retarget_lock_release_recursive>
 8014cca:	89ab      	ldrh	r3, [r5, #12]
 8014ccc:	065b      	lsls	r3, r3, #25
 8014cce:	f53f af1f 	bmi.w	8014b10 <_vfiprintf_r+0x44>
 8014cd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014cd4:	e71e      	b.n	8014b14 <_vfiprintf_r+0x48>
 8014cd6:	ab03      	add	r3, sp, #12
 8014cd8:	9300      	str	r3, [sp, #0]
 8014cda:	462a      	mov	r2, r5
 8014cdc:	4b05      	ldr	r3, [pc, #20]	@ (8014cf4 <_vfiprintf_r+0x228>)
 8014cde:	a904      	add	r1, sp, #16
 8014ce0:	4630      	mov	r0, r6
 8014ce2:	f7fd ff75 	bl	8012bd0 <_printf_i>
 8014ce6:	e7e4      	b.n	8014cb2 <_vfiprintf_r+0x1e6>
 8014ce8:	0801575e 	.word	0x0801575e
 8014cec:	08015768 	.word	0x08015768
 8014cf0:	080126c1 	.word	0x080126c1
 8014cf4:	08014aa9 	.word	0x08014aa9
 8014cf8:	08015764 	.word	0x08015764

08014cfc <__swbuf_r>:
 8014cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cfe:	460e      	mov	r6, r1
 8014d00:	4614      	mov	r4, r2
 8014d02:	4605      	mov	r5, r0
 8014d04:	b118      	cbz	r0, 8014d0e <__swbuf_r+0x12>
 8014d06:	6a03      	ldr	r3, [r0, #32]
 8014d08:	b90b      	cbnz	r3, 8014d0e <__swbuf_r+0x12>
 8014d0a:	f7fe f90b 	bl	8012f24 <__sinit>
 8014d0e:	69a3      	ldr	r3, [r4, #24]
 8014d10:	60a3      	str	r3, [r4, #8]
 8014d12:	89a3      	ldrh	r3, [r4, #12]
 8014d14:	071a      	lsls	r2, r3, #28
 8014d16:	d501      	bpl.n	8014d1c <__swbuf_r+0x20>
 8014d18:	6923      	ldr	r3, [r4, #16]
 8014d1a:	b943      	cbnz	r3, 8014d2e <__swbuf_r+0x32>
 8014d1c:	4621      	mov	r1, r4
 8014d1e:	4628      	mov	r0, r5
 8014d20:	f000 f82a 	bl	8014d78 <__swsetup_r>
 8014d24:	b118      	cbz	r0, 8014d2e <__swbuf_r+0x32>
 8014d26:	f04f 37ff 	mov.w	r7, #4294967295
 8014d2a:	4638      	mov	r0, r7
 8014d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d2e:	6823      	ldr	r3, [r4, #0]
 8014d30:	6922      	ldr	r2, [r4, #16]
 8014d32:	1a98      	subs	r0, r3, r2
 8014d34:	6963      	ldr	r3, [r4, #20]
 8014d36:	b2f6      	uxtb	r6, r6
 8014d38:	4283      	cmp	r3, r0
 8014d3a:	4637      	mov	r7, r6
 8014d3c:	dc05      	bgt.n	8014d4a <__swbuf_r+0x4e>
 8014d3e:	4621      	mov	r1, r4
 8014d40:	4628      	mov	r0, r5
 8014d42:	f7ff fdb7 	bl	80148b4 <_fflush_r>
 8014d46:	2800      	cmp	r0, #0
 8014d48:	d1ed      	bne.n	8014d26 <__swbuf_r+0x2a>
 8014d4a:	68a3      	ldr	r3, [r4, #8]
 8014d4c:	3b01      	subs	r3, #1
 8014d4e:	60a3      	str	r3, [r4, #8]
 8014d50:	6823      	ldr	r3, [r4, #0]
 8014d52:	1c5a      	adds	r2, r3, #1
 8014d54:	6022      	str	r2, [r4, #0]
 8014d56:	701e      	strb	r6, [r3, #0]
 8014d58:	6962      	ldr	r2, [r4, #20]
 8014d5a:	1c43      	adds	r3, r0, #1
 8014d5c:	429a      	cmp	r2, r3
 8014d5e:	d004      	beq.n	8014d6a <__swbuf_r+0x6e>
 8014d60:	89a3      	ldrh	r3, [r4, #12]
 8014d62:	07db      	lsls	r3, r3, #31
 8014d64:	d5e1      	bpl.n	8014d2a <__swbuf_r+0x2e>
 8014d66:	2e0a      	cmp	r6, #10
 8014d68:	d1df      	bne.n	8014d2a <__swbuf_r+0x2e>
 8014d6a:	4621      	mov	r1, r4
 8014d6c:	4628      	mov	r0, r5
 8014d6e:	f7ff fda1 	bl	80148b4 <_fflush_r>
 8014d72:	2800      	cmp	r0, #0
 8014d74:	d0d9      	beq.n	8014d2a <__swbuf_r+0x2e>
 8014d76:	e7d6      	b.n	8014d26 <__swbuf_r+0x2a>

08014d78 <__swsetup_r>:
 8014d78:	b538      	push	{r3, r4, r5, lr}
 8014d7a:	4b29      	ldr	r3, [pc, #164]	@ (8014e20 <__swsetup_r+0xa8>)
 8014d7c:	4605      	mov	r5, r0
 8014d7e:	6818      	ldr	r0, [r3, #0]
 8014d80:	460c      	mov	r4, r1
 8014d82:	b118      	cbz	r0, 8014d8c <__swsetup_r+0x14>
 8014d84:	6a03      	ldr	r3, [r0, #32]
 8014d86:	b90b      	cbnz	r3, 8014d8c <__swsetup_r+0x14>
 8014d88:	f7fe f8cc 	bl	8012f24 <__sinit>
 8014d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d90:	0719      	lsls	r1, r3, #28
 8014d92:	d422      	bmi.n	8014dda <__swsetup_r+0x62>
 8014d94:	06da      	lsls	r2, r3, #27
 8014d96:	d407      	bmi.n	8014da8 <__swsetup_r+0x30>
 8014d98:	2209      	movs	r2, #9
 8014d9a:	602a      	str	r2, [r5, #0]
 8014d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014da0:	81a3      	strh	r3, [r4, #12]
 8014da2:	f04f 30ff 	mov.w	r0, #4294967295
 8014da6:	e033      	b.n	8014e10 <__swsetup_r+0x98>
 8014da8:	0758      	lsls	r0, r3, #29
 8014daa:	d512      	bpl.n	8014dd2 <__swsetup_r+0x5a>
 8014dac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014dae:	b141      	cbz	r1, 8014dc2 <__swsetup_r+0x4a>
 8014db0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014db4:	4299      	cmp	r1, r3
 8014db6:	d002      	beq.n	8014dbe <__swsetup_r+0x46>
 8014db8:	4628      	mov	r0, r5
 8014dba:	f7fe ffdb 	bl	8013d74 <_free_r>
 8014dbe:	2300      	movs	r3, #0
 8014dc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8014dc2:	89a3      	ldrh	r3, [r4, #12]
 8014dc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014dc8:	81a3      	strh	r3, [r4, #12]
 8014dca:	2300      	movs	r3, #0
 8014dcc:	6063      	str	r3, [r4, #4]
 8014dce:	6923      	ldr	r3, [r4, #16]
 8014dd0:	6023      	str	r3, [r4, #0]
 8014dd2:	89a3      	ldrh	r3, [r4, #12]
 8014dd4:	f043 0308 	orr.w	r3, r3, #8
 8014dd8:	81a3      	strh	r3, [r4, #12]
 8014dda:	6923      	ldr	r3, [r4, #16]
 8014ddc:	b94b      	cbnz	r3, 8014df2 <__swsetup_r+0x7a>
 8014dde:	89a3      	ldrh	r3, [r4, #12]
 8014de0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014de8:	d003      	beq.n	8014df2 <__swsetup_r+0x7a>
 8014dea:	4621      	mov	r1, r4
 8014dec:	4628      	mov	r0, r5
 8014dee:	f000 f883 	bl	8014ef8 <__smakebuf_r>
 8014df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014df6:	f013 0201 	ands.w	r2, r3, #1
 8014dfa:	d00a      	beq.n	8014e12 <__swsetup_r+0x9a>
 8014dfc:	2200      	movs	r2, #0
 8014dfe:	60a2      	str	r2, [r4, #8]
 8014e00:	6962      	ldr	r2, [r4, #20]
 8014e02:	4252      	negs	r2, r2
 8014e04:	61a2      	str	r2, [r4, #24]
 8014e06:	6922      	ldr	r2, [r4, #16]
 8014e08:	b942      	cbnz	r2, 8014e1c <__swsetup_r+0xa4>
 8014e0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014e0e:	d1c5      	bne.n	8014d9c <__swsetup_r+0x24>
 8014e10:	bd38      	pop	{r3, r4, r5, pc}
 8014e12:	0799      	lsls	r1, r3, #30
 8014e14:	bf58      	it	pl
 8014e16:	6962      	ldrpl	r2, [r4, #20]
 8014e18:	60a2      	str	r2, [r4, #8]
 8014e1a:	e7f4      	b.n	8014e06 <__swsetup_r+0x8e>
 8014e1c:	2000      	movs	r0, #0
 8014e1e:	e7f7      	b.n	8014e10 <__swsetup_r+0x98>
 8014e20:	240002d8 	.word	0x240002d8

08014e24 <_raise_r>:
 8014e24:	291f      	cmp	r1, #31
 8014e26:	b538      	push	{r3, r4, r5, lr}
 8014e28:	4605      	mov	r5, r0
 8014e2a:	460c      	mov	r4, r1
 8014e2c:	d904      	bls.n	8014e38 <_raise_r+0x14>
 8014e2e:	2316      	movs	r3, #22
 8014e30:	6003      	str	r3, [r0, #0]
 8014e32:	f04f 30ff 	mov.w	r0, #4294967295
 8014e36:	bd38      	pop	{r3, r4, r5, pc}
 8014e38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014e3a:	b112      	cbz	r2, 8014e42 <_raise_r+0x1e>
 8014e3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014e40:	b94b      	cbnz	r3, 8014e56 <_raise_r+0x32>
 8014e42:	4628      	mov	r0, r5
 8014e44:	f000 f830 	bl	8014ea8 <_getpid_r>
 8014e48:	4622      	mov	r2, r4
 8014e4a:	4601      	mov	r1, r0
 8014e4c:	4628      	mov	r0, r5
 8014e4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014e52:	f000 b817 	b.w	8014e84 <_kill_r>
 8014e56:	2b01      	cmp	r3, #1
 8014e58:	d00a      	beq.n	8014e70 <_raise_r+0x4c>
 8014e5a:	1c59      	adds	r1, r3, #1
 8014e5c:	d103      	bne.n	8014e66 <_raise_r+0x42>
 8014e5e:	2316      	movs	r3, #22
 8014e60:	6003      	str	r3, [r0, #0]
 8014e62:	2001      	movs	r0, #1
 8014e64:	e7e7      	b.n	8014e36 <_raise_r+0x12>
 8014e66:	2100      	movs	r1, #0
 8014e68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014e6c:	4620      	mov	r0, r4
 8014e6e:	4798      	blx	r3
 8014e70:	2000      	movs	r0, #0
 8014e72:	e7e0      	b.n	8014e36 <_raise_r+0x12>

08014e74 <raise>:
 8014e74:	4b02      	ldr	r3, [pc, #8]	@ (8014e80 <raise+0xc>)
 8014e76:	4601      	mov	r1, r0
 8014e78:	6818      	ldr	r0, [r3, #0]
 8014e7a:	f7ff bfd3 	b.w	8014e24 <_raise_r>
 8014e7e:	bf00      	nop
 8014e80:	240002d8 	.word	0x240002d8

08014e84 <_kill_r>:
 8014e84:	b538      	push	{r3, r4, r5, lr}
 8014e86:	4d07      	ldr	r5, [pc, #28]	@ (8014ea4 <_kill_r+0x20>)
 8014e88:	2300      	movs	r3, #0
 8014e8a:	4604      	mov	r4, r0
 8014e8c:	4608      	mov	r0, r1
 8014e8e:	4611      	mov	r1, r2
 8014e90:	602b      	str	r3, [r5, #0]
 8014e92:	f7fc fabb 	bl	801140c <_kill>
 8014e96:	1c43      	adds	r3, r0, #1
 8014e98:	d102      	bne.n	8014ea0 <_kill_r+0x1c>
 8014e9a:	682b      	ldr	r3, [r5, #0]
 8014e9c:	b103      	cbz	r3, 8014ea0 <_kill_r+0x1c>
 8014e9e:	6023      	str	r3, [r4, #0]
 8014ea0:	bd38      	pop	{r3, r4, r5, pc}
 8014ea2:	bf00      	nop
 8014ea4:	24001360 	.word	0x24001360

08014ea8 <_getpid_r>:
 8014ea8:	f7fc baa8 	b.w	80113fc <_getpid>

08014eac <__swhatbuf_r>:
 8014eac:	b570      	push	{r4, r5, r6, lr}
 8014eae:	460c      	mov	r4, r1
 8014eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014eb4:	2900      	cmp	r1, #0
 8014eb6:	b096      	sub	sp, #88	@ 0x58
 8014eb8:	4615      	mov	r5, r2
 8014eba:	461e      	mov	r6, r3
 8014ebc:	da0d      	bge.n	8014eda <__swhatbuf_r+0x2e>
 8014ebe:	89a3      	ldrh	r3, [r4, #12]
 8014ec0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014ec4:	f04f 0100 	mov.w	r1, #0
 8014ec8:	bf14      	ite	ne
 8014eca:	2340      	movne	r3, #64	@ 0x40
 8014ecc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014ed0:	2000      	movs	r0, #0
 8014ed2:	6031      	str	r1, [r6, #0]
 8014ed4:	602b      	str	r3, [r5, #0]
 8014ed6:	b016      	add	sp, #88	@ 0x58
 8014ed8:	bd70      	pop	{r4, r5, r6, pc}
 8014eda:	466a      	mov	r2, sp
 8014edc:	f000 f848 	bl	8014f70 <_fstat_r>
 8014ee0:	2800      	cmp	r0, #0
 8014ee2:	dbec      	blt.n	8014ebe <__swhatbuf_r+0x12>
 8014ee4:	9901      	ldr	r1, [sp, #4]
 8014ee6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014eea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014eee:	4259      	negs	r1, r3
 8014ef0:	4159      	adcs	r1, r3
 8014ef2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014ef6:	e7eb      	b.n	8014ed0 <__swhatbuf_r+0x24>

08014ef8 <__smakebuf_r>:
 8014ef8:	898b      	ldrh	r3, [r1, #12]
 8014efa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014efc:	079d      	lsls	r5, r3, #30
 8014efe:	4606      	mov	r6, r0
 8014f00:	460c      	mov	r4, r1
 8014f02:	d507      	bpl.n	8014f14 <__smakebuf_r+0x1c>
 8014f04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014f08:	6023      	str	r3, [r4, #0]
 8014f0a:	6123      	str	r3, [r4, #16]
 8014f0c:	2301      	movs	r3, #1
 8014f0e:	6163      	str	r3, [r4, #20]
 8014f10:	b003      	add	sp, #12
 8014f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014f14:	ab01      	add	r3, sp, #4
 8014f16:	466a      	mov	r2, sp
 8014f18:	f7ff ffc8 	bl	8014eac <__swhatbuf_r>
 8014f1c:	9f00      	ldr	r7, [sp, #0]
 8014f1e:	4605      	mov	r5, r0
 8014f20:	4639      	mov	r1, r7
 8014f22:	4630      	mov	r0, r6
 8014f24:	f7fd fab0 	bl	8012488 <_malloc_r>
 8014f28:	b948      	cbnz	r0, 8014f3e <__smakebuf_r+0x46>
 8014f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f2e:	059a      	lsls	r2, r3, #22
 8014f30:	d4ee      	bmi.n	8014f10 <__smakebuf_r+0x18>
 8014f32:	f023 0303 	bic.w	r3, r3, #3
 8014f36:	f043 0302 	orr.w	r3, r3, #2
 8014f3a:	81a3      	strh	r3, [r4, #12]
 8014f3c:	e7e2      	b.n	8014f04 <__smakebuf_r+0xc>
 8014f3e:	89a3      	ldrh	r3, [r4, #12]
 8014f40:	6020      	str	r0, [r4, #0]
 8014f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f46:	81a3      	strh	r3, [r4, #12]
 8014f48:	9b01      	ldr	r3, [sp, #4]
 8014f4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014f4e:	b15b      	cbz	r3, 8014f68 <__smakebuf_r+0x70>
 8014f50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f54:	4630      	mov	r0, r6
 8014f56:	f000 f81d 	bl	8014f94 <_isatty_r>
 8014f5a:	b128      	cbz	r0, 8014f68 <__smakebuf_r+0x70>
 8014f5c:	89a3      	ldrh	r3, [r4, #12]
 8014f5e:	f023 0303 	bic.w	r3, r3, #3
 8014f62:	f043 0301 	orr.w	r3, r3, #1
 8014f66:	81a3      	strh	r3, [r4, #12]
 8014f68:	89a3      	ldrh	r3, [r4, #12]
 8014f6a:	431d      	orrs	r5, r3
 8014f6c:	81a5      	strh	r5, [r4, #12]
 8014f6e:	e7cf      	b.n	8014f10 <__smakebuf_r+0x18>

08014f70 <_fstat_r>:
 8014f70:	b538      	push	{r3, r4, r5, lr}
 8014f72:	4d07      	ldr	r5, [pc, #28]	@ (8014f90 <_fstat_r+0x20>)
 8014f74:	2300      	movs	r3, #0
 8014f76:	4604      	mov	r4, r0
 8014f78:	4608      	mov	r0, r1
 8014f7a:	4611      	mov	r1, r2
 8014f7c:	602b      	str	r3, [r5, #0]
 8014f7e:	f7fc faa5 	bl	80114cc <_fstat>
 8014f82:	1c43      	adds	r3, r0, #1
 8014f84:	d102      	bne.n	8014f8c <_fstat_r+0x1c>
 8014f86:	682b      	ldr	r3, [r5, #0]
 8014f88:	b103      	cbz	r3, 8014f8c <_fstat_r+0x1c>
 8014f8a:	6023      	str	r3, [r4, #0]
 8014f8c:	bd38      	pop	{r3, r4, r5, pc}
 8014f8e:	bf00      	nop
 8014f90:	24001360 	.word	0x24001360

08014f94 <_isatty_r>:
 8014f94:	b538      	push	{r3, r4, r5, lr}
 8014f96:	4d06      	ldr	r5, [pc, #24]	@ (8014fb0 <_isatty_r+0x1c>)
 8014f98:	2300      	movs	r3, #0
 8014f9a:	4604      	mov	r4, r0
 8014f9c:	4608      	mov	r0, r1
 8014f9e:	602b      	str	r3, [r5, #0]
 8014fa0:	f7fc faa4 	bl	80114ec <_isatty>
 8014fa4:	1c43      	adds	r3, r0, #1
 8014fa6:	d102      	bne.n	8014fae <_isatty_r+0x1a>
 8014fa8:	682b      	ldr	r3, [r5, #0]
 8014faa:	b103      	cbz	r3, 8014fae <_isatty_r+0x1a>
 8014fac:	6023      	str	r3, [r4, #0]
 8014fae:	bd38      	pop	{r3, r4, r5, pc}
 8014fb0:	24001360 	.word	0x24001360

08014fb4 <_init>:
 8014fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fb6:	bf00      	nop
 8014fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fba:	bc08      	pop	{r3}
 8014fbc:	469e      	mov	lr, r3
 8014fbe:	4770      	bx	lr

08014fc0 <_fini>:
 8014fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fc2:	bf00      	nop
 8014fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fc6:	bc08      	pop	{r3}
 8014fc8:	469e      	mov	lr, r3
 8014fca:	4770      	bx	lr
