$date
	Wed May 24 14:12:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module phase3Tester $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 5 # rd [4:0] $end
$var wire 32 $ nPC [31:0] $end
$var wire 32 % instruction_out [31:0] $end
$var wire 32 & instruction [31:0] $end
$var wire 4 ' cond [3:0] $end
$var wire 1 ( WB_Register_File_Enable $end
$var wire 32 ) WB_RD_out [31:0] $end
$var wire 5 * RD_WB [4:0] $end
$var wire 5 + RD_MEM [4:0] $end
$var wire 5 , RD_EX [4:0] $end
$var wire 32 - PC_MEM [31:0] $end
$var wire 32 . PC_ID [31:0] $end
$var wire 32 / PC_EX [31:0] $end
$var wire 32 0 PC [31:0] $end
$var wire 3 1 OutputHandlerInstructions [2:0] $end
$var wire 1 2 MEM_CU $end
$var wire 4 3 IS [3:0] $end
$var wire 1 4 ID_branch_instr $end
$var wire 22 5 ID_Imm22 [21:0] $end
$var wire 18 6 ID_CU [17:0] $end
$var wire 1 7 I29_branch_instr $end
$var wire 30 8 I29_0 [29:0] $end
$var wire 22 9 EX_Imm22 [21:0] $end
$var wire 9 : EX_CU [8:0] $end
$var wire 5 ; DataMemInstructions [4:0] $end
$var wire 19 < CU_SIG [18:0] $end
$var wire 1 = CC_Enable $end
$var wire 4 > ALU_OP [3:0] $end
$var reg 32 ? ALU_OUT [31:0] $end
$var reg 8 @ Addr [7:0] $end
$var reg 1 A LE $end
$var reg 2 B PC_MUX [1:0] $end
$var reg 5 C RD_ID [4:0] $end
$var reg 1 D S $end
$var reg 32 E TA [31:0] $end
$var reg 1 F clk $end
$var reg 1 G clr $end
$var reg 8 H data [7:0] $end
$var reg 1 I reset $end
$var integer 32 J code [31:0] $end
$var integer 32 K fi [31:0] $end
$scope module CU $end
$var wire 1 F clk $end
$var wire 1 G clr $end
$var wire 19 L instr_signals [18:0] $end
$var wire 32 M instr [31:0] $end
$var reg 1 N CC_Enable $end
$var reg 1 O I13 $end
$var reg 1 P I24 $end
$var reg 1 Q I30 $end
$var reg 1 R I31 $end
$var reg 4 S ID_ALU_OP_instr [3:0] $end
$var reg 1 T ID_branch_instr $end
$var reg 1 U ID_call_instr $end
$var reg 1 V ID_data_mem_Enable $end
$var reg 1 W ID_data_mem_RW $end
$var reg 1 X ID_data_mem_SE $end
$var reg 2 Y ID_data_mem_Size [1:0] $end
$var reg 1 Z ID_jmpl_instr $end
$var reg 1 [ ID_load_instr $end
$var reg 1 \ ID_register_file_Enable $end
$var reg 2 ] instr_op [1:0] $end
$var reg 3 ^ is_sethi [2:0] $end
$var reg 6 _ op3 [5:0] $end
$upscope $end
$scope module CU_MUX $end
$var wire 1 D S $end
$var wire 19 ` cu_in_mux [18:0] $end
$var reg 18 a CU_SIGNALS [17:0] $end
$var reg 1 4 ID_branch_instr_out $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 b EX_ALU_OUT [31:0] $end
$var wire 1 F clk $end
$var wire 1 G clr $end
$var wire 32 c PC [31:0] $end
$var wire 9 d EX_control_unit_instr [8:0] $end
$var wire 5 e EX_RD_instr [4:0] $end
$var reg 5 f Data_Mem_instructions [4:0] $end
$var reg 5 g Data_Mem_instructions_reg [4:0] $end
$var reg 32 h MEM_ALU_OUT [31:0] $end
$var reg 32 i MEM_ALU_OUT_reg [31:0] $end
$var reg 5 j MEM_RD_instr [4:0] $end
$var reg 5 k MEM_RD_instr_reg [4:0] $end
$var reg 1 2 MEM_control_unit_instr $end
$var reg 1 l MEM_control_unit_instr_reg $end
$var reg 3 m Output_Handler_instructions [2:0] $end
$var reg 3 n Output_Handler_instructions_reg [2:0] $end
$var reg 32 o PC_MEM [31:0] $end
$var reg 32 p PC_MEM_reg [31:0] $end
$upscope $end
$scope module ID_EX $end
$var wire 4 q EX_ALU_OP_instr [3:0] $end
$var wire 1 = EX_CC_Enable_instr $end
$var wire 4 r EX_IS_instr [3:0] $end
$var wire 22 s EX_Imm22 [21:0] $end
$var wire 32 t EX_MX1 [31:0] $end
$var wire 32 u EX_MX2 [31:0] $end
$var wire 32 v EX_MX3 [31:0] $end
$var wire 5 w EX_RD_instr [4:0] $end
$var wire 9 x EX_control_unit_instr [8:0] $end
$var wire 32 y ID_MX1 [31:0] $end
$var wire 32 z ID_MX2 [31:0] $end
$var wire 32 { ID_MX3 [31:0] $end
$var wire 5 | ID_RD_instr [4:0] $end
$var wire 18 } ID_control_unit_instr [17:0] $end
$var wire 32 ~ PC_EX [31:0] $end
$var wire 1 F clk $end
$var wire 1 G clr $end
$var wire 1 !" reset $end
$var wire 32 "" PC [31:0] $end
$var wire 22 #" Imm22 [21:0] $end
$var reg 4 $" EX_ALU_OP_instr_reg [3:0] $end
$var reg 1 %" EX_CC_Enable_instr_reg $end
$var reg 4 &" EX_IS_instr_reg [3:0] $end
$var reg 22 '" EX_Imm22_reg [21:0] $end
$var reg 32 (" EX_MX1_reg [31:0] $end
$var reg 32 )" EX_MX2_reg [31:0] $end
$var reg 32 *" EX_MX3_reg [31:0] $end
$var reg 5 +" EX_RD_instr_reg [4:0] $end
$var reg 9 ," EX_control_unit_instr_reg [8:0] $end
$var reg 32 -" PC_ID_out_reg [31:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 A LE $end
$var wire 1 F clk $end
$var wire 1 G clr $end
$var wire 1 I reset $end
$var wire 32 ." instruction [31:0] $end
$var wire 32 /" PC [31:0] $end
$var reg 5 0" I18_14 [4:0] $end
$var reg 5 1" I18_14_reg [4:0] $end
$var reg 22 2" I21_0 [21:0] $end
$var reg 22 3" I21_0_reg [21:0] $end
$var reg 4 4" I28_25 [3:0] $end
$var reg 4 5" I28_25_reg [3:0] $end
$var reg 30 6" I29_0 [29:0] $end
$var reg 30 7" I29_0_reg [29:0] $end
$var reg 5 8" I29_25 [4:0] $end
$var reg 5 9" I29_25_reg [4:0] $end
$var reg 1 7 I29_branch_instr $end
$var reg 1 :" I29_branch_instr_reg $end
$var reg 5 ;" I4_0 [4:0] $end
$var reg 5 <" I4_0_reg [4:0] $end
$var reg 32 =" PC_ID_out [31:0] $end
$var reg 32 >" PC_ID_out_reg [31:0] $end
$var reg 32 ?" instruction_out [31:0] $end
$var reg 32 @" instruction_reg [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 5 A" MEM_RD_instr [4:0] $end
$var wire 1 2 MEM_control_unit_instr $end
$var wire 32 B" MUX_out [31:0] $end
$var wire 5 C" WB_RD_instr [4:0] $end
$var wire 32 D" WB_RD_out [31:0] $end
$var wire 1 ( WB_Register_File_Enable $end
$var wire 1 F clk $end
$var wire 1 G clr $end
$var wire 1 E" reset $end
$var reg 5 F" WB_RD_instr_reg [4:0] $end
$var reg 32 G" WB_RD_out_reg [31:0] $end
$var reg 1 H" WB_Register_File_Enable_reg $end
$upscope $end
$scope module PC_reg $end
$var wire 32 I" ALU_OUT [31:0] $end
$var wire 1 A LE $end
$var wire 32 J" TA [31:0] $end
$var wire 1 F clk $end
$var wire 1 G clr $end
$var wire 2 K" mux_select [1:0] $end
$var wire 32 L" nPC [31:0] $end
$var reg 32 M" OUT [31:0] $end
$upscope $end
$scope module adder $end
$var wire 32 N" PC_in [31:0] $end
$var reg 32 O" PC_out [31:0] $end
$upscope $end
$scope module ram1 $end
$var wire 8 P" Address [7:0] $end
$var reg 32 Q" DataOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
b0 K"
bx J"
bx I"
0H"
b0 G"
b0 F"
zE"
b0 D"
b0 C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
x:"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
b0 ,"
b0 +"
bx *"
bx )"
bx ("
b0 '"
b0 &"
0%"
b0 $"
bx #"
bx ""
z!"
b0 ~
bx }
b1011 |
bz {
bz z
bz y
b0 x
b0 w
bx v
bx u
bx t
b0 s
b0 r
b0 q
b0 p
bx o
b0 n
bx m
0l
b0 k
bx j
b0 i
bx h
b0 g
bx f
b0 e
b0 d
b0 c
bz b
bx a
bx `
bx _
bx ^
bx ]
x\
x[
xZ
bx Y
xX
xW
xV
xU
xT
bx S
xR
xQ
xP
xO
xN
bx M
bx L
b10000000000000000000000000000011 K
b1 J
1I
b11111110 H
1G
0F
bx E
0D
b1011 C
b0 B
1A
b0 @
bx ?
b0 >
0=
bx <
bx ;
b0 :
b0 9
bx 8
x7
bx 6
bx 5
x4
b0 3
x2
bx 1
bx 0
b0 /
bx .
bx -
b0 ,
bx +
b0 *
b0 )
0(
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#2
b0 6
b0 a
b0 }
04
b10001010000000000000000000000000 &
b10001010000000000000000000000000 ."
b10001010000000000000000000000000 Q"
b0 P"
b0 %
b0 M
b0 ?"
b0 '
b0 4"
b0 #
b0 8"
b0 !
b0 ;"
b0 "
b0 0"
07
b0 8
b0 6"
b0 5
b0 #"
b0 2"
b0 .
b0 ""
b0 ="
b100 $
b100 L"
b100 O"
0O
0P
0Q
0R
0N
b0 S
b0 Y
0V
0W
0X
0\
0[
0T
0U
b0 <
b0 L
b0 `
0Z
b0 @"
b0 5"
b0 9"
b0 <"
b0 1"
0:"
b0 7"
b0 3"
b0 >"
b0 0
b0 /"
b0 M"
b0 N"
b0 -
b0 o
b0 B"
b0 +
b0 j
b0 A"
02
b0 1
b0 m
b0 ;
b0 f
b0 h
1F
#3
bz i
bz v
bz *"
bz u
bz )"
bz t
bz ("
b1011 ,
b1011 e
b1011 w
b1011 +"
b10001010000000000000000000000000 @"
b101 5"
b101 9"
b1010000000000000000000000000 7"
0G
0I
#4
0F
#6
b10000001000 6
b10000001000 a
b10000001000 }
b100 >"
b10000110101000001110000000000001 &
b10000110101000001110000000000001 ."
b10000110101000001110000000000001 Q"
b100 P"
b1000 $
b1000 L"
b1000 O"
1\
b10000001000 <
b10000001000 L
b10000001000 `
1R
b1011 k
b100 0
b100 /"
b100 M"
b100 N"
b0 _
b10 ]
bz h
b10001010000000000000000000000000 %
b10001010000000000000000000000000 M
b10001010000000000000000000000000 ?"
b101 '
b101 4"
b101 #
b101 8"
b1010000000000000000000000000 8
b1010000000000000000000000000 6"
1F
#8
0F
#10
b1010011000001000 6
b1010011000001000 a
b1010011000001000 }
1N
b10 S
b1010011000001000 <
b1010011000001000 L
b1010011000001000 `
1O
b100 p
1l
b1000 >"
b11000100000010000000000000000001 &
b11000100000010000000000000000001 ."
b11000100000010000000000000000001 Q"
b10100 _
b1000 P"
b10000110101000001110000000000001 %
b10000110101000001110000000000001 M
b10000110101000001110000000000001 ?"
b11 '
b11 4"
b11 #
b11 8"
b1 !
b1 ;"
b11 "
b11 0"
b110101000001110000000000001 8
b110101000001110000000000001 6"
b1000001110000000000001 5
b1000001110000000000001 #"
b1000001110000000000001 2"
b1100 $
b1100 L"
b1100 O"
b1000 :
b1000 d
b1000 x
b1000 ,"
b1 3
b1 r
b1 &"
b100 /
b100 c
b100 ~
b100 -"
b10000110101000001110000000000001 @"
b11 5"
b11 9"
b1 <"
b11 1"
b110101000001110000000000001 7"
b1000001110000000000001 3"
b1000 0
b1000 /"
b1000 M"
b1000 N"
b1011 +
b1011 j
b1011 A"
b100 .
b100 ""
b100 ="
1F
#12
0F
#14
b110001001100 6
b110001001100 a
b110001001100 }
1[
1V
b0 S
0N
0O
b110001001100 <
b110001001100 L
b110001001100 `
1Q
b1000 p
b1100 >"
b11001010001010000110000000000001 &
b11001010001010000110000000000001 ."
b11001010001010000110000000000001 Q"
b1 _
b11 ]
b1100 P"
b11000100000010000000000000000001 %
b11000100000010000000000000000001 M
b11000100000010000000000000000001 ?"
b10 '
b10 4"
b10 #
b10 8"
b0 "
b0 0"
b100000010000000000000000001 8
b100000010000000000000000001 6"
b10000000000000000001 5
b10000000000000000001 #"
b10000000000000000001 2"
b10000 $
b10000 L"
b10000 O"
b1000001110000000000001 9
b1000001110000000000001 s
b1000001110000000000001 '"
1=
1%"
b10 >
b10 q
b10 $"
b1001 3
b1001 r
b1001 &"
b1000 /
b1000 c
b1000 ~
b1000 -"
b11000100000010000000000000000001 @"
b10 5"
b10 9"
b0 1"
b100000010000000000000000001 7"
b10000000000000000001 3"
b1100 0
b1100 /"
b1100 M"
b1100 N"
b100 -
b100 o
b100 B"
12
b1000 .
b1000 ""
b1000 ="
1F
#16
0F
#18
b10110001100000 6
b10110001100000 a
b10110001100000 }
0\
1W
0[
b10110001100000 <
b10110001100000 L
b10110001100000 `
1O
b1100 p
b100 n
b100 g
b10000 >"
b10010101111111111111111111110 &
b10010101111111111111111111110 ."
b10010101111111111111111111110 Q"
b101 _
b10000 P"
b11001010001010000110000000000001 %
b11001010001010000110000000000001 M
b11001010001010000110000000000001 ?"
b101 '
b101 4"
b101 #
b101 8"
b1 "
b1 0"
b1010001010000110000000000001 8
b1010001010000110000000000001 6"
b1010000110000000000001 5
b1010000110000000000001 #"
b1010000110000000000001 2"
b10100 $
b10100 L"
b10100 O"
1(
1H"
b100 )
b100 D"
b100 G"
b10000000000000000001 9
b10000000000000000001 s
b10000000000000000001 '"
b1001100 :
b1001100 d
b1001100 x
b1001100 ,"
0=
0%"
b0 >
b0 q
b0 $"
b11 3
b11 r
b11 &"
b1100 /
b1100 c
b1100 ~
b1100 -"
b11001010001010000110000000000001 @"
b101 5"
b101 9"
b1 1"
b1010001010000110000000000001 7"
b1010000110000000000001 3"
b10000 0
b10000 /"
b10000 M"
b10000 N"
b1000 -
b1000 o
b1000 B"
b1100 .
b1100 ""
b1100 ="
1F
#20
0F
#22
b10000000000000 6
b10000000000000 a
b10000000000000 }
14
1T
0V
0W
0Q
b1000010000000000000 <
b1000010000000000000 L
b1000010000000000000 `
0R
b10000 p
0l
b0 n
b110 g
b10100 >"
b1011000011110000111100000110 &
b1011000011110000111100000110 ."
b1011000011110000111100000110 Q"
b10 ^
b0 ]
b10100 P"
b10010101111111111111111111110 %
b10010101111111111111111111110 M
b10010101111111111111111111110 ?"
b1001 '
b1001 4"
b1001 #
b1001 8"
b11110 !
b11110 ;"
b11111 "
b11111 0"
b10010101111111111111111111110 8
b10010101111111111111111111110 6"
b1111111111111111111110 5
b1111111111111111111110 #"
b1111111111111111111110 2"
b11000 $
b11000 L"
b11000 O"
b1010000110000000000001 9
b1010000110000000000001 s
b1010000110000000000001 '"
b1100000 :
b1100000 d
b1100000 x
b1100000 ,"
b1011 3
b1011 r
b1011 &"
b10000 /
b10000 c
b10000 ~
b10000 -"
b1000 )
b1000 D"
b1000 G"
b10010101111111111111111111110 @"
b1001 5"
b1001 9"
b11110 <"
b11111 1"
b10010101111111111111111111110 7"
b1111111111111111111110 3"
b10100 0
b10100 /"
b10100 M"
b10100 N"
b1100 -
b1100 o
b1100 B"
b100 1
b100 m
b100 ;
b100 f
b10000 .
b10000 ""
b10000 ="
1F
#24
0F
#26
b111001000000001000 6
b111001000000001000 a
b111001000000001000 }
04
1\
0T
b1110 S
0O
b111001000000001000 <
b111001000000001000 L
b111001000000001000 `
1P
b10100 p
b0 g
b11000 >"
b1000000000000000000000000000100 &
b1000000000000000000000000000100 ."
b1000000000000000000000000000100 Q"
b100 ^
b11000 P"
b1011000011110000111100000110 %
b1011000011110000111100000110 M
b1011000011110000111100000110 ?"
b101 '
b101 4"
b101 #
b101 8"
b110 !
b110 ;"
b11100 "
b11100 0"
b1011000011110000111100000110 8
b1011000011110000111100000110 6"
b11110000111100000110 5
b11110000111100000110 #"
b11110000111100000110 2"
b11100 $
b11100 L"
b11100 O"
b1100 )
b1100 D"
b1100 G"
b1111111111111111111110 9
b1111111111111111111110 s
b1111111111111111111110 '"
b0 :
b0 d
b0 x
b0 ,"
b1000 3
b1000 r
b1000 &"
b10100 /
b10100 c
b10100 ~
b10100 -"
b1011000011110000111100000110 @"
b101 5"
b101 9"
b110 <"
b11100 1"
b1011000011110000111100000110 7"
b11110000111100000110 3"
b11000 0
b11000 /"
b11000 M"
b11000 N"
b10000 -
b10000 o
b10000 B"
02
b0 1
b0 m
b110 ;
b110 f
b10100 .
b10100 ""
b10100 ="
1F
#28
0F
#30
b100000001010 6
b100000001010 a
b100000001010 }
b0 S
1U
0P
b100000001010 <
b100000001010 L
b100000001010 `
1Q
b11000 p
1l
b11100 >"
b10000001110000000000000000001111 &
b10000001110000000000000000001111 ."
b10000001110000000000000000001111 Q"
b1 ]
b11100 P"
b1000000000000000000000000000100 %
b1000000000000000000000000000100 M
b1000000000000000000000000000100 ?"
b0 '
b0 4"
b0 #
b0 8"
b100 !
b100 ;"
b0 "
b0 0"
b100 8
b100 6"
b100 5
b100 #"
b100 2"
b100000 $
b100000 L"
b100000 O"
b11110000111100000110 9
b11110000111100000110 s
b11110000111100000110 '"
b1000 :
b1000 d
b1000 x
b1000 ,"
b1110 >
b1110 q
b1110 $"
b100 3
b100 r
b100 &"
b11000 /
b11000 c
b11000 ~
b11000 -"
0(
0H"
b10000 )
b10000 D"
b10000 G"
b1000000000000000000000000000100 @"
b0 5"
b0 9"
b100 <"
b0 1"
b100 7"
b100 3"
b11100 0
b11100 /"
b11100 M"
b11100 N"
b10100 -
b10100 o
b10100 B"
b0 ;
b0 f
b11000 .
b11000 ""
b11000 ="
1F
#32
0F
#34
b1010000000001 6
b1010000000001 a
b1010000000001 }
0\
1Z
0U
1P
0Q
b1010000000001 <
b1010000000001 L
b1010000000001 `
1R
b11100 p
b10 n
b100000 >"
b10001010000000000000000000000000 &
b10001010000000000000000000000000 ."
b10001010000000000000000000000000 Q"
b111000 _
b10 ]
b100000 P"
b10000001110000000000000000001111 %
b10000001110000000000000000001111 M
b10000001110000000000000000001111 ?"
b1111 !
b1111 ;"
b1110000000000000000001111 8
b1110000000000000000001111 6"
b1111 5
b1111 #"
b1111 2"
b100100 $
b100100 L"
b100100 O"
b10100 )
b10100 D"
b10100 G"
b100 9
b100 s
b100 '"
b1010 :
b1010 d
b1010 x
b1010 ,"
b0 >
b0 q
b0 $"
b10 3
b10 r
b10 &"
b11100 /
b11100 c
b11100 ~
b11100 -"
b10000001110000000000000000001111 @"
b1111 <"
b1110000000000000000001111 7"
b1111 3"
b100000 0
b100000 /"
b100000 M"
b100000 N"
b11000 -
b11000 o
b11000 B"
12
b11100 .
b11100 ""
b11100 ="
1F
#36
0F
#38
b10000001000 6
b10000001000 a
b10000001000 }
0Z
1\
b10000001000 <
b10000001000 L
b10000001000 `
0P
b100000 p
0l
b1 n
b100100 >"
b10000110101000001110000000000001 &
b10000110101000001110000000000001 ."
b10000110101000001110000000000001 Q"
b0 _
b100100 P"
b10001010000000000000000000000000 %
b10001010000000000000000000000000 M
b10001010000000000000000000000000 ?"
b101 '
b101 4"
b101 #
b101 8"
b0 !
b0 ;"
b1010000000000000000000000000 8
b1010000000000000000000000000 6"
b0 5
b0 #"
b0 2"
b101000 $
b101000 L"
b101000 O"
b1111 9
b1111 s
b1111 '"
b1 :
b1 d
b1 x
b1 ,"
b101 3
b101 r
b101 &"
b100000 /
b100000 c
b100000 ~
b100000 -"
1(
1H"
b11000 )
b11000 D"
b11000 G"
b10001010000000000000000000000000 @"
b101 5"
b101 9"
b0 <"
b1010000000000000000000000000 7"
b0 3"
b100100 0
b100100 /"
b100100 M"
b100100 N"
b11100 -
b11100 o
b11100 B"
b10 1
b10 m
b100000 .
b100000 ""
b100000 ="
1F
#40
b0 6
b0 a
b0 }
0F
1D
#42
1N
b10 S
b1010011000001000 <
b1010011000001000 L
b1010011000001000 `
1O
b100100 p
b0 n
b101000 >"
b11000100000010000000000000000001 &
b11000100000010000000000000000001 ."
b11000100000010000000000000000001 Q"
b10100 _
b101000 P"
b10000110101000001110000000000001 %
b10000110101000001110000000000001 M
b10000110101000001110000000000001 ?"
b11 '
b11 4"
b11 #
b11 8"
b1 !
b1 ;"
b11 "
b11 0"
b110101000001110000000000001 8
b110101000001110000000000001 6"
b1000001110000000000001 5
b1000001110000000000001 #"
b1000001110000000000001 2"
b101100 $
b101100 L"
b101100 O"
b11100 )
b11100 D"
b11100 G"
b0 9
b0 s
b0 '"
b0 :
b0 d
b0 x
b0 ,"
b0 3
b0 r
b0 &"
b100100 /
b100100 c
b100100 ~
b100100 -"
b10000110101000001110000000000001 @"
b11 5"
b11 9"
b1 <"
b11 1"
b110101000001110000000000001 7"
b1000001110000000000001 3"
b101000 0
b101000 /"
b101000 M"
b101000 N"
b100000 -
b100000 o
b100000 B"
02
b1 1
b1 m
b100100 .
b100100 ""
b100100 ="
1F
#44
0F
#46
1[
1V
b0 S
0N
0O
b110001001100 <
b110001001100 L
b110001001100 `
1Q
b101000 p
b101100 >"
b0 &
b0 ."
b0 Q"
b1 _
b11 ]
b101100 P"
b11000100000010000000000000000001 %
b11000100000010000000000000000001 M
b11000100000010000000000000000001 ?"
b10 '
b10 4"
b10 #
b10 8"
b0 "
b0 0"
b100000010000000000000000001 8
b100000010000000000000000001 6"
b10000000000000000001 5
b10000000000000000001 #"
b10000000000000000001 2"
b110000 $
b110000 L"
b110000 O"
b1000001110000000000001 9
b1000001110000000000001 s
b1000001110000000000001 '"
b101000 /
b101000 c
b101000 ~
b101000 -"
0(
0H"
b100000 )
b100000 D"
b100000 G"
b11000100000010000000000000000001 @"
b10 5"
b10 9"
b0 1"
b100000010000000000000000001 7"
b10000000000000000001 3"
b101100 0
b101100 /"
b101100 M"
b101100 N"
b100100 -
b100100 o
b100100 B"
b0 1
b0 m
b101000 .
b101000 ""
b101000 ="
1F
#48
0F
#50
0Q
0R
0V
0\
b0 <
b0 L
b0 `
0[
b101100 p
b110000 >"
b10010101111111111111111111110 &
b10010101111111111111111111110 ."
b10010101111111111111111111110 Q"
b110000 P"
b0 %
b0 M
b0 ?"
b0 '
b0 4"
b0 #
b0 8"
b0 !
b0 ;"
b0 8
b0 6"
b0 5
b0 #"
b0 2"
b110100 $
b110100 L"
b110100 O"
b100100 )
b100100 D"
b100100 G"
b10000000000000000001 9
b10000000000000000001 s
b10000000000000000001 '"
b101100 /
b101100 c
b101100 ~
b101100 -"
b0 @"
b0 5"
b0 9"
b0 <"
b0 7"
b0 3"
b110000 0
b110000 /"
b110000 M"
b110000 N"
b101000 -
b101000 o
b101000 B"
b101100 .
b101100 ""
b101100 ="
1F
#52
0F
