i.MX8 DXL SECO HSM

FIPS 140-3 Non-Proprietary Security Policy

Document Version 1.2

March 27, 2024

Prepared for:

Prepared by:

NXP Semiconductors
MIKRONWEG 1
8101 GRATKORN
Austria
NXP.com

KeyPair Consulting Inc.
987 Osos Street
San Luis Obispo, CA 93401
USA
keypair.us

Copyright 2024 NXP Semiconductors - may be reproduced only in its original entirety (without revision)

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Table of Contents
Acronyms and Definitions ....................................................................................................................................................... 4
1  General ............................................................................................................................................................................. 5
2  Cryptographic Module Specification ................................................................................................................................ 6
2.1  Approved and Allowed Cryptographic Functionality ............................................................................................. 6
2.2
Cryptographic Boundary ...................................................................................................................................... 10
2.3  Modes of Operation, Overall security design and the rules of operation ........................................................... 12
3  Cryptographic Module Interfaces ................................................................................................................................... 14
4  Roles, Services and Authentication ................................................................................................................................ 16
Services and Access to Sensitive Security Parameters (SSPs) .............................................................................. 17
5  Software/Firmware Security .......................................................................................................................................... 21
6  Operational Environment ............................................................................................................................................... 22
7  Physical Security ............................................................................................................................................................. 23
8  Non-invasive Security ..................................................................................................................................................... 24
9  Sensitive Security Parameters Management ................................................................................................................. 25
10  Self-tests ......................................................................................................................................................................... 29
11  Life-cycle Assurance ....................................................................................................................................................... 31
12  Mitigation of Other Attacks ............................................................................................................................................ 32

4.1

List of Tables
Table 1: Security Levels ........................................................................................................................................................... 5
Table 2: Cryptographic Module Tested Configuration ............................................................................................................ 6
Table 3: Approved Algorithms ................................................................................................................................................ 6
Table 4: Non-Approved Algorithms Allowed in the Approved Mode of Operation ............................................................. 10
Table 5: Non-Approved Algorithms Allowed in the Approved Mode of Operation with No Security Claimed .................... 10
Table 6: Ports and interfaces ................................................................................................................................................ 14
Table 7: Roles, Service Commands, Input and Output ......................................................................................................... 16
Table 8: Roles and Authentication ........................................................................................................................................ 16
Table 9: Approved Services ................................................................................................................................................... 17
Table 10: Physical Security Inspection Guidelines ................................................................................................................ 23
Table 11: EFP/EFT .................................................................................................................................................................. 23
Table 12: Hardness testing temperature ranges .................................................................................................................. 23
Table 13: SSPs ....................................................................................................................................................................... 25
Table 14: Non-Deterministic Random Number Generation Specification............................................................................ 28

List of Figures
Figure 1: Module Physical Form ............................................................................................................................................ 11
Figure 2: Module Block Diagram ........................................................................................................................................... 12

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 2 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

References
Ref.

Full Specification Name

[107r1]

[108r1]

NIST, SP 800-107 Rev. 1, Recommendation for Applications Using Approved Hash Algorithms

NIST, SP 800-108 Rev. 1, Recommendation for Key Derivation Using Pseudorandom Functions

[131Ar2]

NIST, SP 800-131A Rev. 2, Transitioning the Use of Cryptographic Algorithms and Key Lengths

Algorithm-Related References

NIST, SP 800-133 Rev. 2, Recommendation for Cryptographic Key Generation

Date

24-Aug-2012

17-Aug-2022

21-Mar-2019

4-Jun-2020

[133r2]

[135r1]

[180]

[186]

[197]

[198]

[38A]

[38B]

[38C]

[38D]

[38F]

[56Ar3]

NIST, SP 800-135 Rev. 1, Recommendation for Existing Application-Specific Key Derivation Functions

23-Dec-2011

NIST, FIPS 180-4, Secure Hash Standard (SHS)

NIST, FIPS 186-4, Digital Signature Standard (DSS)

NIST, FIPS 197, Advanced Encryption Standard (AES)

NIST, FIPS 198-1, The Keyed-Hash Message Authentication Code (HMAC)

4-Aug-2015

19-Jul-2013

26-Nov-2001

16-Jul-2008

NIST, SP 800-38A, Recommendation for Block Cipher Modes of Operation: Methods and Techniques

1-Dec-2001

NIST, SP 800-38B, Recommendation for Block Cipher Modes of Operation: the CMAC Mode for
Authentication

NIST, SP 800-38C, Recommendation for Block Cipher Modes of Operation: the CCM Mode for
Authentication and Confidentiality

NIST, SP 800-38D, Recommendation for Block Cipher Modes of Operation: Galois/Counter Mode
(GCM) and GMAC

6-Oct-2016

20-Jul-2007

28-Nov-2007

NIST, SP 800-38F, Recommendation for Block Cipher Modes of Operation: Methods for Key Wrapping  13-Dec-2012

NIST, SP 800-56A Rev. 3, Recommendation for Pair-Wise Key-Establishment Schemes Using Discrete
Logarithm Cryptography

16-Apr-2018

[56Cr2]

NIST, SP 800-56C Rev. 2, Recommendation for Key-Derivation Methods in Key-Establishment Schemes  18-Aug-2020

[57P1r5]

NIST, SP 800-57 Part 1 Rev. 5, Recommendation for Key Management: Part 1 - General

[90Ar1]

NIST, SP 800-90A Rev. 1, Recommendation for Random Number Generation Using Deterministic
Random Bit Generators

4-May-2020

24-Jun-2015

[90B]

NIST, SP 800-90B, Recommendation for the Entropy Sources Used for Random Bit Generation

10-Jan-2018

[140]

NIST, FIPS 140-3, Security Requirements for Cryptographic Modules

[140DTR]

NIST, SP 800-140, FIPS 140-3 Derived Test Requirements (DTR): CMVP Validation Authority Updates to
ISO/IEC 24759

Other References

[140A]

[140B]

[140Cr1]

[140Dr1]

[140E]

[140F]

[FIPS 140-3
IG]

NIST, SP 800-140A, CMVP Documentation Requirements: CMVP Validation Authority Updates to
ISO/IEC 24759

NIST, SP 800-140B, CMVP Security Policy Requirements: CMVP Validation Authority Updates to
ISO/IEC 24759 and ISO/IEC 19790 Annex B

NIST, SP 800-140C Rev. 1, CMVP Approved Security Functions: CMVP Validation Authority Updates to
ISO/IEC 24759

20-May-2022

NIST, SP 800-140D Rev. 1, CMVP Approved Sensitive Parameter Generation and Establishment
Methods: CMVP Validation Authority Updates to ISO/IEC 24759

NIST, SP 800-140E, CMVP Approved Authentication Mechanisms: CMVP Validation Authority
Requirements for ISO/IEC 19790 Annex E and ISO/IEC 24579 Section 6.17

NIST, SP 800-140F, CMVP Approved Non-Invasive Attack Mitigation Test Metrics: CMVP Validation
Authority Updates to ISO/IEC 24759

20-May-2022

20-Mar-2020

20-Mar-2020

NIST, Implementation Guidance for FIPS 140-3 and the Cryptographic Module Validation Program

7-Oct-2022

22-Mar-2019

20-Mar-2020

20-Mar-2020

20-Mar-2020

[ISO 19790]  ISO/IEC 19790:2012 Information technology -- Security techniques -- Security requirements for

1-Nov-2015

cryptographic modules

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 3 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Ref.

Full Specification Name

Date

[ISO 24759]  ISO/IEC 24759:2017 Information technology -- Security techniques -- Test requirements for

1-Mar-2017

cryptographic modules

[RFC5246]

IETF RFC5246: The Transport Layer Security (TLS) Protocol Version 1.2

[RFC5289]

IETF RFC5289: TLS Elliptic Curve Cipher Suites with SHA2-256/384 and AES Galois Counter Mode
(GCM)

Aug-2008

Aug-2008

[RFC5639]

IETF RFC5639: Elliptic Curve Cryptography (ECC) Brainpool Standard Curves and Curve Generation

Mar-2010

[RFC7627]

IETF RFC7627: Transport Layer Security (TLS) Session Hash and Extended Master Secret Extension

Sept-2015

Cryptographic Officer

Advanced Encryption Standard

ARM Cortex A35 array (on-chip, external to SECO)

Cryptographic Algorithm Validation Program
Cipher-Block Chaining
Counter with CBC-MAC
Cryptographic Key Generation

Acronyms and Definitions
Term  Meaning
A35
AEAD  Authenticated Encryption with Associated Data
AES
CAAM  Cryptographic Acceleration and Assurance Module
CAVP
CBC
CCM
CKG
CMAC  Cipher-based Message Authentication Code
CMVP  Cryptographic Module Validation Program
CO
CRNGT  Continuous Random Number Generator Test
Critical Security Parameter
CSP
CVL
Component Validation List
DRBG  Deterministic Random Bit Generator
Digital Transport Content Protection
DTCP
Electronic Code Book
ECB
ECC
Elliptic Curve Cryptography
ECDSA  Elliptic Curve Digital Signature Algorithm
ENT
FIPS
GCM
HMAC  Keyed-Hash Message Authentication Code
HSM
IEE
IG
IoT
IV

Hardware Security Module
Inline Encryption Engine (external to SECO)
Implementation Guidance; see [FIPS 140-3 IG]
Internet of Things
Initialization Vector

Entropy source compliant with [90B]
Federal Information Processing Standard
Galois/Counter Mode

Meaning
Key Agreement Scheme
Known Answer Test
Key Based Key Derivation Function
Key Derivation Algorithm
Key Derivation Function
Key Encryption Key (generalization of SDS-KEK)
Key Transport Scheme
ARM Cortex-M0+ core
Message Authentication Code
Messaging Unit
National Institute of Standards and Technology
One Time Programmable
Pairwise Consistency Test
Pseudorandom Function
Public Security Parameter
Rivest, Shamir, and Adleman Algorithm
System Control Unit (on-chip CPU, external to SECO)
Security Controller

Term
KAS
KAT
KBKDF
KDA
KDF
KEK
KTS
M0+
MAC
MU
NIST
OTP
PCT
PRF
PSP
RSA
SCU
SECO
SHA/SHS  Secure Hash Algorithm / Standard
SHE
SNVS
SoC
SP
SSC
SSP
TLS
WDog  Watchdog timer

Secure Hardware Extension (automotive standard)
Secure Non-Volatile Storage
System on Chip
NIST Special Publication
Shared Secret Computation
Sensitive Security Parameter
Transport Layer Security (see [135])

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 4 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

1  General
This  document  defines  the  Security  Policy  for  the  NXP  Semiconductors  i.MX8  DXL  SECO  HSM  hardware  sub-chip
cryptographic subsystem with a single-chip embodiment, hereafter denoted the SECO, SECO HSM or the Module.

The Module has a limited operational environment under the [FIPS 140-3] definitions. The Module includes a firmware
load function. New firmware versions within the scope of this validation must be validated through the CMVP; any other
firmware loaded into the Module is out of the scope of this validation and requires a separate [FIPS 140-3] validation.

The Module is validated to FIPS 140-3 overall Security Level 3 requirements with security levels as follows:

ISO/IEC 24759
Section 6.
[Number Below]
1
2
3
4
5
6
7
8
9
10
11
12

Table 1: Security Levels

FIPS 140-3 Section Title

Security Level

General
Cryptographic Module Specification
Cryptographic Module Interfaces
Roles, Services, and Authentication
Software/Firmware Security
Operational Environment
Physical Security
Non-invasive Security
Sensitive Security Parameters Management
Self-tests
Life cycle Assurance
Mitigation of Other Attacks

3
3
3
3
3
N/A
3
3
3
3
3
3

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 5 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

2  Cryptographic Module Specification
The hardware Module is a sub-chip subsystem of a single-chip embodiment that provides cryptographic engine and secure
storage functions, intended for use in automotive or IoT applications. The Module is available in the configurations shown
in Table 2.

Model

Hardware [Part Number and Version]

Firmware Version

Table 2: Cryptographic Module Tested Configuration

i.MX 8SoloXLite

MIMX8SL3AVNFZAB

i.MX 8SoloXLite

PIMX8SL3AVNFZAB

i.MX 8DualXLite  MIMX8DL3AVNFZAB

SECO ROM:
mem_I.MX8_s28roml_w24576x032
m32B2_1Tlms_m0_1.7
SECO FW 5.9.0

i.MX 8DualXLite

PIMX8DL3AVNFZAB

SoC Part Number

SOC_iMX8DualXL_28FDSOI_1.75

Module Subsystem
Version

DA_SSL_iMX8DXL_SCU_SUBSYS_LN28FDSOI_1.56

2.1  Approved and Allowed Cryptographic Functionality

Distinguishing
Features
The
MIM8SL3AVNFZA
B and
PIM8SL3AVNFZA
B parts feature
one applications
processor

The leading P
designates
engineering
sample parts
The
MIM8DL3AVNFZ
AB and
PIM8DL3AVNFZA
B parts feature
two applications
processors

The  Module  implements  the  Approved  and  allowed  cryptographic  functions  listed  below.  [57P1r5]  notation  is  used
throughout  this document to describe  key sizes  and security strength.  All references  to the algorithm standards cited
below can be found in the References section of this document.

CAVP
Cert

Algorithm
and Standard

Mode/Method

Description / Key Size(s)
/ Key Strength(s)

Use / Function

Table 3: Approved Algorithms

A2953
A2962
A2954
A2964
Vendor
Affirmed

128, 192, 256 bits
128, 192, 256 bits
128, 192, 256 bits
128, 192, 256 bits

AES [197], [38A]  ECB, CBC
AES CCM
AES [38C]
AES CMAC
AES [38B]
AES GCM
AES [38D]
Section  4:  Using  the  Output  of  a  Random  Bit
CKG [133r2]
Generator
Section  5.1:  Key  Pairs  for  Digital  Signature
Schemes
Section 5.2: Key Pairs for Key Establishment
Section 6.1: Direct Generation of Symmetric Keys
Section 6.2.1: Symmetric Keys Generated Using
Key-Agreement Schemes
Section  6.2.2:  Symmetric  Keys  Derived  from  a
Pre-existing Key

Encrypt, decrypt
Authenticated encrypt, decrypt
Generate, verify
Authenticated encrypt, decrypt
Cryptographic key generation per [FIPS 140-3 IG]
D.H, applicable to Module generated symmetric
keys and seeds for generating asymmetric keys

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 6 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

A2955
A2963

DRBG [90Ar1]
ECDSA [186]

N/A
A2961

ENT (P) [90B]
HMAC [198]

A2973

CVL [135r1r]

A2972

KAS-ECC-SSC
[56Ar3]

A2966
A2965
A2964

KBKDF [1081]
KDA [56Cr2]
KTS-1 [38F]

A2967

RSA [186]

A2955
A2956
A2972,
A2965

SHS [180]
SHS [180]
KAS-1

A2972,
A2973

KAS-2

Random number generation
ECC key generation
ECC signature generation

ECC signature verification
Note that P-521 is used only by the Authenticate
service, hence no P-521 key or signature generation
Used only to seed the approved DRBG
Keyed MAC used with TLS

Key derivation for TLS (v1.2);
also supports [RFC7627] Extended Master Secret

Key agreement used for TLS support and for
sensitive data communications

Key derivation used for SDS-BEK
Key derivation for sensitive data communications
Key wrapping in the context of Sensitive data
storage

PKCS 1.5 signature verification

Message digest used exclusively by the DRBG
Message digest for all purposes other than DRBG
Key agreement to establish an SDS-KEK

SHA2-256

Hash
P-256, P-384
P-256 (SHA2-256);
P-384 (SHA2-384)
P-256 (SHA2-256, SHA2-384, SHA2-512);
P-384 (SHA2-256, SHA2-384, SHA2-512);
P-521 (SHA2-256, SHA2-384, SHA2-512)
Provide entropy input to the DRBG
SHA2-224, SHA2-256,
SHA2-384, SHA2-512
TLS v1.2 KDF
TLS v1.2 KDF RFC7627

Key lengths 224, 256,
384, 5121
HMAC-SHA2-256;
HMAC-SHA2-384

KAS-ECC-SSC
Schemes: Ephemeral Unified, One-Pass DH
Roles: Initiator, Responder
ECC curves: P-256, P-384
CTR KBKDF
One-Step Hash KDF

AES CMAC 256-bit
SHA2-256

AES GCM 256-bit

SP 800-38D and SP
800-38F. KTS (key
wrapping) per IG D.G.

256- bit keys providing
256 bits of encryption
strength

n=2048 (SHA2-256, SHA2-384, SHA2-512);
n=3072 (SHA2-256, SHA2-384, SHA2-512);
n=4096 (SHA2-256, SHA2-384, SHA2-512)
SHA2-256
SHA2-224, SHA2-256, SHA2-384, SHA2-512
Schemes: Ephemeral
Unified, One-Pass DH
Roles: Initiator,
Responder
KAS-ECC-SSC curves: P-
256, P-384
KDA One-Step Hash
KDF

P-256 and P-384 curves
providing 128 or 192
bits of encryption
strength

SP 800-56Arev3. KAS-
ECC per IG D.F Scenario
2 path (2) option 2

Schemes: Ephemeral
Unified, One-Pass DH
Roles: Initiator,
Responder
KAS-ECC-SSC curves: P-
256, P-384
TLS v1.2 KDF
TLS v1.2 KDF RFC7627

SP 800-56Arev3. KAS-
ECC per IG D.F Scenario
2 path (2) option 2

Key agreement to establish TLSv1.2 session keys and
the corresponding intermediate values for pre-
master secret TLS-PMS and master secret TLS-MS

P-256 and P-384 curves
providing 128 or 192
bits of encryption
strength

1 The Module facilitates the use of truncated MACing but enforces a minimum of 32 bits – see [107].

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 7 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

AES GCM is used by the Sensitive Data Storage service. In accordance with [FIPS 140-3 IG] C.H Scenario 2, the 96-bit IV is
generated randomly in its entirety using the Approved DRBG within the Module' boundary and maintained within the
Module boundary by the Symmetric Cipher service. Due to the excessive length of time taken for the counter to wrap, the
counter  cannot  practically  wrap  within  the  lifetime  of  the  module.  The  DRBG  seed  is  generated  inside  the  Module
boundary, and the Module’s entropy source has been assessed in accordance with [FIPS 140-3 IG] D.K for conformance to
[90B].

AES GCM is also used to support TLS primitives and adheres to the [FIPS 140-3 IG] C.H Resolution 1a TLS 1.2 protocol IV
generation requirements. The Module uses the KAS-ECC-SSC function as follows (without support for key confirmation):

1.  KEK KAS: To establish an SDS-KEK compliant to [FIPS 140-3 IG] D.F Scenario 2 Path 2, option 2 (KAS-ECC-SSC using curve

P-256 or BrainpoolP256R1 and One-Step Hash KDF)2;

TLS KAS: To establish TLSv1.2 session keys and the corresponding intermediate values for pre-master secret TLS-PMS
and master secret TLS-MS, compliant to [FIPS 140-3 IG] D.F Scenario 2 Path 2, option 2 (KAS-ECC-SSC using curve P-256,
P-384, BrainpoolP256R1 or BrainpoolP384R1 and TLS v1.2 KDF or TLS v1.2 KDF RFC7627)3.

2 KAS (KAS-SSC Cert. #A2972, KDA Cert. #A2965); provides 128 bits of strength
3 KAS (KAS-SSC Cert. #A2972, CVL Cert. #A2973); provides 128 or 192 bits of strength

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 8 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

The Module supports the following ciphersuites used in TLS primitives:

1.  Hex Enum: 0xC0,0x2B

IETF Cipher Suite Enumeration: TLS_ECDHE_ECDSA_WITH_AES_128_GCM_SHA256
RFC: 5289
TLS: v1.2
Kex: ECDHE
Sig: ECDSA
PRF: HMAC-SHA2-256
Cipher: AES-128
Auth: GCM

2.  Hex Enum: 0xC0,0x2C

IETF Cipher Suite Enumeration: TLS_ECDHE_ECDSA_WITH_AES_256_GCM_SHA384
RFC: 5289
TLS: v1.2
Kex: ECDHE
Sig: ECDSA
PRF: HMAC-SHA2-384
Cipher: AES-256
Auth: GCM

3.  Hex Enum: 0xC0,0xAD

IETF Cipher Suite Enumeration: TLS_ECDHE_ECDSA_WITH_AES_256_CCM
RFC: 7251
TLS: v1.2
Kex: ECDHE
Sig: ECDSA
PRF: HMAC-SHA2-256
Cipher: AES-256
Auth: CCM

4.  Hex Enum: 0xC0,0x23

IETF Cipher Suite Enumeration: TLS_ECDHE_ECDSA_WITH_AES_128_CBC_SHA256
RFC: 5289
TLS: v1.2
Kex: ECDHE
Sig: ECDSA
PRF: HMAC-SHA2-256
Cipher: AES-128
Auth: HMAC

5.  Hex Enum: 0xC0,0x24

IETF Cipher Suite Enumeration: TLS_ECDHE_ECDSA_WITH_AES_256_CBC_SHA384
RFC: 5289
TLS: v1.2
Kex: ECDHE
Sig: ECDSA
PRF: HMAC-SHA2-384
Cipher: AES-256
Auth: HMAC

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 9 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Algorithm

Caveat

Use / Function

Table 4: Non-Approved Algorithms Allowed in the Approved Mode of Operation

ECDSA
with non-NIST recommended
curves

Provides  128  or  192  bits  of
encryption strength); Per IG C.A

EC Diffie-Hellman with non-NIST
recommended curves

Provides  128  or  192  bits  of
encryption strength); Per IGs D.F and
C.A

Use of Brainpool curves, allowed for use per [FIPS 140-3
IG] C.A:
- BrainpoolP256R1 (128-bit security strength)
- BrainpoolP384R1 (192-bit security strength)

Use of Brainpool curves in KAS, allowed for use per [FIPS
140-3 IG] C.A and [FIPS 140-3 IG] D.F Scenario 3:
-  BrainpoolP256R1  (available  for  both  KEK  and  TLS  use
cases; 128-bit security strength)
- BrainpoolP384R1 (available only for TLS use case; 192-bit
security strength)

Table 5: Non-Approved Algorithms Allowed in the Approved Mode of Operation with No Security Claimed

Algorithm  Caveat

Use / Function

AES CCM  no security

claimed

Hardware implementation of AES CCM (no security claimed - [FIPS 140-3 IG] 2.4.A), used by Generic
Data Storage service

The Module does not implement the following:

•  Non-Approved Algorithms Not Allowed in the Approved Mode of Operation

2.2  Cryptographic Boundary

The Module is a dedicated security controller subsystem of the i.MX8 DXL SoC, compliant to [FIPS 140-3 IG] 2.3.B Sub-Chip
Cryptographic Subsystems:

•  The physical boundary is the single-chip physical boundary.
•  The  set  of  components  depicted  in  Figure  2  within  the  dashed  red  line,  represents  the  defined  sub-chip

cryptographic subsystem.

•  The Module boots from an internal masked ROM but requires a firmware container to be loaded into RAM: during
the initialization period, the loaded firmware is verified with an approved authentication method in accordance
with [FIPS 140-3 DTR] firmware load test requirements.

•  The ports and interfaces are defined at the sub-chip cryptographic subsystem boundary, as depicted in Figure 2.
•  Private  and  secret  keys  cross  sub-chip  and  physical  boundaries  only  in  the  form  of  AES-GCM  authenticated
ciphertext  blobs,  meeting [FIPS  140-3  IG] 9.5.A  and D.G  requirements.  An  authentication  token  is  provided  in
plaintext over a Trusted Channel (path) from a source within the physical boundary of the Module.

•  The function of the Tamper I/O signals is to (optionally) support one or more tamper mesh mechanisms external

to the device.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 10 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

The physical form of the Module (i.e. the Tested Operational Environment’s Physical Perimeter (TOEPP) of CM) is depicted
in Figure 1 (represents all models and P/Ns listed in Table 2). The physical cryptographic boundary is the surface, edges,
and solder bump connections of the chip package.

Figure 1: Module Physical Form

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 11 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Figure 2 depicts the Module sub-chip functions, with the sub-chip cryptographic boundary depicted as the dashed red
line, and the chip physical boundary depicted as the outer solid black line. SoC functions outside the sub-chip boundary
are simplified.

Figure 2: Module Block Diagram

2.3  Modes of Operation, Overall security design and the rules of operation
The Module as defined above will always be in an Approved mode of operation by default. No configuration is necessary
for the Module to operate and remain in the Approved mode. The Module does not support a non-Approved mode or a
degraded mode of operation. The Management service Get Info message response includes the information shown next;
chip lifecycle and Approved mode constitute the indicator of the Approved mode:
•  32-bit SECO FW version: 0x50090 (corresponding to SECO FW 5.9.0).
•  32-bit Extended version, SECO FW commit ID: 0x80649c52.
•  8-bit chip lifecycle state: 0x80.
•  Approved mode: 8-bit field, only the last two bits are used; 0x3 indicates a validated part in the Approved mode.

The Module implementation enforces the following security rules:
1.  The Module supports two operator roles: Cryptographic Officer and User.
2.  The Module does not support a maintenance interface or role.
3.  The Module provides identity-based authentication.
4.  An  operator  does  not  have  access  to  any  cryptographic  services  prior  to  assuming  an  authorized  role,  with  the
exception of the services listed as unauthenticated services. These services do not require use of secret or private keys
and conform to [FIPS 140-3 IG] 4.1.A.

5.  Pre-operational self-tests do not require any operator action.
6.  No additional interface or service is implemented by the Module which would provide access to SSPs.
7.  Data output is inhibited during self-tests, zeroisation, and error states.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 12 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

8.  The Module clears previous authentications on power cycle.
9.  The Module does not support manual key entry.
10. The Module does not output plaintext CSPs or intermediate key values.
11. Status information does not contain CSPs or sensitive data that if misused could lead to a compromise of the Module.
The Module’s TLS support corresponds to [FIPS 140-3 IG] D.C case 2 (providing a CAVP validated TLS v1.2 KDF and TLS
v1.2 KDF RFC7627), which requires the following statement: No parts of the TLS protocol, other than the approved
cryptographic algorithms and the KDF, have been tested by the CAVP or CMVP.

The Module design corresponds to the Module security rules. The Module is validated to FIPS 140-3 overall Security Level
3 requirements with security levels as listed in Table 1 above in this document. No initialization requirements apply to the
Module.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 13 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

3  Cryptographic Module Interfaces
The Module’s ports and interfaces are listed in Table 6 below, including the designation of [FIPS 140-3] logical interface
types.

DC in the Table 6 Physical port column refers to Device Connection:

•  Yes means the port is available at the physical boundary (solder ball).
•  No means the port is completely internal to the physical boundary.

In Figure 2 and Table 6, System Bus refers to the address/data bus with hardware enforced access control that connects
major i.MX8 DXL SoC subsystems. In Table 6, the System Bus: CAAM interface includes the logical interface used to store
AES GCM encapsulated keys (Key Management and Sensitive Data Storage services) or data (Generic Data Storage service)
in external NVM.

The system control CPU outside the sub-chip boundary has write-only access to the M0+ RAM only during boot to load
the SECO firmware (dashed line in Figure 2); following boot, the M0+ RAM is accessible only by the M0+ Core. The Module
uses the Private Bus to provide parameters required by media controllers, for example, for a video processing unit. These
parameters are used by algorithms that execute outside the Module boundary; they are not used by the Module and
unrelated to Module security.

Table 6: Ports and interfaces

Physical port
System Bus: MU
DC: No
Description:
Interface between
Messaging Units and
external subsystems

Logical interface
Control input
Control output
Status output
Data input
Data output

System Bus: CAAM
DC: No
Description:
Interface between CAAM
and external subsystems

Control input
Control output
Status output
Data input
Data output

System Bus: SCU
DC: No
Description:
SCU write-only access to
M0+ RAM (firmware image
load)

Control input
Data input
Status output

Private Bus
DC: No
Description: Data output
(no CSPs) to media (e.g.,
video) controllers

Control input
Data output

Data that passes over port/interface

SECO command messages and responses

DMA controlled access to external data or CAAM
results (mediated by SECO)

Firmware image

Stored parameters, used by other SoC subsystems

Tamper I/O
DC: Yes
Description:

Control input
Control output
Status output

Tamper input: accept external tamper detection
signals
Tamper output: indicate tamper condition to
external circuits

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 14 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Tamper input: accept
external tamper detection
signals
Tamper output: indicate
tamper condition to
external circuits

Osc out
DC: Yes
Description:
SNVS oscillator output

VSNVS-LP
DC: Yes
Description:
SNVS Low Power section
power supply connection,
also called LP Battery

VSS, VDD
DC: Yes
Description:
Supply voltage

Control output

Oscillator output

Power input

Power input

Power input

Power input

The 32-bit Authentication Token used for the User role authentication enters in plaintext over the Trusted Channel (i.e.
over the corresponding port). This restriction/port separation from other ports/interfaces is implemented in the Module
design as bus transactions are restricted to the specific domain (User) and the SECO HSM processor. No physical tools are
required  (the  path  is  within  the  integrated  circuit)  and  no  operator  instructions  are  required  (the  access  control
mechanism is built into the bus control hardware).

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 15 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

4  Roles, Services and Authentication
The Module supports two distinct operator roles and identity-based authentication is required for each role as follows:

•  Cryptographic Officer (CO): The System Control Unit (SCU) as a proxy for NXP via the MU0 interface.
•  User: User processes running in User CPUs, uniquely identified by Domain Identifier, TrustZone and MU.

The Module supports concurrent operators, enforcing separation of roles (and as such, access to sensitive data and keys)
by an access hierarchy that requires unique identification and authentication. Most services require corresponding open
and close operations, where flags to the open operation set various properties of the service. The Module does not output
any  CSPs;  the  calling  application  refers  to  keys  by  an  identifier  (handle).  Cryptographic  service  invocations  require  a
sequence of contextual calls to open a session (returning a session handle), open a service (returning a service handle)
and, if access to a CSP is required, open a key store (requiring authentication of the operator and returning a key store
handle). The term context below refers to the aggregated set of handles, e.g., session, service, and key store. Data refers
to any input to be MAC’ed, signed, or verified. Flags refers to parameters used to control service characteristics.

Role

Service

Initialize (self-test)

Management (status)

Self-test (on demand CASTs)

Table 7: Roles, Service Commands, Input and Output

Input

N/A.

Context(session); flags

Context(session); flags

Output

Status

Status

Status

Authenticate: verify signature

Context(session); data

Context(service); verification result; status

Generic (non-sensitive) data storage

Context(session); flags; data

Context(service); status

Hash: perform a SHA

Context(session); flags; data

Context(service); status

Management (Approved mode status)

Context(session); flags

Status

Random (generate a random value)

Context(session); flags

Context(service); random value; status

Session: initiate a session context

Flags

Context(session); status

Generate Signature

Key Agreement

Key Management

Key Store

Context(session, keystore); data

Context(service); signature; status

Context(session, keystore); data

Context(service); key handle

Context(session, keystore); flags

Context(service); status

Context(session)

Context(keystore); status

MAC (CMAC or HMAC)

Context(session); data

Context(service); status

PK Recover

Sensitive Data Storage

Symmetric Cipher

Zeroise

Context(session, keystore)

Context(service); status

Context(session); data pointer

Context(service); status

Context(session); data pointer

Context(service); data pointer; status

Context(session); data pointer

Status

CO

CO

N/A

N/A

N/A

N/A

N/A

N/A

N/A

User

User

User

User

User

User

User

User

User

Role

Authentication Method

Authentication Strength

Table 8: Roles and Authentication

CO

ECDSA P-384 signature
verification, 192-bit strength

False authentication probability, single attempt: 1/(2^192) = 1.6E-58
False authentication probability, over a one-minute interval: (60*1000)/(2^192) = 9.6E-54

User

AES-GCM, 32-bit AAD token

False authentication probability, single attempt: 1/(2^32) = 2.3E-10
False authentication probability, over a one-minute interval: (60*500)/(2^32) = 7.0E-06

In the i.MX8 DXL architecture, the SCU coordinates the boot sequence, including copying the SECO firmware to the M0+
RAM. Both the SCU and the SECO firmware are provided by NXP; SECO is authenticated using the SRK-NXP public key. The
SCU  is  effectively  a  proxy  for  NXP  development,  which  holds  the  private  key  corresponding  to  SRK-NXP.  During  the
initialization sequence, the Module authenticates the SECO firmware image using SRK-NXP (ECDSA P-384). Authentication
failure causes the Module to enter the Locked error state, with reboot (requiring at least 1 millisecond) to clear the error
state.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 16 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Operators in the User role are authenticated by use of a 32-bit token (SDS-AT) as AES GCM Additional Authenticated Data
(AAD) when opening the sensitive data store corresponding to the service for the designated operator. The attempt to
open a Sensitive Data Storage service key store fails if the SDS-AT does not match the registered value, and the Module
enters the Locked error state, requiring a reboot to clear (at least 2 milliseconds to reach the Sensitive Data Storage service
for another attempt).

4.1  Services and Access to Sensitive Security Parameters (SSPs)

Table 9 below describes all Module services and service access to SSPs. The modes of access shown in the table are defined
as:

E  =  Execute:  The  module  uses  the  SSP  in  performing  a
cryptographic operation.

R = Read: The SSP is read from the module (e.g. the SSP is
output).

G = Generate: The module generates or derives the SSP.

Z = Zeroise: The module zeroises the SSP.

W = Write: The SSP is updated, imported, or written to the
module.

-- = No access. The service does not access the SSP.

Table 9: Approved Services

Service

Description

Approved Security
Functions

Roles  Keys

and/or
SSPs

Indicator

Access
rights to
Keys
and/or
SSPs

Initialize
(self-test)

Authenticate and load firmware; perform pre-
operational self-tests

ECDSA Sig Ver (#A2963)
SHS (#A2956)
KBKDF (#A2966)

CO

W,E
E
E
G
G

SRK-NXP
SRKH-
NXP
MASTER-
NXP
SDS-BEK
OTP-KEK

Management
(status)

Subsystem control and status. Get mode, status and
version information; configure or manage the
subsystem.

Self-test

Perform conditional CASTs as needed, on demand or
periodically.

Authenticate  Authenticate (verify a digital signature) command

content or firmware images (for SoC cores on behalf of
the SCU).

(No crypto function)

CO

None

N/A

See Section 10

N/A  None

N/A

ECDSA Sig Ver (#A2963)
RSA Sig Ver (#A2967)

N/A

Generic Data
Storage

Management of generic (non-sensitive) data, media
parameter storage.

Non-approved AES CCM
uses DRBG Generate
(#A2955)

N/A

Hash

Generate or verify message digest.

SHS (#A2956)

N/A  None

N/A

Management
(Approved
mode status)

SECO device control and status. Get mode, status and
version information; configure or manage the SECO
device.

(No crypto function)

N/A  None

N/A

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 17 of 32

OK /
error

OK /
error

OK /
error

OK /
error

OK /
error

OK /
error

OK /
error

W,E
W,E
W,E
E
E

E

SRK-NXP
SRK-
OEM
SRKH-
NXP
SRKH-
OEM

SDRBG-
State
SDRBG-
Seed

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Indicator

OK /
error

OK /
error

OK /
error

OK /
error

OK /
error

Service

Description

Approved Security
Functions

Roles  Keys

and/or
SSPs

Random

DRBG generation of random bits.

DRBG Generate
(#A2955)

N/A

SDRBG-
EI
SDRBG-
State
SDRBG-
Seed

Access
rights to
Keys
and/or
SSPs

E,Z
E

Session

Initialize session communications.

(No crypto function)

N/A  None

N/A

Generate
Signature

Generate a digital signature.

ECDSA Sig Gen (#A2963)
CKG

Key
Agreement:
KEK use case

Perform the KAS-ECC-SSC and One-Step Hash KDF in an
atomic command to establish an SDS-KEK instance.

Key
Agreement:
TLS use case

Perform the KAS-ECC-SSC and TLS KDF in an atomic
command to establish TLS session keys (instances of
SC-EDK, MAC-AK).

KAS-ECC-SSC (#A2972)
ECDSA Key Gen
(#A2963)
DRBG Generate
(#A2955)
KDA Derivation
(#A2965)
CKG

KAS-ECC-SSC (#A2972)
ECDSA Key Gen
(#A2963)
DRBG Generate
(#A2955)
TLS v1.2 KDF (#A2973)
TLS v1.2 KDF RFC7627
(#A2973)
CKG

E
W,E
E

E
G,E
G,E,Z
G,R
W,E
G
E

E
G,E
G,E,Z
G,R
W,E
G
G
E
G,E,Z
G,R
W,E
G,E,Z
G,E,Z
G,E,Z

User  SDRBG-

State
SDRBG-
Seed
DS-
Private
SDS-BEK

User  SDRBG-

State
SDRBG-
Seed
KEK-SS
KEK-
Local-
Private
KEK-
Local-
Public
KM-
Host-
Public
SDS-KEK
SDS-BEK

User  SDRBG-

State
SDRBG-
Seed
SC-EDK
MAC-AK
SDS-BEK
TLS-
Local-
Private
TLS-
Local-
Public
TLS-
Peer-
Public
TLS-MS
TLS-PS

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 18 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Service

Description

Approved Security
Functions

Indicator

Roles  Keys

and/or
SSPs

TLS-KB

Access
rights to
Keys
and/or
SSPs

Key
Management

Generate key or key pair; manage (invalidate, import,
update) key or key group. Invalidate refers to marking
keys invalid – automatic zeroisation on invalidation is a
programmable option.

Key Store

Manage key storage context and access to key
information.

MAC

HMAC or CMAC generate and verify.

PK Recover

Recover public key from private key.

Sensitive
Data Storage

Management of sensitive data storage using AES GCM
authenticated cipher.

OK /
error

E
G, W, R
G, R
G, W, R
G, W, E
E
E
G, W, R

ECDSA Key Gen
(#A2963)
DRBG Generate
(#A2955)
AES GCM Enc, Dec
(#A2964)
CKG

The AES GCM (KTS) is
applicable to the import
use case.

User  SDRBG-

State
SDRBG-
Seed
DS-
Private
DS-
Public
MAC-AK
SDS-KEK
SDS-BEK
OEM-
RKEK
SC-EDK

OK /
error

OK /
error

OK /
error

OK /
error

AES GCM Dec (#A2964)  User  SDS-BEK  E

CMAC Gen, Ver
(#A2954)
HMAC Gen, Ver
(#A2961)

ECDSA Key Gen
(#A2963)

ECDSA Key Gen
(#A2963)
DRBG Generate
(#A2955)
ECDSA Key Gen
(#A2963)
AES GCM Enc, Dec
(#A2964)

User  MAC-AK
SDS-BEK

W,E
E

User  DS-

Private
DS-
Public
SDS-BEK

User  DS-

Private
DS-
Public
MAC-AK
SC-EDK
SDS-KEK
SDS-BEK

E
G,R
E

G,W, R
G,R
G,E,W, R
G,W, R
G,W,E
E

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 19 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Service

Description

Approved Security
Functions

Roles  Keys

and/or
SSPs

Indicator

Access
rights to
Keys
and/or
SSPs

The list of SSPs at right
includes SSPs that may
be saved in persistent
secure storage.

OK /
error

OK /
error

Symmetric
Cipher

Encrypt or decrypt data (including authenticated
encrypt/decrypt).

AES Enc, Dec (#A2953,
A2962, A2964)

User  SC-EDK
SDS-BEK

W,E
E

Zeroise

Destroy Master-NXP; renders other CSPs unusable.

(No crypto function)

Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z

User  SDRBG-
EI
SDRBG-
State
SDRBG-
Seed
DS-
Private
MAC-AK
SC-EDK
SDS-BEK
SDS-KEK
SRK-NXP
OTP-KEK
OEM-
RKEK
KEK-SS
KEK-
Local-
Private
KEK-
Local-
Public
KM-
Host-
Public
TLS-
Local-
Private
TLS-
Local-
Public
TLS-
Peer-
Public
TLS-MS
TLS-PS
TLS-KB

The Module does not provide any Non-Approved Services.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 20 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

5  Software/Firmware Security
The Module uses ECDSA signature verification (P-384, SHA2-384) as the firmware integrity technique. The operator can
initiate the integrity test on demand by invoking the Self-test service. In addition, each time the CAST retest timer expires
the Module automatically performs one of the CASTs listed in  Section 10 of this document (with the exception of the
firmware integrity test), cycling through all CASTs periodically. The Module has a sleep mode (i.e. a quiescent state) that
will halt the CAST retest timer; prior to entering the sleep mode, the next CAST in the sequence is executed. The module
supports loading of firmware from an external source (partial update), the ROM code is immutable and thus unaffected
by the loading.

ROM endurance has been proven to be more than 10 years after manufactured date. Therefore, per FIPS 140-3 IG 5.A, no
pre-operational ROM integrity self-test has been implemented. The module’s end-of-life procedures must be applied prior
to the degradation of the ROM.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 21 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

6  Operational Environment
The Module is classified in [FIPS 140-3] terms as a limited operational environment. The tested platforms have been
specified in Table 2 above in this document. The Module meets Physical Security Level 3 requirements and thus the
requirements per this section do not apply to the Module. No security rules, settings or restrictions to the configuration
of the operational environment apply in addition to those specified in Section 2.3 Modes of Operation, Overall security
design and the rules of operation in this document.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 22 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

7  Physical Security
The Module has a single-chip embodiment that meets commercial-grade specifications for power, temperature, reliability,
and  shock/vibration.  The  Module  is  packaged  in  standard  integrated  circuit  packaging  that  provides  protection  from
probing and direct visual observation of circuit detail in the visible spectrum, as well as passivation. The module is coated
with a hard tamper evident coating.

Physical Security Mechanism  Recommended Frequency of Inspection/Test

Inspection/Test Guidance Details

Table 10: Physical Security Inspection Guidelines

Single-chip packaging

The Module is intended to be mounted in additional packaging;
physical inspection of the die is typically not practical after
packaging.

N/A

The Module also includes Environmental Failure Protection (EFP) features. Table 11 specifies the temperature and voltage
parameters and corresponding Module behavior.

Temperature or voltage measurement

Table 11: EFP/EFT

Low Temperature
High Temperature
Low Voltage
High Voltage

-40C
+105C
0.95 V
1.1 V

Specify EFP
or EFT
EFP
EFP
EFP
EFP

Specify if this condition results in a
shutdown or zeroisation
Shutdown
Shutdown
Shutdown
Shutdown

Table 12: Hardness testing temperature ranges

Low Temperature
High Temperature

Hardness tested temperature measurement
-40C
+105C

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 23 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

8  Non-invasive Security
The non-invasive security measures supported by the module are specified in Section 12 “Mitigation of Other Attacks”,
per FIPS 140-3 IG 12.A.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 24 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

9  Sensitive Security Parameters Management
Table  13  specifies  the  Module’s  SSPs,  which  include  CSPs  (critical  security  parameters)  and  PSPs  (public  security
parameters, e.g., public keys).

Table 13: SSPs

n
o
i
t
a
s
i
o
r
e
Z

Use & related keys

Z1  Hash_DRBG entropy input – see detail below.

e
g
a
r
o
t
S

S1

S1

Z1  Hash_DRBG internal state (V and C).

S1

Z1

Seed derived using the NIST SP 800-90Ar1 Hash_DRBG and SDRBG-EI.

t
r
o
p
x
E
/
t
r
o
p
m

I

--

--

--

t
n
e
m
h
s
i
l

b
a
t
s
E

--

--

--

O1
AD/EE

I1

S2

G3
G7

O2
AD/EE

I2

S2
S3

Z1
Z2

Z1
Z3

ECDSA private key (P-256, P-384; BrainpoolP256R1, BrainpoolP384R1) for digital
signature generation.

ECDSA public key (P-256, P-384; BrainpoolP256R1, BrainpoolP384R1) for digital
signature verification.

G9

G3

--

--

G3

O2
AD/EE

--

S2

Z4  Key agreement shared secret, KEK use case.

N/A

S2

Z4  Key agreement ephemeral EC private key (P-256; BrainpoolP256R1), KEK use case.

--

S5

Z4  Key agreement ephemeral EC public key (P-256; BrainpoolP256R1), KEK use case.

NA

--

I2

S5

Z4  Key agreement ephemeral EC public key (P-256; BrainpoolP256R1), KEK use case.

O1
AD/EE

I1

S2

Z1
Z2

AES key (128, 192 or 256-bit) used for AES CMAC generation and verification;
HMAC key (224, 256, 384 or 512-bit) used for HMAC generation and verification.

--

--

S4

Z5  Master key used to derive SDS-BEK.

--

--

13

S5

Z5  OEM key encryption key, used to unwrap imported keys.

--

S3

Z1  Key used to decrypt sensitive OTP content.

G4
G10
G5

O1
AD/EE
--

I1

S2

--

I1

--

S2
S3
S2
S3
S2

AES key (128, 192 or 256-bit) used for AES encrypt and decrypt.

Z1
Z2
Z1  Blob encryption key (256-bit AES) used for secure off-chip storage, derived from

MASTER-NXP using KBKDF.

Z1  Key encryption key, used to unwrap imported keys.

Z4

EC local private key (P-256, P-384; BrainpoolP256R1, BrainpoolP384R1) for key
agreement.

--

S3

Z4

EC local public key (P-256, P-384; BrainpoolP256R1, BrainpoolP384R1) for key
agreement.

O1
AD/EE
--

O2
AD/EE

Key/SSP
Name/Type

Strength

Security
Function
and Cert.
Number
ENT

256

256

512

DRBG
#A2955
DRBG
#A2955
128 or 192   ECDSA
#A2963
CKG

128 or 192   ECDSA #

n
o
i
t
a
r
e
n
e
G

G1

G2

G2

G3

128/256

128

128

128

AES: 128,
192 or 256
HMAC: 192
or 256
256

256

256

128, 192
or 256
256

256

A2963
CKG
KDA # A2965
CKG
KAS-ECC-SSC
# A2972
CKG
KAS-ECC-SSC
# A2972
CKG
KAS-ECC-SSC
# A2972

G4
G10

AES # A2954
HMAC #
A2961
CKG
KBKDF #
A2966
CKG
AES # A2964  G11

G6

AES # A2964
CKG
AES # A2953
CKG
AES # A2964
CKG
AES # A2964
CKG

G5

G8

128 or 192   KAS-ECC-SSC

G3

# A2972
CKG

128 or 192   KAS-ECC-SSC

G3

# A2972
CKG

# A2972
CKG

128 or 192  KAS #A2972
TLS v1.2 KDF
#A2973

SDRBG-EI
CSP
SDRBG-State
CSP
SDRBG-Seed
CSP
DS-Private
CSP

DS-Public
PSP

KEK-SS
CSP
KEK-Local-
Private
CSP
KEK-Local-
Public
PSP
KEK-Host-
Public
PSP
MAC-AK
CSP

MASTER-NXP
CSP

OEM-RKEK
CSP
OTP-KEK
CSP
SC-EDK
CSP
SDS-BEK
CSP
SDS-KEK
CSP
TLS-Local-
Private
CSP
TLS-Local-
Public
PSP
TLS-Peer-
Public
PSP
TLS-MS
CSP

128 or 192   KAS-ECC-SSC

G3

--

I2

S6

Z4

EC peer public key (P-256, P-384; BrainpoolP256R1, BrainpoolP384R1) for key
agreement.

G10

--

--

S2

Z4

TLS master_secret (48-byte value): TLS KDF intermediate value (used to derive TLS-
KB).

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 25 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

TLS-PS
CSP

TLS-KB
CSP

TLS v1.2 KDF
RFC7627
(#A2973)
CKG

128 or 192  KAS-ECC-SSC

G9

--

--

S2

Z4

TLS pre_master_secret: TLS KDF intermediate value (used to derive TLS-MS).

#A2972
CKG

128 or 192  KAS #A2972
TLS v1.2 KDF
#A2973
TLS v1.2 KDF
RFC7627
#A2973

CKG

G10

--

--

S2

Z4

TLS key_block: TLS KDF intermediate value used to form a TLS SC-EDK instance;
depending on key exchange call flags, will derive either TLS MAC-AK instance or GCM
or CCM IVs.

--  = not applicable.

The following Module parameters are non-SSPs:

•  SRK-NXP; P-384, s= 192 bits; ECDSA #A2963; Input in plaintext; Stored in Secure RAM; Destroyed by loss of power;

ECDSA (P-384) public key used for SECO firmware authentication.

•  SRKH-NXP;  SHA2-256,  s=256  bits;  SHS  #A2956;  Input  during  manufacturing;  Stored  in  OTP;  Not  zeroised;

Reference used to verify SRK-NXP.

•  SRK-OEM; P-256, P-384, P-521 or mod 2048, 3072, 4096 bits, s= 128, 192, 256 bits or s=112, 128, 152 bits; ECDSA
#A2963, RSA #A2967; Input in plaintext; Stored in Secure RAM; Destroyed by loss of power; Public key used for
non-SECO firmware authentication.

•  SRKH-OEM;  SRKH-NXP;  SHA2-256,  s=256  bits;  SHS  #A2956;  Input  during  manufacturing;  Stored  in  OTP;  Not

zeroised; Reference used to verify SRK-OEM.

CSP / Public Key Generation Methods

CSP / Public Key Input Methods

Key to entity association

G1  Generated by the hardware entropy source (ENT).

G2  Generated by DRBG Instantiate; updated by DRBG Reseed

or DRBG Generate.

G3  Generated by FIPS 186-4 compliant ECDSA key generation,

I1

I2

I3

Input using AES GCM with SDS-BEK (blob storage)
or AES GCM with SDS-KEK (import).

Key store handle (unique identifier).

Input in plaintext (used with PSPs only).

Call stack position (API parameter).

Input during manufacturing.

Call stack position (API parameter).

with input from the internal DRBG.

G4  Direct output of the internal DRBG.

G5  Generated by the AES Counter KBKDF.

G6  Direct output of the internal DRBG during manufacturing.

G7  Computed from the ECC Private key.

G8  Derived using [56C] One Step hash KDF.

G9  Calculated using KAS-ECC-SSC.

G10  Calculated as an element of TLS v1.2 KDF.

G11

Input during manufacturing (customer provisioned).

CSP / Public Key Zeroisation Methods

Z1  Destroyed  due  to  power-cycling  or  resetting  the  module,

operator initiated.

Z2  Can also be destroyed by Key Management service  Delete,

operator initiated.

Z3  Destroyed by tamper event or Zeroise, module initiated.

Z4  Destroyed  after  use  during  hsm_key_exchange,  module

initiated.

Z5  Destroyed  by  Zeroise  OTP  overwrite,  module  or  operator

initiated.

CSP / Public Key Storage Methods

Key to entity association

S1  Stored in CAAM DRBG hardware register.

Unique SECO memory map location.

S2  Stored in Secure RAM.

Key store handle (unique identifier).

S3  Stored in SECO local (M0+) RAM.

Unique variable location (pointer).

S4  Stored in OTP (plaintext).

S5  Stored in OTP encrypted by OTP-KEK.

Unique fuse map location.

Unique fuse map location.

S6  Held temporarily in CAAM hardware.

Key generation output to caller.

CSP / Public Key Output Methods

Key to entity association

O1  Output using AES GCM with SDS-BEK (blob storage).   Key store handle (unique identifier).

O2  Output in plaintext (public key only).

Call stack position (API parameter).

Additional notes or explanations for keys listed above

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 26 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

MASTER-NXP:  256-bit  Master  key  used  to  derive  (KBKDF)  SDS-BEK.  Generated  during  factory  configuration  by  DRBG
seeded by on-chip TRNG and written to SECO-only OTP in plaintext.
OTP-KEK: 256-bit key used for AES GCM authenticated encryption and decryption of sensitive data stored in OTP. Derived
each time the Module is restarted (following power on or reset) from MASTER-NXP using KBKDF.
OEM-RKEK:  256 bits used to derive Module Secure Data Storage service Root Key Encryption Key, the latter is used for
AES  GCM  authenticated  decrypt  (import)  of  externally  generated  keys.  Injected  during  the  process  of  configuring  the
Module.
SDS-KEK:  The Module Secure Data Storage service Key Encryption Key. Used for AES GCM authenticated decrypt (import)
of externally generated keys. Established in either of two ways:
1 – imported encrypted with OEM-RKEK or another SECO-SDS-KEK;
2 – agreed on using EC DH key agreement (ephemeral unified model) via KAS-ECC-SSC + [56Cr2] One Step Hash KDA.
Stored in Secure RAM and persisted to external secure storage encrypted by SECO-SDS-BEK. Secure RAM copy is destroyed
by overwriting with 0x00 values on Module termination; external secure storage is unreadable following destruction of
MASTER-NXP, since SECO-SDS-BEK can no longer be derived.
SRK-NXP and SRK-OEM are public keys from key pairs generated by systems external to the chip, managed by NXP and
the OEM (Module integrator). The corresponding private keys are used by these external provisioning systems to sign
firmware, certificates or commands by NXP or the OEM.
SRKH-NXP and SRKH-OEM are SHA2-512 hashes of the corresponding public key used as a root of trust, established onto
the Module in a factory setting prior to deployment.
SDS-BEK  is  derived  from  MASTER-NXP  on  the  Module  on  every  restart.  SDS-KEK  are  key  encryption  keys  generated
external  to  the  Module,  or  via the  Key  Agreement: KEK  use  case  service.  SDS-KEK must  be  imported  into  the  Module
encrypted by an SDS-KEK instance. SDS-BEK and SDS-KEK are used by the Sensitive Data Storage and Key Management
services to import or export AES GCM encrypted blobs for storage in external NVM:
•  Keys imported into the Module are decrypted using SDS-KEK.
•  Keys managed by the Module (once generated or imported) utilize the Sensitive Data Storage service:

o  encrypted with SDS-BEK and provided to NVM controller to store in external NVM;
o
retrieved from external NVM and decrypted with SDS-BEK to store in Secure RAM.
•  Services that require a CSP are authenticated via a Sensitive Data Storage service command;
•  Keys may be locked to remain in Secure RAM, or if unlocked, may be swapped in and out as required.
Key agreement is provided for two use cases:
•  The KEK use case, to establish an SDS-KEK instance for key import. In this use case, KEK-Local-Private and KEK-Local-
Public are an ephemeral EC key pair generated by the Module and KEK-Host-Public is the other party’s public key. The
complete key agreement scheme, including generation of the ephemeral keys, is performed in a single command:
o  KEK-Local-Private and KEK-Local-Public are generated, compliant with [56Ar3] §5.6.2.1 owner key pair assurances;
o  KEK-Local-Private and KEK-Host-Public are used in KAS-ECC-SSC to calculate a shared secret (KEK-SS);
o  KEK-SS is used with the [56Cr2r] One-Step KDF to derive SDS-KEK, which is retained within the Module;
o  KEK-Local-Private and KEK-SS are destroyed; KEK-Local-Public and call status are returned to the caller.

•  The TLS use case, to establish instances of SC-EDK and optionally, instances of MAC-AK. In this use case, TLS-Local-
Private and TLS-Local-Public are an ephemeral EC key pair generated by the Module and TLS-Peer-Public is the other
party’s public key. The Module provides all cryptographic primitives for a calling application within the i.MX8 DXL SoC
but  outside  the Module boundary that performs the TLS protocol. The  Key Agreement  service  in the TLS use  case
performs the following functions in a single command:
o  Optional, based on a call parameter (to support TLS in the client role): TLS-Local-Private and TLS-Local-Public are

generated, compliant with [56A3] §5.6.2.1 owner key pair assurances;

o  TLS-Local-Private and TLS-Host-Public are used in KAS-ECC-SSC to calculate a shared secret, identified in [RFC5246]

as the pre_master_secret (TLS-PS);

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 27 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

o  TLS-PS is used within the [135r1] TLS v1.2 KDF to derive the [RFC5246] TLS master_secret or the [RFC7627] TLS
extended_master_secret. The master secret variants are considered variations on the same CSP (TLS-MS), as they
are the same size and purpose, and differ only in the input provided to the TLS PRF.
o  TLS-MS is used within the [135r1] TLS v1.2 KDF to derive the TLS key_block (TLS-KB);
o  The  TLS-KB  is  partitioned  into  the  session  keying  material  dependent  on  the  key  agreement  call  parameters
(corresponding to ciphersuites): this will include SC-EDK and may include MAC-AK. These resulting key instances
are retained within the Module – only key identifiers (handles) are returned to the caller.

o  TLS-Local-Private, TLS-PS, and TLS-KB are destroyed prior to return of the call to the KDF; TLS-MS and the cipher
and MAC keys are retained within the Module; TLS-Local-Public and the call status are returned to the caller. The
TLS-MS is retained to support the TLS Finish operation which uses the master secret; TLS Finish destroys TLS-MS.
o  Note 1. TLS-PS and TLS-KB are intermediate calculations established during the execution of the command, are
destroyed prior to the call return, and never cross the Module boundary. These values are included in Security
Policy tables and descriptions to conform with typical representations of TLS CSPs and more easily demonstrate
guidance compliance.

o  Note 2. To support TLS in the server role, the TLS-Local-Private / TLS-Local-Public key pair must be generated in a
separate step prior to the key agreement call to provide the public key to the other party in the correct sequence.
The Key Agreement service (for either the KEK or the TLS use cases) always deletes the local EC private key (TLS-
Local-Private  or  KEK-Local-Private),  whether  or  not  it  was  generated  in  advance  of  the  call  or  within  the  call
execution.

o  Note  3.  The  Module  addresses  all  [56Ar3]  §5.6.2.1  Assurances  Required  by  the  Key  Pair  Owner  by  means  of
approved generation of the ephemeral EC key pair as well as public key validation. [56Ar3] §5.6.2.1 and §5.6.2.2
Assurances  Required  by  a Public  Key  Recipient  are  met  by  public  key  validation.  As  the Module  provides  only
primitives and not the entire TLS protocol, it cannot determine if the public key it receives is static or ephemeral,
nor make assurances regarding approved generation of the key pair by the other party, or possession of the private
key by the other party. The Module integrator shall assure that these [56Ar3] assurance requirements are met.
o  Note 4. The module does not support any non-approved random bit generators. Only an approved Hash DRBG is

supported by the module and used to generate SSPs as shown per ‘G4’ in Table 13 above.

Table 14: Non-Deterministic Random Number Generation Specification

Entropy
sources
Local TRNG
ENT (P)

Minimum number
of bits of entropy
[90Ar1] min_length: 256 bits
[90Ar1] seedlen: 512 bits

Details

The SECO DRBG is seeded via the [90Ar1] hash_df using 256 bits of entropy input and
a 256-bit nonce, both obtained from the Approved [90B] ENT (P). The entropy source
provides at least 0.994 of min_entropy per bit of entropy input, hence the DRBG is
seeded with 509 bits of effective entropy, sufficient to support the strength of the
largest key generated by the Module.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 28 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

10  Self-tests
The on-chip System Control Unit (SCU; outside the SECO boundary) copies the SECO firmware container into the SECO
M0+ RAM, raising an interrupt when firmware is available. The Module initializes, performing the self-tests listed in this
section. As allowed by [FIPS 140-3 IG] 5.A, the masked ROM is not integrity tested.

The Module verifies the hash of the SECO firmware image within the container and verifies the signature of the container
inclusive of the SECO firmware hash. The NXP public key used for SECO FW image verification (SRK-NXP) is provided in the
firmware container; the Module assures the correctness of the public key values by comparing the SHA2-512 hash of SRKs
to the OTP reference value SRKH. In case of a failure in the pre-operational firmware integrity test, the module enters the
Locked error state (error code 0x0000FF29).

All cryptographic algorithm self-tests (CASTs) must complete successfully prior to any other use of cryptography by the
Module.  If  one  of  the  CASTs  fails,  the  Module  enters  the  ABORT  state  (error  code  0x471EED29).  The  error  state  is
persistent, and only Status services are available. All attempts to use the Module’s services result in the return of an error
code (HSM_SELF_TEST_FAILURE). To recover from an error state, the Module must be power-cycled or reset.

The Module maintains a CAST retest timer: each time the CAST retest timer expires the Module automatically performs
one of the CASTs listed in this section, cycling through all CASTs periodically. The Module has a sleep mode (i.e. a quiescent
state) that will halt the CAST retest timer; prior to entering sleep mode, the next CAST in the sequence is executed. The
operator can also initiate the firmware integrity on demand by invoking the Self-test service and the CASTs by rebooting
the module.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 29 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

Pre-Operational Self-tests:

•  Firmware integrity: ECDSA signature verification using P-384, SHA2-384; CAVP Certs. # A2963, #A2956.

Conditional Self-tests:

•  Conditional Cryptographic Algorithm Self-tests:

o  AES CAST: Inverse (decrypt) KAT using an AES-128 key in ECB mode; CAVP Cert. # A2953.
o  AES GCM CAST (Covers AES CCM, CBC, ECB);

▪  Encrypt KAT using an AES-128 key in GCM mode; per [140 IG] 10.3.A, covers CCM; per [140 IG]

10.3.A, covers AES forward cipher. #A2964, #A2962, #A2953

▪  Decrypt KAT using an AES-128 key in GCM mode; per [140 IG] 10.3.A, covers CCM; per [140 IG]

10.3.A, covers AES forward cipher. #A2964, #A2962, #A2953

o  DRBG CAST (SHA2-256): Instantiate, generate and reseed KATs using the DRBG and associated SHA2-256;

per [140 IG] 10.3.A, covers SHA2-256. #A2955.

o  ECDSA CAST: ECDSA signature verification KAT using P-384, SHA2-512; per [140 IG] 10.3.B, covers SHA2-

512 and SHA2-384 KATs. #A2963, #A2956.

o  ECDSA CAST (SHA2-256): ECDSA  signature  generation  KAT using P-384,  SHA2-512; per [140 IG] 10.3.B,

covers SHA2-512 and SHA2-384 KATs. #A2963, #A2956.

o  ENT (P): Entropy source health testing in accordance with [90B].
o  KAS-ECC-SSC CAST: KAT using P-256; complies with [140 IG] D.F. #A2972.
o  KBKDF CAST (AES CMAC): KAT using 256-bit AES key; per [140 IG] 10.3.B, covers AES CMAC KAT. #A2966,

#A2954.

o  KDA CAST: KAT of One-Step SHA2-256 KDF; complies with [140 IG] D.F. #A2965.
o  RSA CAST (SHA2-256): RSA signature verification KAT using n=2048, SHA2-256; per [140 IG] 10.3.B, covers

SHA2-256 KAT. #A2967, #A2956.

o  RSA CAST (SHA2-256,  SHA2-224): RSA signature verification KAT using n=2048,  SHA2-256; per [140 IG]

10.3.B, covers SHA2-256 and SHA2-224 KATs. #A2967, #A2956.

o  SHA2-512 CAST (SHA2-384): SHA2-512 KAT; per [140 IG] 10.3.A, covers SHA2-384. #A2956.
o  TLS v1.2 KDF CAST (HMAC-SHA2-256): KAT using 384-bit Z; complies with [140 IG] D.F; per [140 IG] 10.3.B,

covers HMAC-SHA2-256. #A2973, #A2961

•  Pairwise consistency tests:

o  ECDSA  PCT:  Pairwise  consistency  test  performed  for  each  key  pair  generated  (conforms  to  IG  10.3.A

Additional Comment 1). #A2963

o  Firmware Load Test: ECDSA signature verification using P-384, SHA2-384; CAVP Certs. # A2963, #A2956.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 30 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

11  Life-cycle Assurance
The Module is configured in the factory for the Approved mode of operation only. No procedures for secure installation,
initialization,  startup  and  operation  of  the  Module  are  required.  No  maintenance  requirements  apply  to  the  Module.
Administrator and non-Administrator guidance is provided as a separate document, i.MX8 DXL SECO HSM FIPS 140-3 CO
and User Guidance. The Module can be securely sanitized by zeroising it.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 31 of 32

NXP Semiconductors

i.MX8 DXL SECO HSM

FIPS 140-3 Security Policy

12  Mitigation of Other Attacks
The Module  incorporates  a  clock  frequency  sensor that  generates  an  out-of-range  signal.  This  condition results  in  CO
authentication reset, preventing use of Module security functions, and blocking access to sensitive information.

The Module also includes side channel resistance and fault injection countermeasures. Until the requirements of SP 800-
140F are defined, non-invasive mechanisms fall under ISO/IEC 19790:2012 Section 7.12 Mitigation of other attacks, thus
the non-invasive security measures supported by the module are as follows: The side channel mitigations include random
data moving, blinding techniques, and continuously generating noise on the power line.

Fault injection mitigations include double calculations, parameter integrity protections, parameter checking and clearing
memory  areas  after  usage.   Confidence  in  the  effectiveness  of  each  of  these  mitigations  was  achieved  through  a
combination of fault attack simulations and internal vulnerability assessment testing.  The countermeasures were shown
to be effective against common fault injection and side channel attacks.

Copyright NXP Semiconductors, Inc. 2024
NXP Semiconductors Public Material – may be reproduced only in its original entirety (without revision)

Page 32 of 32

