

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.837 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_9_VITIS_LOOP_83_10  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, void @empty_7"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv_out_V_dest_V, i1 %conv_out_V_id_V, i1 %conv_out_V_last_V, i1 %conv_out_V_user_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_keep_V, i8 %conv_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub17"   --->   Operation 13 'read' 'sub17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_ln3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln3"   --->   Operation 15 'read' 'mul_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 16 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten36"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln82 = store i31 0, i31 %y" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 18 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln83 = store i31 0, i31 %x" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 19 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body167" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 20 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i62 %indvar_flatten36" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 21 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.46ns)   --->   "%icmp_ln82 = icmp_eq  i62 %indvar_flatten36_load, i62 %mul_ln3_read" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 22 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.46ns)   --->   "%add_ln82_1 = add i62 %indvar_flatten36_load, i62 1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 23 'add' 'add_ln82_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc183.loopexit, void %for.end185.loopexit.exitStub" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 24 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.83>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%x_2 = load i31 %x" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 25 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i31 %x_2" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 26 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln83 = icmp_slt  i32 %zext_ln83, i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 27 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.73ns)   --->   "%select_ln82 = select i1 %icmp_ln83, i31 %x_2, i31 0" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 28 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %select_ln82" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 29 'zext' 'zext_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %select_ln82" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 30 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_eq  i32 %zext_ln86, i32 %sub17_read" [HLSEindoefening/hls_process_images.cpp:89]   --->   Operation 31 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln82)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.52ns)   --->   "%add_ln83 = add i31 %select_ln82, i31 1" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 32 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln82 = store i62 %add_ln82_1, i62 %indvar_flatten36" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 33 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 34 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.52ns)   --->   "%add_ln82 = add i31 %y_load, i31 1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 35 'add' 'add_ln82' <Predicate = (!icmp_ln83)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln82_1 = select i1 %icmp_ln83, i31 %y_load, i31 %add_ln82" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 36 'select' 'select_ln82_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %select_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 37 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %select_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 38 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln82, i8 0" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%cmp177 = icmp_eq  i32 %zext_ln82, i32 %sub_read" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 40 'icmp' 'cmp177' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.07ns)   --->   "%add_ln86 = add i16 %tmp_s, i16 %trunc_ln86" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 41 'add' 'add_ln86' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln82 = store i31 %select_ln82_1, i31 %y" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 42 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln83 = store i31 %add_ln83, i31 %x" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 43 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i16 %add_ln86" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 44 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%conv_result_addr = getelementptr i8 %conv_result, i64 0, i64 %zext_ln86_1" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 45 'getelementptr' 'conv_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%p_data = load i16 %conv_result_addr" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 46 'load' 'p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 47 [1/1] (0.97ns)   --->   "%p_last = and i1 %cmp177, i1 %icmp_ln89" [HLSEindoefening/hls_process_images.cpp:89]   --->   Operation 47 'and' 'p_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_9_VITIS_LOOP_83_10_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:84]   --->   Operation 49 'specpipeline' 'specpipeline_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_data = load i16 %conv_result_addr" [HLSEindoefening/hls_process_images.cpp:86]   --->   Operation 50 'load' 'p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 51 [1/1] (1.57ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, i8 %p_data, i1 1, i1 1, i1 0, i1 %p_last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:90]   --->   Operation 51 'write' 'write_ln90' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body167" [HLSEindoefening/hls_process_images.cpp:83]   --->   Operation 52 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten36') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten36' [22]  (1.588 ns)

 <State 2>: 3.469ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten36_load', HLSEindoefening/hls_process_images.cpp:82) on local variable 'indvar_flatten36' [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln82', HLSEindoefening/hls_process_images.cpp:82) [31]  (3.469 ns)

 <State 3>: 5.837ns
The critical path consists of the following:
	'load' operation 31 bit ('x', HLSEindoefening/hls_process_images.cpp:83) on local variable 'x', HLSEindoefening/hls_process_images.cpp:83 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln83', HLSEindoefening/hls_process_images.cpp:83) [30]  (2.552 ns)
	'select' operation 31 bit ('select_ln82', HLSEindoefening/hls_process_images.cpp:82) [38]  (0.733 ns)
	'icmp' operation 1 bit ('icmp_ln89', HLSEindoefening/hls_process_images.cpp:89) [51]  (2.552 ns)

 <State 4>: 5.808ns
The critical path consists of the following:
	'load' operation 31 bit ('y_load', HLSEindoefening/hls_process_images.cpp:82) on local variable 'y', HLSEindoefening/hls_process_images.cpp:82 [35]  (0.000 ns)
	'add' operation 31 bit ('add_ln82', HLSEindoefening/hls_process_images.cpp:82) [36]  (2.522 ns)
	'select' operation 31 bit ('select_ln82_1', HLSEindoefening/hls_process_images.cpp:82) [39]  (0.733 ns)
	'icmp' operation 1 bit ('cmp177', HLSEindoefening/hls_process_images.cpp:82) [44]  (2.552 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('conv_result_addr', HLSEindoefening/hls_process_images.cpp:86) [48]  (0.000 ns)
	'load' operation 8 bit ('p.data', HLSEindoefening/hls_process_images.cpp:86) on array 'conv_result' [50]  (3.254 ns)

 <State 6>: 4.827ns
The critical path consists of the following:
	'load' operation 8 bit ('p.data', HLSEindoefening/hls_process_images.cpp:86) on array 'conv_result' [50]  (3.254 ns)
	axis write operation ('write_ln90', HLSEindoefening/hls_process_images.cpp:90) on port 'conv_out_V_data_V' (HLSEindoefening/hls_process_images.cpp:90) [53]  (1.573 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
