dont_use_io iocell 1 0
dont_use_io iocell 1 1
set_location "\Counter:CounterUDB:disable_run_i\" macrocell 2 4 0 1
set_location "\UART:BUART:rx_status_3\" macrocell 0 1 0 3
set_location "\UART:BUART:pollcount_0\" macrocell 0 0 0 2
set_location "\Counter:CounterUDB:prevCapture\" macrocell 3 4 1 0
set_location "\UART:BUART:sRX:RxShifter:u0\" datapathcell 0 0 2 
set_location "\Counter:CounterUDB:hwCapture\" macrocell 3 4 1 1
set_location "\Counter:CounterUDB:sC16:counterdp:u0\" datapathcell 3 4 2 
set_location "\UART:BUART:sTX:TxSts\" statusicell 1 1 4 
set_location "\UART:BUART:txn\" macrocell 1 0 0 0
set_location "\UART:BUART:rx_status_5\" macrocell 0 0 0 3
set_location "\UART:BUART:tx_ctrl_mark_last\" macrocell 0 0 0 0
set_location "\UART:BUART:rx_postpoll\" macrocell 0 0 0 1
set_location "__ONE__" macrocell 1 0 1 3
set_location "\UART:BUART:counter_load_not\" macrocell 1 0 1 1
set_location "\UART:BUART:rx_state_2\" macrocell 0 1 1 0
set_location "\FreqDiv:count_0\" macrocell 3 4 0 1
set_location "\UART:BUART:rx_state_3\" macrocell 0 1 0 2
set_location "\UART:BUART:rx_last\" macrocell 0 0 1 2
set_location "Net_104" macrocell 0 1 1 3
set_location "\Counter:CounterUDB:count_stored_i\" macrocell 3 4 0 3
set_location "\Counter:CounterUDB:status_0\" macrocell 2 4 1 0
set_location "\Counter:CounterUDB:sC16:counterdp:u1\" datapathcell 2 4 2 
set_location "\UART:BUART:rx_bitclk_enable\" macrocell 0 0 1 0
set_location "\UART:BUART:rx_counter_load\" macrocell 0 1 0 1
set_location "\UART:BUART:tx_status_0\" macrocell 1 1 0 1
set_location "\UART:BUART:pollcount_1\" macrocell 0 0 1 3
set_location "\UART:BUART:tx_status_2\" macrocell 1 1 0 2
set_location "\UART:BUART:rx_load_fifo\" macrocell 0 1 1 1
set_location "\UART:BUART:tx_state_1\" macrocell 1 0 0 1
set_location "\UART:BUART:tx_bitclk\" macrocell 1 0 1 2
set_location "\UART:BUART:tx_state_0\" macrocell 1 1 0 0
set_location "\Counter:CounterUDB:count_enable\" macrocell 2 4 0 2
set_location "\UART:BUART:rx_state_stop1_reg\" macrocell 0 1 1 2
set_location "\UART:BUART:rx_state_0\" macrocell 0 1 0 0
set_location "\UART:BUART:sRX:RxBitCounter\" count7cell 0 1 7 
set_location "\Counter:CounterUDB:overflow_status\" macrocell 2 4 1 1
set_location "\UART:BUART:sRX:RxSts\" statusicell 0 0 4 
set_location "\UART:BUART:rx_status_4\" macrocell 0 0 1 1
set_location "\Counter:CounterUDB:sSTSReg:stsreg\" statusicell 2 4 4 
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 1 0 2 
set_location "\UART:BUART:tx_state_2\" macrocell 1 0 1 0
set_location "Net_274" macrocell 3 4 0 0
set_location "\Counter:CounterUDB:overflow_reg_i\" macrocell 2 4 0 3
set_location "\FreqDiv:not_last_reset\" macrocell 3 4 0 2
set_location "\Counter:CounterUDB:prevCompare\" macrocell 2 4 1 2
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 1 1 2 
set_location "\Counter:CounterUDB:reload\" macrocell 2 4 0 0
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "Rx(0)" iocell 12 6
set_location "\Counter_Reset:Sync:ctrl_reg\" controlcell 3 4 6 
set_location "\Counter:CounterUDB:sCTRLReg:ctrlreg\" controlcell 2 4 6 
set_location "isr_echo_int" interrupt -1 -1 0
set_io "Trigger(0)" iocell 0 6
# Note: port 12 is the logical name for port 7
set_io "Tx(0)" iocell 12 7
set_io "Echo(0)" iocell 0 7
