//--------------------------------------------------------------------------------
// Auto-generated by Migen (7507a2b) & LiteX (a742731d) on 2021-12-11 17:38:04
//--------------------------------------------------------------------------------
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H
#ifndef CSR_BASE
#define CSR_BASE 0x12000000L
#endif

/* ctrl */
#define CSR_CTRL_BASE (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x4L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x8L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* ddrphy */
#define CSR_DDRPHY_BASE (CSR_BASE + 0x800L)
#define CSR_DDRPHY_RST_ADDR (CSR_BASE + 0x800L)
#define CSR_DDRPHY_RST_SIZE 1
#define CSR_DDRPHY_HALF_SYS8X_TAPS_ADDR (CSR_BASE + 0x804L)
#define CSR_DDRPHY_HALF_SYS8X_TAPS_SIZE 1
#define CSR_DDRPHY_WLEVEL_EN_ADDR (CSR_BASE + 0x808L)
#define CSR_DDRPHY_WLEVEL_EN_SIZE 1
#define CSR_DDRPHY_WLEVEL_STROBE_ADDR (CSR_BASE + 0x80cL)
#define CSR_DDRPHY_WLEVEL_STROBE_SIZE 1
#define CSR_DDRPHY_CDLY_RST_ADDR (CSR_BASE + 0x810L)
#define CSR_DDRPHY_CDLY_RST_SIZE 1
#define CSR_DDRPHY_CDLY_INC_ADDR (CSR_BASE + 0x814L)
#define CSR_DDRPHY_CDLY_INC_SIZE 1
#define CSR_DDRPHY_DLY_SEL_ADDR (CSR_BASE + 0x818L)
#define CSR_DDRPHY_DLY_SEL_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_RST_ADDR (CSR_BASE + 0x81cL)
#define CSR_DDRPHY_RDLY_DQ_RST_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_INC_ADDR (CSR_BASE + 0x820L)
#define CSR_DDRPHY_RDLY_DQ_INC_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_ADDR (CSR_BASE + 0x824L)
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_ADDR (CSR_BASE + 0x828L)
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_SIZE 1
#define CSR_DDRPHY_WDLY_DQ_RST_ADDR (CSR_BASE + 0x82cL)
#define CSR_DDRPHY_WDLY_DQ_RST_SIZE 1
#define CSR_DDRPHY_WDLY_DQ_INC_ADDR (CSR_BASE + 0x830L)
#define CSR_DDRPHY_WDLY_DQ_INC_SIZE 1
#define CSR_DDRPHY_WDLY_DQS_RST_ADDR (CSR_BASE + 0x834L)
#define CSR_DDRPHY_WDLY_DQS_RST_SIZE 1
#define CSR_DDRPHY_WDLY_DQS_INC_ADDR (CSR_BASE + 0x838L)
#define CSR_DDRPHY_WDLY_DQS_INC_SIZE 1
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_RST_ADDR (CSR_BASE + 0x83cL)
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_RST_SIZE 1
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_ADDR (CSR_BASE + 0x840L)
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_SIZE 1
#define CSR_DDRPHY_RDPHASE_ADDR (CSR_BASE + 0x844L)
#define CSR_DDRPHY_RDPHASE_SIZE 1
#define CSR_DDRPHY_WRPHASE_ADDR (CSR_BASE + 0x848L)
#define CSR_DDRPHY_WRPHASE_SIZE 1

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x1000L)

/* leds */
#define CSR_LEDS_BASE (CSR_BASE + 0x1800L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x1800L)
#define CSR_LEDS_OUT_SIZE 1

/* pcie_host_pcie2wb_dma */
#define CSR_PCIE_HOST_PCIE2WB_DMA_BASE (CSR_BASE + 0x2000L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_DMA_RD_ENABLE_ADDR (CSR_BASE + 0x2000L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_DMA_RD_ENABLE_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_HOST_ADDR_ADDR (CSR_BASE + 0x2004L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_HOST_ADDR_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_LENGTH_ADDR (CSR_BASE + 0x2008L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_LENGTH_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_BUS_ADDR_ADDR (CSR_BASE + 0x200cL)
#define CSR_PCIE_HOST_PCIE2WB_DMA_BUS_ADDR_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_RD_ENABLE_ADDR (CSR_BASE + 0x2010L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_RD_ENABLE_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_IRQ_DISABLE_ADDR (CSR_BASE + 0x2014L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_WB_DMA_TEST1_ADDR (CSR_BASE + 0x2018L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_WB_DMA_TEST1_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_WB_DMA_TEST2_ADDR (CSR_BASE + 0x201cL)
#define CSR_PCIE_HOST_PCIE2WB_DMA_WB_DMA_TEST2_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_WB_DMA_TEST3_ADDR (CSR_BASE + 0x2020L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_WB_DMA_TEST3_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_TEST1_ADDR (CSR_BASE + 0x2024L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_TEST1_SIZE 1
#define CSR_PCIE_HOST_PCIE2WB_DMA_TEST2_ADDR (CSR_BASE + 0x2028L)
#define CSR_PCIE_HOST_PCIE2WB_DMA_TEST2_SIZE 1

/* pcie_host_wb2pcie_dma */
#define CSR_PCIE_HOST_WB2PCIE_DMA_BASE (CSR_BASE + 0x2800L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_DMA_WR_ENABLE_ADDR (CSR_BASE + 0x2800L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_DMA_WR_ENABLE_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_HOST_ADDR_ADDR (CSR_BASE + 0x2804L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_HOST_ADDR_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_LENGTH_ADDR (CSR_BASE + 0x2808L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_LENGTH_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_BUS_ADDR_ADDR (CSR_BASE + 0x280cL)
#define CSR_PCIE_HOST_WB2PCIE_DMA_BUS_ADDR_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_WR_ENABLE_ADDR (CSR_BASE + 0x2810L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_WR_ENABLE_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_IRQ_DISABLE_ADDR (CSR_BASE + 0x2814L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_WB_DMA_TEST1_ADDR (CSR_BASE + 0x2818L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_WB_DMA_TEST1_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_TEST1_ADDR (CSR_BASE + 0x281cL)
#define CSR_PCIE_HOST_WB2PCIE_DMA_TEST1_SIZE 1
#define CSR_PCIE_HOST_WB2PCIE_DMA_TEST2_ADDR (CSR_BASE + 0x2820L)
#define CSR_PCIE_HOST_WB2PCIE_DMA_TEST2_SIZE 1

/* pcie_irq_test */
#define CSR_PCIE_IRQ_TEST_BASE (CSR_BASE + 0x3000L)
#define CSR_PCIE_IRQ_TEST_IRQ1_CSR_ADDR (CSR_BASE + 0x3000L)
#define CSR_PCIE_IRQ_TEST_IRQ1_CSR_SIZE 1
#define CSR_PCIE_IRQ_TEST_IRQ2_CSR_ADDR (CSR_BASE + 0x3004L)
#define CSR_PCIE_IRQ_TEST_IRQ2_CSR_SIZE 1
#define CSR_PCIE_IRQ_TEST_IRQ3_CSR_ADDR (CSR_BASE + 0x3008L)
#define CSR_PCIE_IRQ_TEST_IRQ3_CSR_SIZE 1

/* pcie_msi */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x3800L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x3800L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1

/* pcie_phy */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x4000L)
#define CSR_PCIE_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x4000L)
#define CSR_PCIE_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_LINK_STATUS_LTSSM_SIZE 6
#define CSR_PCIE_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x4004L)
#define CSR_PCIE_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x4008L)
#define CSR_PCIE_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x400cL)
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x4010L)
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x4014L)
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* sdram */
#define CSR_SDRAM_BASE (CSR_BASE + 0x4800L)
#define CSR_SDRAM_DFII_CONTROL_ADDR (CSR_BASE + 0x4800L)
#define CSR_SDRAM_DFII_CONTROL_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_SEL_OFFSET 0
#define CSR_SDRAM_DFII_CONTROL_SEL_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_CKE_OFFSET 1
#define CSR_SDRAM_DFII_CONTROL_CKE_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_ODT_OFFSET 2
#define CSR_SDRAM_DFII_CONTROL_ODT_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_RESET_N_OFFSET 3
#define CSR_SDRAM_DFII_CONTROL_RESET_N_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ADDR (CSR_BASE + 0x4804L)
#define CSR_SDRAM_DFII_PI0_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_ADDR (CSR_BASE + 0x4808L)
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI0_ADDRESS_ADDR (CSR_BASE + 0x480cL)
#define CSR_SDRAM_DFII_PI0_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_BADDRESS_ADDR (CSR_BASE + 0x4810L)
#define CSR_SDRAM_DFII_PI0_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_WRDATA_ADDR (CSR_BASE + 0x4814L)
#define CSR_SDRAM_DFII_PI0_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI0_RDDATA_ADDR (CSR_BASE + 0x4824L)
#define CSR_SDRAM_DFII_PI0_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI1_COMMAND_ADDR (CSR_BASE + 0x4834L)
#define CSR_SDRAM_DFII_PI1_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_ADDR (CSR_BASE + 0x4838L)
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI1_ADDRESS_ADDR (CSR_BASE + 0x483cL)
#define CSR_SDRAM_DFII_PI1_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI1_BADDRESS_ADDR (CSR_BASE + 0x4840L)
#define CSR_SDRAM_DFII_PI1_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI1_WRDATA_ADDR (CSR_BASE + 0x4844L)
#define CSR_SDRAM_DFII_PI1_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI1_RDDATA_ADDR (CSR_BASE + 0x4854L)
#define CSR_SDRAM_DFII_PI1_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI2_COMMAND_ADDR (CSR_BASE + 0x4864L)
#define CSR_SDRAM_DFII_PI2_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_ADDR (CSR_BASE + 0x4868L)
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI2_ADDRESS_ADDR (CSR_BASE + 0x486cL)
#define CSR_SDRAM_DFII_PI2_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI2_BADDRESS_ADDR (CSR_BASE + 0x4870L)
#define CSR_SDRAM_DFII_PI2_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI2_WRDATA_ADDR (CSR_BASE + 0x4874L)
#define CSR_SDRAM_DFII_PI2_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI2_RDDATA_ADDR (CSR_BASE + 0x4884L)
#define CSR_SDRAM_DFII_PI2_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI3_COMMAND_ADDR (CSR_BASE + 0x4894L)
#define CSR_SDRAM_DFII_PI3_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_ADDR (CSR_BASE + 0x4898L)
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI3_ADDRESS_ADDR (CSR_BASE + 0x489cL)
#define CSR_SDRAM_DFII_PI3_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI3_BADDRESS_ADDR (CSR_BASE + 0x48a0L)
#define CSR_SDRAM_DFII_PI3_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI3_WRDATA_ADDR (CSR_BASE + 0x48a4L)
#define CSR_SDRAM_DFII_PI3_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI3_RDDATA_ADDR (CSR_BASE + 0x48b4L)
#define CSR_SDRAM_DFII_PI3_RDDATA_SIZE 4

/* timer0 */
#define CSR_TIMER0_BASE (CSR_BASE + 0x5000L)
#define CSR_TIMER0_LOAD_ADDR (CSR_BASE + 0x5000L)
#define CSR_TIMER0_LOAD_SIZE 1
#define CSR_TIMER0_RELOAD_ADDR (CSR_BASE + 0x5004L)
#define CSR_TIMER0_RELOAD_SIZE 1
#define CSR_TIMER0_EN_ADDR (CSR_BASE + 0x5008L)
#define CSR_TIMER0_EN_SIZE 1
#define CSR_TIMER0_UPDATE_VALUE_ADDR (CSR_BASE + 0x500cL)
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
#define CSR_TIMER0_VALUE_ADDR (CSR_BASE + 0x5010L)
#define CSR_TIMER0_VALUE_SIZE 1
#define CSR_TIMER0_EV_STATUS_ADDR (CSR_BASE + 0x5014L)
#define CSR_TIMER0_EV_STATUS_SIZE 1
#define CSR_TIMER0_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER0_EV_STATUS_ZERO_SIZE 1
#define CSR_TIMER0_EV_PENDING_ADDR (CSR_BASE + 0x5018L)
#define CSR_TIMER0_EV_PENDING_SIZE 1
#define CSR_TIMER0_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER0_EV_PENDING_ZERO_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ADDR (CSR_BASE + 0x501cL)
#define CSR_TIMER0_EV_ENABLE_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER0_EV_ENABLE_ZERO_SIZE 1

/* uart */
#define CSR_UART_BASE (CSR_BASE + 0x5800L)
#define CSR_UART_RXTX_ADDR (CSR_BASE + 0x5800L)
#define CSR_UART_RXTX_SIZE 1
#define CSR_UART_TXFULL_ADDR (CSR_BASE + 0x5804L)
#define CSR_UART_TXFULL_SIZE 1
#define CSR_UART_RXEMPTY_ADDR (CSR_BASE + 0x5808L)
#define CSR_UART_RXEMPTY_SIZE 1
#define CSR_UART_EV_STATUS_ADDR (CSR_BASE + 0x580cL)
#define CSR_UART_EV_STATUS_SIZE 1
#define CSR_UART_EV_STATUS_TX_OFFSET 0
#define CSR_UART_EV_STATUS_TX_SIZE 1
#define CSR_UART_EV_STATUS_RX_OFFSET 1
#define CSR_UART_EV_STATUS_RX_SIZE 1
#define CSR_UART_EV_PENDING_ADDR (CSR_BASE + 0x5810L)
#define CSR_UART_EV_PENDING_SIZE 1
#define CSR_UART_EV_PENDING_TX_OFFSET 0
#define CSR_UART_EV_PENDING_TX_SIZE 1
#define CSR_UART_EV_PENDING_RX_OFFSET 1
#define CSR_UART_EV_PENDING_RX_SIZE 1
#define CSR_UART_EV_ENABLE_ADDR (CSR_BASE + 0x5814L)
#define CSR_UART_EV_ENABLE_SIZE 1
#define CSR_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_EV_ENABLE_TX_SIZE 1
#define CSR_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_EV_ENABLE_RX_SIZE 1
#define CSR_UART_TXEMPTY_ADDR (CSR_BASE + 0x5818L)
#define CSR_UART_TXEMPTY_SIZE 1
#define CSR_UART_RXFULL_ADDR (CSR_BASE + 0x581cL)
#define CSR_UART_RXFULL_SIZE 1

#endif
