INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'slave_fifo_buffer_2flags' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'slave_fifo_buffer_2flags'...
WARNING:sim - A core named 'slave_fifo_buffer_2flags' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'slave_fifo_buffer_2flags'...
Delivering associated files for 'slave_fifo_buffer_2flags'...
WARNING:sim - Component fifo_generator_v9_1 does not have a valid model name for
   VHDL synthesis
Delivering EJava files for 'slave_fifo_buffer_2flags'...
Generating implementation netlist for 'slave_fifo_buffer_2flags'...
INFO:sim - Pre-processing HDL files for 'slave_fifo_buffer_2flags'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'slave_fifo_buffer_2flags'
Running ngcbuild...
Writing VHO instantiation template for 'slave_fifo_buffer_2flags'...
Writing VHDL behavioral simulation model for 'slave_fifo_buffer_2flags'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'slave_fifo_buffer_2flags'...
Generating metadata file...
Generating ISE project...
XCO file found: slave_fifo_buffer_2flags.xco
XMDF file found: slave_fifo_buffer_2flags_xmdf.tcl
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.asy
-view all -origin_type imported
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.ngc
-view all -origin_type created
Checking file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan
3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.ngc" for project device match ...
File "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan
3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.ngc" device information matches
project device.
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.sym
-view all -origin_type imported
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Users/MariuszKomp/Desktop/Praca
   inzynierska/08 Oprogramowanie/2FLAGs/Spartan
   3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/2FLAGs/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_2flags.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/slave_fifo_buffer_2flags"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'slave_fifo_buffer_2flags'.
