# Copyright (c) 2026 LightSeek Foundation
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
# SOFTWARE.

from __future__ import annotations

import torch
from tokenspeed_kernel.ops.tuning import get_autotune_max_num_tokens
from tokenspeed_kernel.platform import (
    ArchVersion,
    CapabilityRequirement,
    current_platform,
)
from tokenspeed_kernel.registry import Priority, register_kernel
from tokenspeed_kernel.signature import format_signatures

platform = current_platform()
# Intermediate-size multiple the SiLU/SwiGLU kernels accept; ReLU2 keeps 128.
TRTLLM_UNQUANT_ISPP_ALIGNMENT = 128

_RELU2_TRAITS = {
    "weight_dtype": frozenset({"unquant"}),
    "activation": frozenset({"relu2"}),
    "supports_deferred_finalize": frozenset({True}),
    "supports_ep": frozenset({True}),
    "supports_all_to_all_ep": frozenset({False}),
    "ispp_alignment": frozenset({128}),
    "internal_activation_dtype": frozenset({"input"}),
    "supports_bias": frozenset({False}),
}


if platform.is_nvidia:
    from flashinfer import trtllm_bf16_moe
    from flashinfer.fused_moe import ActivationType, trtllm_bf16_routed_moe
    from flashinfer.fused_moe.core import (
        _maybe_get_cached_w3_w1_permute_indices as maybe_get_cached_w3_w1_permute_indices,
    )
    from flashinfer.fused_moe.core import (
        convert_to_block_layout,
        get_w2_permute_indices_with_cache,
    )
    from tokenspeed_kernel.thirdparty.flashinfer import (
        trtllm_bf16_moe as ispp64_launcher,
    )

    # Only the SM100-SM103 kernels below use the private launcher; other GPUs
    # keep 128 without checking it or FlashInfer's JIT.
    if ArchVersion(10, 0) <= platform.arch_version <= ArchVersion(10, 3):
        TRTLLM_UNQUANT_ISPP_ALIGNMENT = ispp64_launcher.gated_ispp_alignment()

    def _flashinfer_trtllm_unquant_moe_weights(w: torch.nn.Module, *, gated: bool):
        cache_permute_indices = {}
        num_experts = w.w13_weight.shape[0]
        epilogue_tile_m = 128
        block_k = 128

        if gated:
            # The fused gated activation expects [W3(up), W1(gate)].
            half_w = w.w13_weight.shape[1] // 2
            w1_weight = w.w13_weight.data[:, :half_w, :].clone()
            w.w13_weight.data[:, :half_w, :] = w.w13_weight.data[:, half_w:, :]
            w.w13_weight.data[:, half_w:, :] = w1_weight

        old_shape_w13 = w.w13_weight.data[0].shape
        old_shape_w2 = w.w2_weight.data[0].shape
        new_shape_w13 = old_shape_w13
        new_shape_w2 = old_shape_w2

        for idx in range(num_experts):
            permute_indices = maybe_get_cached_w3_w1_permute_indices(
                cache_permute_indices,
                w.w13_weight.data[idx].view(torch.uint8),
                epilogue_tile_m,
                is_gated_act_gemm=gated,
            )
            tmp_weights1 = (
                w.w13_weight.data[idx]
                .clone()
                .view(torch.uint8)[permute_indices.to(w.w13_weight.data.device)]
                .contiguous()
            )
            permute_indices = get_w2_permute_indices_with_cache(
                cache_permute_indices,
                w.w2_weight.data[idx].view(torch.uint8),
                epilogue_tile_m,
            )
            tmp_weights2 = (
                w.w2_weight.data[idx]
                .clone()
                .view(torch.uint8)[permute_indices.to(w.w2_weight.data.device)]
                .contiguous()
            )
            tmp_weights1 = convert_to_block_layout(
                tmp_weights1.view(torch.uint8), block_k
            )
            tmp_weights2 = convert_to_block_layout(
                tmp_weights2.view(torch.uint8), block_k
            )
            new_shape_w13 = tmp_weights1.view(torch.bfloat16).shape
            new_shape_w2 = tmp_weights2.view(torch.bfloat16).shape
            w.w13_weight.data[idx] = (
                tmp_weights1.view(torch.bfloat16).contiguous().reshape(old_shape_w13)
            )
            w.w2_weight.data[idx] = (
                tmp_weights2.view(torch.bfloat16).contiguous().reshape(old_shape_w2)
            )

        w.w13_weight.data = w.w13_weight.data.reshape(num_experts, *new_shape_w13)
        w.w2_weight.data = w.w2_weight.data.reshape(num_experts, *new_shape_w2)
        return None

    def flashinfer_trtllm_unquant_moe_weights(plan: dict, w: torch.nn.Module):
        return _flashinfer_trtllm_unquant_moe_weights(w, gated=True)

    def flashinfer_trtllm_unquant_relu2_moe_weights(plan: dict, w: torch.nn.Module):
        return _flashinfer_trtllm_unquant_moe_weights(w, gated=False)

    def _flashinfer_trtllm_unquant_moe_apply(
        x: torch.Tensor,
        w: torch.nn.Module,
        router_logits: torch.Tensor,
        topk_weights: torch.Tensor | None,
        topk_ids: torch.Tensor | None,
        do_finalize: bool,
        enable_pdl: bool,
        routed: bool,
        activation_type: ActivationType,
        fp32_correction_bias: bool,
    ):
        """Shared body for the in-kernel-routing and precomputed-topk variants.

        ``routed`` selects between ``trtllm_bf16_moe`` (in-kernel routing from
        ``router_logits``) and ``trtllm_bf16_routed_moe`` (precomputed
        ``topk_ids``/``topk_weights``). Precomputed routes use FlashInfer's
        unpacked (int32 IDs, BF16 weights) ABI, preserving the packed path's
        weight rounding; everything else is identical.
        ``activation_type`` is SwiGLU for gated experts and Relu2 for
        non-gated ones.
        ``fp32_correction_bias`` routes on a module that adds the DeepSeekV3
        correction bias in FP32.
        """
        if x.shape[0] == 0:
            # Idle DP ranks run a dummy forward with 0 tokens; the fused kernel
            # divides by the token count on the host. Skip the experts entirely.
            if do_finalize:
                return x
            return (
                x,
                x.new_empty((0, getattr(w, "top_k")), dtype=torch.bfloat16),
                x.new_empty((0,), dtype=torch.int32),
            )

        local_experts = getattr(w, "num_local_experts", w.w13_weight.shape[0])
        intermediate_size = getattr(w, "intermediate_size") // getattr(w, "tp_size", 1)
        # Sizes the stock launcher rejects run on the 64-aligned private one.
        bf16_moe, bf16_routed_moe = (
            (ispp64_launcher.trtllm_bf16_moe, ispp64_launcher.trtllm_bf16_routed_moe)
            if intermediate_size % ispp64_launcher.STOCK_ISPP_ALIGNMENT
            else (trtllm_bf16_moe, trtllm_bf16_routed_moe)
        )
        if fp32_correction_bias and not ispp64_launcher.stock_routing_keeps_fp32_bias():
            bf16_moe = ispp64_launcher.trtllm_bf16_fp32_routing_bias_moe
        # GEMM and sizing arguments shared by both kernel entry points.
        common_kwargs = dict(
            hidden_states=x,
            gemm1_weights=w.w13_weight,
            gemm2_weights=w.w2_weight,
            num_experts=getattr(w, "num_experts"),
            top_k=getattr(w, "top_k"),
            intermediate_size=intermediate_size,
            local_expert_offset=getattr(w, "ep_rank", 0) * local_experts,
            local_num_experts=local_experts,
            do_finalize=do_finalize,
            enable_pdl=enable_pdl,
            tune_max_num_tokens=get_autotune_max_num_tokens(),
            activation_type=int(activation_type),
        )

        if routed:
            # Preserve the packed path's BF16 rounding without constructing
            # score/index words. FlashInfer accepts these tensors directly.
            topk = (
                topk_ids.to(torch.int32).contiguous(),
                topk_weights.to(torch.bfloat16).contiguous(),
            )
            result = bf16_routed_moe(
                topk_ids=topk,
                n_group=None,
                topk_group=None,
                routed_scaling_factor=None,
                **common_kwargs,
            )
        else:
            routing_config = getattr(w, "routing_config", {})
            if not isinstance(routing_config, dict):
                routing_config = {}
            routing_value = lambda name, default: (
                routing_config[name]
                if name in routing_config
                else getattr(w, name, default)
            )
            routing_method_type = routing_value("routing_method_type", 1)
            routing_logits_dtype = (
                torch.float32 if int(routing_method_type) in {2, 7} else torch.bfloat16
            )
            routing_bias = routing_value("correction_bias", None)
            if routing_bias is not None:
                routing_bias = routing_bias.to(routing_logits_dtype)
            result = bf16_moe(
                routing_logits=router_logits.to(routing_logits_dtype),
                routing_bias=routing_bias,
                n_group=routing_value("n_group", None),
                topk_group=routing_value("topk_group", None),
                routed_scaling_factor=routing_value("routed_scaling_factor", None),
                routing_method_type=routing_method_type,
                **common_kwargs,
            )

        if do_finalize:
            if isinstance(result, (list, tuple)):
                return result[0]
            return result
        # Deferred: [gemm2_out, expert_weights, expanded_idx_to_permuted_idx].
        gemm2_out, expert_weights, expanded_idx = result
        if routed:
            # Shared-sink callers use their original route weights at finalize.
            return (gemm2_out, expert_weights, expanded_idx)
        # In-kernel routing may hand back an fp32-typed buffer that actually
        # holds bf16 data (see trtllm_nvfp4.py); reinterpret to bf16 and keep
        # the live prefix.
        if expert_weights.dtype == torch.float32:
            n, k = expert_weights.size()
            expert_weights = expert_weights.view(torch.bfloat16).view(-1, k)[:n]
        return (gemm2_out, expert_weights, expanded_idx)

    @register_kernel(
        "moe",
        "apply",
        name="flashinfer_trtllm_unquant_moe_apply",
        solution="flashinfer_trtllm",
        weight_preprocessor=flashinfer_trtllm_unquant_moe_weights,
        capability=CapabilityRequirement(
            vendors=frozenset({"nvidia"}),
            min_arch_version=ArchVersion(10, 0),
            max_arch_version=ArchVersion(10, 3),
        ),
        signatures=format_signatures(
            "x",
            "dense",
            {torch.bfloat16},
        ),
        traits={
            "weight_dtype": frozenset({"unquant"}),
            "activation": frozenset({"silu", "swiglu"}),
            "routing_mode": frozenset({"kernel_routing"}),
            "supports_deferred_finalize": frozenset({True}),
            "supports_ep": frozenset({True}),
            "supports_all_to_all_ep": frozenset({False}),
            "ispp_alignment": frozenset({TRTLLM_UNQUANT_ISPP_ALIGNMENT}),
            "internal_activation_dtype": frozenset({"input"}),
            "supports_bias": frozenset({False}),
        },
        priority=Priority.SPECIALIZED,
    )
    def flashinfer_trtllm_unquant_moe_apply(
        plan: dict,
        x: torch.Tensor,
        w: torch.nn.Module,
        router_logits: torch.Tensor,
        topk_weights: torch.Tensor | None = None,
        topk_ids: torch.Tensor | None = None,
        num_tokens_global: int | None = None,
        max_num_tokens_per_gpu: int | None = None,
        do_finalize: bool = True,
        enable_pdl: bool = False,
    ):
        return _flashinfer_trtllm_unquant_moe_apply(
            x,
            w,
            router_logits,
            topk_weights,
            topk_ids,
            do_finalize,
            enable_pdl,
            routed=False,
            activation_type=ActivationType.Swiglu,
            fp32_correction_bias=plan["fp32_correction_bias"],
        )

    # moe_plan keeps in-kernel routing for an FP32 correction bias only if
    # this returns True.
    flashinfer_trtllm_unquant_moe_apply._tokenspeed_fp32_correction_bias = (  # type: ignore[attr-defined]
        ispp64_launcher.fp32_routing_bias_ready
    )

    @register_kernel(
        "moe",
        "apply",
        name="flashinfer_trtllm_unquant_routed_moe_apply",
        solution="flashinfer_trtllm",
        weight_preprocessor=flashinfer_trtllm_unquant_moe_weights,
        capability=CapabilityRequirement(
            vendors=frozenset({"nvidia"}),
            min_arch_version=ArchVersion(10, 0),
            max_arch_version=ArchVersion(10, 3),
        ),
        signatures=format_signatures(
            "x",
            "dense",
            {torch.bfloat16},
        ),
        traits={
            "weight_dtype": frozenset({"unquant"}),
            "activation": frozenset({"silu", "swiglu"}),
            "routing_mode": frozenset({"precomputed_topk"}),
            "supports_deferred_finalize": frozenset({True}),
            "supports_ep": frozenset({True}),
            "supports_all_to_all_ep": frozenset({False}),
            "ispp_alignment": frozenset({TRTLLM_UNQUANT_ISPP_ALIGNMENT}),
            "internal_activation_dtype": frozenset({"input"}),
            "supports_bias": frozenset({False}),
        },
        # Priority rationale: see the routed registration in trtllm_nvfp4.py.
        priority=Priority.PERFORMANT + 3,
    )
    def flashinfer_trtllm_unquant_routed_moe_apply(
        plan: dict,
        x: torch.Tensor,
        w: torch.nn.Module,
        router_logits: torch.Tensor,
        topk_weights: torch.Tensor | None = None,
        topk_ids: torch.Tensor | None = None,
        num_tokens_global: int | None = None,
        max_num_tokens_per_gpu: int | None = None,
        do_finalize: bool = True,
        enable_pdl: bool = False,
    ):
        assert (
            topk_weights is not None and topk_ids is not None
        ), "precomputed_topk plan requires topk_weights and topk_ids"
        return _flashinfer_trtllm_unquant_moe_apply(
            x,
            w,
            router_logits,
            topk_weights,
            topk_ids,
            do_finalize,
            enable_pdl,
            routed=True,
            activation_type=ActivationType.Swiglu,
            fp32_correction_bias=False,
        )

    @register_kernel(
        "moe",
        "apply",
        name="flashinfer_trtllm_unquant_relu2_moe_apply",
        solution="flashinfer_trtllm",
        weight_preprocessor=flashinfer_trtllm_unquant_relu2_moe_weights,
        capability=CapabilityRequirement(
            vendors=frozenset({"nvidia"}),
            min_arch_version=ArchVersion(10, 0),
            max_arch_version=ArchVersion(10, 3),
        ),
        signatures=format_signatures("x", "dense", {torch.bfloat16}),
        traits={**_RELU2_TRAITS, "routing_mode": frozenset({"kernel_routing"})},
        priority=Priority.SPECIALIZED,
    )
    def flashinfer_trtllm_unquant_relu2_moe_apply(
        plan: dict,
        x: torch.Tensor,
        w: torch.nn.Module,
        router_logits: torch.Tensor,
        topk_weights: torch.Tensor | None = None,
        topk_ids: torch.Tensor | None = None,
        num_tokens_global: int | None = None,
        max_num_tokens_per_gpu: int | None = None,
        do_finalize: bool = True,
        enable_pdl: bool = False,
    ):
        return _flashinfer_trtllm_unquant_moe_apply(
            x,
            w,
            router_logits,
            topk_weights,
            topk_ids,
            do_finalize,
            enable_pdl,
            routed=False,
            activation_type=ActivationType.Relu2,
            # Without the FP32 correction-bias hook, moe_plan plans
            # precomputed top-k for layers that need that bias.
            fp32_correction_bias=False,
        )

    @register_kernel(
        "moe",
        "apply",
        name="flashinfer_trtllm_unquant_relu2_routed_moe_apply",
        solution="flashinfer_trtllm",
        weight_preprocessor=flashinfer_trtllm_unquant_relu2_moe_weights,
        capability=CapabilityRequirement(
            vendors=frozenset({"nvidia"}),
            min_arch_version=ArchVersion(10, 0),
            max_arch_version=ArchVersion(10, 3),
        ),
        signatures=format_signatures("x", "dense", {torch.bfloat16}),
        traits={**_RELU2_TRAITS, "routing_mode": frozenset({"precomputed_topk"})},
        priority=Priority.PERFORMANT + 3,
    )
    def flashinfer_trtllm_unquant_relu2_routed_moe_apply(
        plan: dict,
        x: torch.Tensor,
        w: torch.nn.Module,
        router_logits: torch.Tensor,
        topk_weights: torch.Tensor | None = None,
        topk_ids: torch.Tensor | None = None,
        num_tokens_global: int | None = None,
        max_num_tokens_per_gpu: int | None = None,
        do_finalize: bool = True,
        enable_pdl: bool = False,
    ):
        assert (
            topk_weights is not None and topk_ids is not None
        ), "precomputed_topk plan requires topk_weights and topk_ids"
        return _flashinfer_trtllm_unquant_moe_apply(
            x,
            w,
            router_logits,
            topk_weights,
            topk_ids,
            do_finalize,
            enable_pdl,
            routed=True,
            activation_type=ActivationType.Relu2,
            fp32_correction_bias=False,
        )
