# Generated by Yosys 0.38 (git sha1 a0cd5d1bb, gcc 11.2.1 -fPIC -Os)

.model clk_buf_primitive_inst
.inputs clock_input
.outputs clock_output
.names $false
.names $true
1
.names $undef
.subckt DFFRE C=wire1 D=wire1 E=$true Q=wire_out_clk R=$true
.subckt I_BUF EN=$true I=clock_input O=$iopadmap$clock_input
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=wire_out_clk O=clock_output
.subckt CLK_BUF I=$iopadmap$clock_input O=wire1
.end
