#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d7693b4d60 .scope module, "riscv_pipelined_testbench" "riscv_pipelined_testbench" 2 1;
 .timescale 0 0;
v000001d769413eb0_0 .var "clk", 0 0;
v000001d769413230_0 .net "ex_mem_alu_result", 31 0, v000001d769411720_0;  1 drivers
v000001d769412010_0 .net "ex_mem_branch", 0 0, L_000001d7693a7a40;  1 drivers
v000001d769413370_0 .net "ex_mem_mem_read", 0 0, v000001d769410500_0;  1 drivers
v000001d769412970_0 .net "ex_mem_mem_to_reg", 0 0, L_000001d7693a7f10;  1 drivers
v000001d7694121f0_0 .net "ex_mem_mem_write", 0 0, L_000001d7693a71f0;  1 drivers
v000001d769412290_0 .net "ex_mem_rd", 4 0, L_000001d7693a79d0;  1 drivers
v000001d769412330_0 .net "ex_mem_reg_write", 0 0, L_000001d7693a7ff0;  1 drivers
v000001d7694123d0_0 .net "ex_mem_rs2_data", 31 0, L_000001d7693a7960;  1 drivers
v000001d769418530_0 .net "id_ex_alu_op", 3 0, v000001d769411cc0_0;  1 drivers
v000001d769418710_0 .net "id_ex_alu_src", 0 0, v000001d7694110e0_0;  1 drivers
v000001d769419250_0 .net "id_ex_branch", 0 0, v000001d769411220_0;  1 drivers
v000001d769419930_0 .net "id_ex_imm", 31 0, v000001d769411900_0;  1 drivers
v000001d769418ad0_0 .net "id_ex_mem_read", 0 0, L_000001d7693a7810;  1 drivers
v000001d769418d50_0 .net "id_ex_mem_to_reg", 0 0, L_000001d7693a7880;  1 drivers
v000001d769418e90_0 .net "id_ex_mem_write", 0 0, L_000001d7693a7c00;  1 drivers
v000001d769418df0_0 .net "id_ex_pc", 31 0, v000001d769412a10_0;  1 drivers
v000001d769419cf0_0 .net "id_ex_rd", 4 0, L_000001d7693a7730;  1 drivers
v000001d7694180d0_0 .net "id_ex_reg_write", 0 0, L_000001d7693a7490;  1 drivers
v000001d769419390_0 .net "id_ex_rs1_data", 31 0, v000001d769412470_0;  1 drivers
v000001d769418f30_0 .net "id_ex_rs2_data", 31 0, v000001d769413870_0;  1 drivers
v000001d7694187b0_0 .net "if_id_instr", 31 0, v000001d769413050_0;  1 drivers
v000001d7694191b0_0 .net "if_id_pc", 31 0, L_000001d7693a7500;  1 drivers
v000001d769419bb0_0 .net "mem_wb_alu_result", 31 0, v000001d769412830_0;  1 drivers
v000001d7694199d0_0 .net "mem_wb_mem_data", 31 0, v000001d7694135f0_0;  1 drivers
v000001d7694188f0_0 .net "mem_wb_mem_to_reg", 0 0, v000001d769413e10_0;  1 drivers
v000001d7694192f0_0 .net "mem_wb_rd", 4 0, L_000001d7693a7110;  1 drivers
v000001d769418b70_0 .net "mem_wb_reg_write", 0 0, L_000001d7693a7260;  1 drivers
v000001d7694197f0_0 .var "rst_n", 0 0;
S_000001d76935c4e0 .scope module, "dut" "riscv_pipelined_core" 2 35, 3 1 0, S_000001d7693b4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "if_id_pc";
    .port_info 3 /OUTPUT 32 "if_id_instr";
    .port_info 4 /OUTPUT 32 "id_ex_pc";
    .port_info 5 /OUTPUT 32 "id_ex_rs1_data";
    .port_info 6 /OUTPUT 32 "id_ex_rs2_data";
    .port_info 7 /OUTPUT 32 "id_ex_imm";
    .port_info 8 /OUTPUT 5 "id_ex_rd";
    .port_info 9 /OUTPUT 1 "id_ex_reg_write";
    .port_info 10 /OUTPUT 4 "id_ex_alu_op";
    .port_info 11 /OUTPUT 1 "id_ex_alu_src";
    .port_info 12 /OUTPUT 1 "id_ex_mem_read";
    .port_info 13 /OUTPUT 1 "id_ex_mem_write";
    .port_info 14 /OUTPUT 1 "id_ex_branch";
    .port_info 15 /OUTPUT 1 "id_ex_mem_to_reg";
    .port_info 16 /OUTPUT 32 "ex_mem_alu_result";
    .port_info 17 /OUTPUT 32 "ex_mem_rs2_data";
    .port_info 18 /OUTPUT 5 "ex_mem_rd";
    .port_info 19 /OUTPUT 1 "ex_mem_reg_write";
    .port_info 20 /OUTPUT 1 "ex_mem_mem_read";
    .port_info 21 /OUTPUT 1 "ex_mem_mem_write";
    .port_info 22 /OUTPUT 1 "ex_mem_branch";
    .port_info 23 /OUTPUT 1 "ex_mem_mem_to_reg";
    .port_info 24 /OUTPUT 32 "mem_wb_mem_data";
    .port_info 25 /OUTPUT 32 "mem_wb_alu_result";
    .port_info 26 /OUTPUT 5 "mem_wb_rd";
    .port_info 27 /OUTPUT 1 "mem_wb_reg_write";
    .port_info 28 /OUTPUT 1 "mem_wb_mem_to_reg";
L_000001d7693a7500 .functor BUFZ 32, v000001d7694139b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d7693a7730 .functor BUFZ 5, v000001d769412c90_0, C4<00000>, C4<00000>, C4<00000>;
L_000001d7693a7490 .functor BUFZ 1, v000001d769412d30_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7810 .functor BUFZ 1, v000001d769410c80_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7c00 .functor BUFZ 1, v000001d769412bf0_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7880 .functor BUFZ 1, v000001d769410fa0_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7960 .functor BUFZ 32, v000001d7694105a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d7693a79d0 .functor BUFZ 5, v000001d7694101e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001d7693a7ff0 .functor BUFZ 1, v000001d769410460_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a71f0 .functor BUFZ 1, v000001d769410e60_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7a40 .functor BUFZ 1, v000001d769410f00_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7f10 .functor BUFZ 1, v000001d769411e00_0, C4<0>, C4<0>, C4<0>;
L_000001d7693a7110 .functor BUFZ 5, v000001d769413af0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001d7693a7260 .functor BUFZ 1, v000001d7694132d0_0, C4<0>, C4<0>, C4<0>;
v000001d769411180_0 .net "branch_taken", 0 0, L_000001d769419ed0;  1 drivers
v000001d769411040_0 .net "branch_target", 31 0, L_000001d769419c50;  1 drivers
v000001d769411a40_0 .net "clk", 0 0, v000001d769413eb0_0;  1 drivers
v000001d769411b80_0 .net "ex_alu_result", 31 0, L_000001d7693a7ea0;  1 drivers
v000001d769411400_0 .net "ex_mem_alu_result", 31 0, v000001d769411720_0;  alias, 1 drivers
v000001d769411720_0 .var "ex_mem_alu_result_reg", 31 0;
v000001d769410b40_0 .net "ex_mem_branch", 0 0, L_000001d7693a7a40;  alias, 1 drivers
v000001d769410f00_0 .var "ex_mem_branch_reg", 0 0;
v000001d7694117c0_0 .net "ex_mem_mem_read", 0 0, v000001d769410500_0;  alias, 1 drivers
v000001d769410500_0 .var "ex_mem_mem_read_reg", 0 0;
v000001d769410a00_0 .net "ex_mem_mem_to_reg", 0 0, L_000001d7693a7f10;  alias, 1 drivers
v000001d769411e00_0 .var "ex_mem_mem_to_reg_reg", 0 0;
v000001d769410aa0_0 .net "ex_mem_mem_write", 0 0, L_000001d7693a71f0;  alias, 1 drivers
v000001d769410e60_0 .var "ex_mem_mem_write_reg", 0 0;
v000001d769410960_0 .net "ex_mem_rd", 4 0, L_000001d7693a79d0;  alias, 1 drivers
v000001d7694101e0_0 .var "ex_mem_rd_reg", 4 0;
v000001d7694114a0_0 .net "ex_mem_reg_write", 0 0, L_000001d7693a7ff0;  alias, 1 drivers
v000001d769410460_0 .var "ex_mem_reg_write_reg", 0 0;
v000001d769411ea0_0 .net "ex_mem_rs2_data", 31 0, L_000001d7693a7960;  alias, 1 drivers
v000001d7694105a0_0 .var "ex_mem_rs2_data_reg", 31 0;
v000001d769410140_0 .net "ex_zero_flag", 0 0, L_000001d769419b10;  1 drivers
v000001d769410280_0 .net "forward_a", 1 0, v000001d76940cb50_0;  1 drivers
v000001d769410d20_0 .net "forward_b", 1 0, v000001d76940cc90_0;  1 drivers
v000001d769411d60_0 .net "id_alu_op", 3 0, v000001d76940c0b0_0;  1 drivers
v000001d769411ae0_0 .net "id_alu_src", 0 0, v000001d76940c1f0_0;  1 drivers
v000001d7694112c0_0 .net "id_branch", 0 0, v000001d76940b430_0;  1 drivers
v000001d769411860_0 .net "id_ex_alu_op", 3 0, v000001d769411cc0_0;  alias, 1 drivers
v000001d769411cc0_0 .var "id_ex_alu_op_reg", 3 0;
v000001d769410320_0 .net "id_ex_alu_src", 0 0, v000001d7694110e0_0;  alias, 1 drivers
v000001d7694110e0_0 .var "id_ex_alu_src_reg", 0 0;
v000001d7694106e0_0 .net "id_ex_branch", 0 0, v000001d769411220_0;  alias, 1 drivers
v000001d769411220_0 .var "id_ex_branch_reg", 0 0;
v000001d769410820_0 .var "id_ex_funct3_reg", 2 0;
v000001d7694108c0_0 .net "id_ex_imm", 31 0, v000001d769411900_0;  alias, 1 drivers
v000001d769411900_0 .var "id_ex_imm_reg", 31 0;
v000001d769411c20_0 .net "id_ex_mem_read", 0 0, L_000001d7693a7810;  alias, 1 drivers
v000001d769410c80_0 .var "id_ex_mem_read_reg", 0 0;
v000001d769410dc0_0 .net "id_ex_mem_to_reg", 0 0, L_000001d7693a7880;  alias, 1 drivers
v000001d769410fa0_0 .var "id_ex_mem_to_reg_reg", 0 0;
v000001d769411360_0 .net "id_ex_mem_write", 0 0, L_000001d7693a7c00;  alias, 1 drivers
v000001d769412bf0_0 .var "id_ex_mem_write_reg", 0 0;
v000001d769413d70_0 .net "id_ex_pc", 31 0, v000001d769412a10_0;  alias, 1 drivers
v000001d769412a10_0 .var "id_ex_pc_reg", 31 0;
v000001d769412ab0_0 .net "id_ex_rd", 4 0, L_000001d7693a7730;  alias, 1 drivers
v000001d769412c90_0 .var "id_ex_rd_reg", 4 0;
v000001d769413550_0 .net "id_ex_reg_write", 0 0, L_000001d7693a7490;  alias, 1 drivers
v000001d769412d30_0 .var "id_ex_reg_write_reg", 0 0;
v000001d769412650_0 .net "id_ex_rs1_data", 31 0, v000001d769412470_0;  alias, 1 drivers
v000001d769412470_0 .var "id_ex_rs1_data_reg", 31 0;
v000001d769412dd0_0 .net "id_ex_rs2_data", 31 0, v000001d769413870_0;  alias, 1 drivers
v000001d769413870_0 .var "id_ex_rs2_data_reg", 31 0;
v000001d769412510_0 .net "id_imm", 31 0, v000001d76940c330_0;  1 drivers
v000001d7694120b0_0 .net "id_mem_read", 0 0, v000001d76940b750_0;  1 drivers
v000001d769412f10_0 .net "id_mem_to_reg", 0 0, v000001d76940b7f0_0;  1 drivers
v000001d769413910_0 .net "id_mem_write", 0 0, v000001d76940ede0_0;  1 drivers
v000001d769412e70_0 .net "id_rd", 4 0, v000001d76940dda0_0;  1 drivers
v000001d769412790_0 .net "id_reg_write", 0 0, v000001d76940dee0_0;  1 drivers
v000001d769413730_0 .net "id_rs1", 4 0, v000001d76940cfe0_0;  1 drivers
v000001d769413b90_0 .net "id_rs1_data", 31 0, v000001d76940d4e0_0;  1 drivers
v000001d7694125b0_0 .net "id_rs2", 4 0, v000001d76940d120_0;  1 drivers
v000001d769413a50_0 .net "id_rs2_data", 31 0, v000001d76940e660_0;  1 drivers
v000001d7694126f0_0 .net "if_id_instr", 31 0, v000001d769413050_0;  alias, 1 drivers
v000001d769413050_0 .var "if_id_instr_reg", 31 0;
v000001d769412150_0 .net "if_id_pc", 31 0, L_000001d7693a7500;  alias, 1 drivers
v000001d7694139b0_0 .var "if_id_pc_reg", 31 0;
v000001d7694130f0_0 .net "if_instruction", 31 0, L_000001d769419890;  1 drivers
v000001d769412b50_0 .net "if_pc", 31 0, v000001d76940d300_0;  1 drivers
v000001d7694134b0_0 .net "mem_data", 31 0, L_000001d769418670;  1 drivers
v000001d769413cd0_0 .net "mem_wb_alu_result", 31 0, v000001d769412830_0;  alias, 1 drivers
v000001d769412830_0 .var "mem_wb_alu_result_reg", 31 0;
v000001d769413410_0 .net "mem_wb_mem_data", 31 0, v000001d7694135f0_0;  alias, 1 drivers
v000001d7694135f0_0 .var "mem_wb_mem_data_reg", 31 0;
v000001d769413190_0 .net "mem_wb_mem_to_reg", 0 0, v000001d769413e10_0;  alias, 1 drivers
v000001d769413e10_0 .var "mem_wb_mem_to_reg_reg", 0 0;
v000001d769413c30_0 .net "mem_wb_rd", 4 0, L_000001d7693a7110;  alias, 1 drivers
v000001d769413af0_0 .var "mem_wb_rd_reg", 4 0;
v000001d7694128d0_0 .net "mem_wb_reg_write", 0 0, L_000001d7693a7260;  alias, 1 drivers
v000001d7694132d0_0 .var "mem_wb_reg_write_reg", 0 0;
v000001d769412fb0_0 .net "rst_n", 0 0, v000001d7694197f0_0;  1 drivers
v000001d7694137d0_0 .net "stall", 0 0, v000001d76940ce70_0;  1 drivers
v000001d769413690_0 .net "wb_data", 31 0, L_000001d769419430;  1 drivers
S_000001d7692b2a10 .scope module, "ex_stage_inst" "ex_stage" 3 176, 4 1 0, S_000001d76935c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "rs1_data";
    .port_info 2 /INPUT 32 "rs2_data";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 4 "alu_op";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 2 "forward_a";
    .port_info 8 /INPUT 2 "forward_b";
    .port_info 9 /INPUT 32 "ex_mem_alu_result";
    .port_info 10 /INPUT 32 "mem_wb_result";
    .port_info 11 /INPUT 3 "funct3";
    .port_info 12 /OUTPUT 32 "alu_result";
    .port_info 13 /OUTPUT 1 "zero_flag";
    .port_info 14 /OUTPUT 32 "branch_target";
    .port_info 15 /OUTPUT 1 "branch_taken";
L_000001d7693a7ea0 .functor BUFZ 32, v000001d76937e4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d76941a040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d76937df10_0 .net/2u *"_ivl_8", 31 0, L_000001d76941a040;  1 drivers
v000001d76937ea50_0 .net "alu_op", 3 0, v000001d769411cc0_0;  alias, 1 drivers
v000001d76937f4f0_0 .net "alu_operand_2", 31 0, L_000001d769419e30;  1 drivers
v000001d76937e230_0 .net "alu_result", 31 0, L_000001d7693a7ea0;  alias, 1 drivers
v000001d76937e4b0_0 .var "alu_result_reg", 31 0;
v000001d76937e550_0 .net "alu_src", 0 0, v000001d7694110e0_0;  alias, 1 drivers
v000001d76937e5f0_0 .net "branch", 0 0, v000001d769411220_0;  alias, 1 drivers
v000001d76937eb90_0 .net "branch_taken", 0 0, L_000001d769419ed0;  alias, 1 drivers
v000001d76937eeb0_0 .net "branch_target", 31 0, L_000001d769419c50;  alias, 1 drivers
v000001d76937ef50_0 .net "ex_mem_alu_result", 31 0, v000001d769411720_0;  alias, 1 drivers
v000001d76937eff0_0 .net "forward_a", 1 0, v000001d76940cb50_0;  alias, 1 drivers
v000001d76937f130_0 .net "forward_b", 1 0, v000001d76940cc90_0;  alias, 1 drivers
v000001d76937f270_0 .net "forwarded_rs1_data", 31 0, L_000001d769419570;  1 drivers
v000001d76940b9d0_0 .net "forwarded_rs2_data", 31 0, L_000001d769418490;  1 drivers
v000001d76940c470_0 .net "funct3", 2 0, v000001d769410820_0;  1 drivers
v000001d76940c5b0_0 .net "imm", 31 0, v000001d769411900_0;  alias, 1 drivers
v000001d76940c6f0_0 .net "mem_wb_result", 31 0, L_000001d769419430;  alias, 1 drivers
v000001d76940bbb0_0 .net "pc", 31 0, v000001d769412a10_0;  alias, 1 drivers
v000001d76940ba70_0 .net "rs1_data", 31 0, v000001d769412470_0;  alias, 1 drivers
v000001d76940ca10_0 .net "rs2_data", 31 0, v000001d769413870_0;  alias, 1 drivers
v000001d76940b890_0 .net "zero_flag", 0 0, L_000001d769419b10;  alias, 1 drivers
E_000001d769396770 .event anyedge, v000001d76937f270_0, v000001d76937f4f0_0, v000001d76937ea50_0;
L_000001d769419570 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.ex_stage_inst.get_forwarded_data, 32, v000001d769412470_0, v000001d76940cb50_0, v000001d769411720_0, L_000001d769419430 (v000001d76937e9b0_0, v000001d76937e870_0, v000001d76937db50_0, v000001d76937ddd0_0) S_000001d7692f1230;
L_000001d769418490 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.ex_stage_inst.get_forwarded_data, 32, v000001d769413870_0, v000001d76940cc90_0, v000001d769411720_0, L_000001d769419430 (v000001d76937e9b0_0, v000001d76937e870_0, v000001d76937db50_0, v000001d76937ddd0_0) S_000001d7692f1230;
L_000001d769419e30 .functor MUXZ 32, L_000001d769418490, v000001d769411900_0, v000001d7694110e0_0, C4<>;
L_000001d769419b10 .cmp/eq 32, v000001d76937e4b0_0, L_000001d76941a040;
L_000001d769419c50 .arith/sum 32, v000001d769412a10_0, v000001d769411900_0;
L_000001d769419ed0 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.ex_stage_inst.check_branch_condition, 1, v000001d769411cc0_0, L_000001d769419b10, v000001d769411220_0 (v000001d76937e190_0, v000001d76937d970_0, v000001d76937e2d0_0) S_000001d7692b2ba0;
S_000001d7692b2ba0 .scope function.vec4.s1, "check_branch_condition" "check_branch_condition" 4 61, 4 61 0, S_000001d7692b2a10;
 .timescale 0 0;
v000001d76937e2d0_0 .var "branch_enable", 0 0;
; Variable check_branch_condition is vec4 return value of scope S_000001d7692b2ba0
v000001d76937d970_0 .var "is_zero", 0 0;
v000001d76937e190_0 .var "operation", 3 0;
TD_riscv_pipelined_testbench.dut.ex_stage_inst.check_branch_condition ;
    %load/vec4 v000001d76937e190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_branch_condition (store_vec4_to_lval)
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001d76937e2d0_0;
    %load/vec4 v000001d76940c470_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76937d970_0;
    %and;
    %load/vec4 v000001d76940c470_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76937d970_0;
    %nor/r;
    %and;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to check_branch_condition (store_vec4_to_lval)
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001d76937e2d0_0;
    %load/vec4 v000001d76940c470_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76937d970_0;
    %nor/r;
    %and;
    %load/vec4 v000001d76940c470_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76937d970_0;
    %and;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to check_branch_condition (store_vec4_to_lval)
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001d76937e2d0_0;
    %load/vec4 v000001d76940c470_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76937d970_0;
    %nor/r;
    %and;
    %load/vec4 v000001d76940c470_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76937d970_0;
    %and;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to check_branch_condition (store_vec4_to_lval)
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001d76937e2d0_0;
    %ret/vec4 0, 0, 1;  Assign to check_branch_condition (store_vec4_to_lval)
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_000001d7692b2d30 .scope function.vec4.s32, "execute_alu" "execute_alu" 4 36, 4 36 0, S_000001d7692b2a10;
 .timescale 0 0;
; Variable execute_alu is vec4 return value of scope S_000001d7692b2d30
v000001d76937da10_0 .var "operand1", 31 0;
v000001d76937e910_0 .var "operand2", 31 0;
v000001d76937dd30_0 .var "operation", 3 0;
TD_riscv_pipelined_testbench.dut.ex_stage_inst.execute_alu ;
    %load/vec4 v000001d76937dd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.6 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.7 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.8 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.9 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.10 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.11 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.12 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.13 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.14 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %or;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.15 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %and;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.16 ;
    %load/vec4 v000001d76937e910_0;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.17 ;
    %load/vec4 v000001d76937da10_0;
    %load/vec4 v000001d76937e910_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.18 ;
    %load/vec4 v000001d76937da10_0;
    %addi 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to execute_alu (store_vec4_to_lval)
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %end;
S_000001d7692f1230 .scope function.vec4.s32, "get_forwarded_data" "get_forwarded_data" 4 20, 4 20 0, S_000001d7692b2a10;
 .timescale 0 0;
v000001d76937db50_0 .var "ex_mem_data", 31 0;
v000001d76937e870_0 .var "forward_sel", 1 0;
; Variable get_forwarded_data is vec4 return value of scope S_000001d7692f1230
v000001d76937ddd0_0 .var "mem_wb_data", 31 0;
v000001d76937e9b0_0 .var "original_data", 31 0;
TD_riscv_pipelined_testbench.dut.ex_stage_inst.get_forwarded_data ;
    %load/vec4 v000001d76937e870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %load/vec4 v000001d76937e9b0_0;
    %ret/vec4 0, 0, 32;  Assign to get_forwarded_data (store_vec4_to_lval)
    %jmp T_2.29;
T_2.25 ;
    %load/vec4 v000001d76937e9b0_0;
    %ret/vec4 0, 0, 32;  Assign to get_forwarded_data (store_vec4_to_lval)
    %jmp T_2.29;
T_2.26 ;
    %load/vec4 v000001d76937db50_0;
    %ret/vec4 0, 0, 32;  Assign to get_forwarded_data (store_vec4_to_lval)
    %jmp T_2.29;
T_2.27 ;
    %load/vec4 v000001d76937ddd0_0;
    %ret/vec4 0, 0, 32;  Assign to get_forwarded_data (store_vec4_to_lval)
    %jmp T_2.29;
T_2.29 ;
    %pop/vec4 1;
    %end;
S_000001d7692f13c0 .scope module, "hazard_control_inst" "hazard_control" 3 285, 5 1 0, S_000001d76935c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 1 "ex_mem_read";
    .port_info 3 /INPUT 5 "ex_rd";
    .port_info 4 /INPUT 5 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 5 "wb_rd";
    .port_info 7 /INPUT 1 "wb_reg_write";
    .port_info 8 /OUTPUT 1 "stall";
    .port_info 9 /OUTPUT 2 "forward_a";
    .port_info 10 /OUTPUT 2 "forward_b";
v000001d76940bc50_0 .net "ex_mem_read", 0 0, L_000001d7693a7810;  alias, 1 drivers
v000001d76940cab0_0 .net "ex_rd", 4 0, L_000001d7693a7730;  alias, 1 drivers
v000001d76940cb50_0 .var "forward_a", 1 0;
v000001d76940cc90_0 .var "forward_b", 1 0;
v000001d76940b110_0 .net "id_rs1", 4 0, v000001d76940cfe0_0;  alias, 1 drivers
v000001d76940c510_0 .net "id_rs2", 4 0, v000001d76940d120_0;  alias, 1 drivers
v000001d76940b2f0_0 .net "mem_rd", 4 0, L_000001d7693a79d0;  alias, 1 drivers
v000001d76940bcf0_0 .net "mem_reg_write", 0 0, L_000001d7693a7ff0;  alias, 1 drivers
v000001d76940ce70_0 .var "stall", 0 0;
v000001d76940be30_0 .net "wb_rd", 4 0, L_000001d7693a7110;  alias, 1 drivers
v000001d76940afd0_0 .net "wb_reg_write", 0 0, L_000001d7693a7260;  alias, 1 drivers
E_000001d769396a30/0 .event anyedge, v000001d76940b110_0, v000001d76940b2f0_0, v000001d76940bcf0_0, v000001d76940be30_0;
E_000001d769396a30/1 .event anyedge, v000001d76940afd0_0, v000001d76940c510_0;
E_000001d769396a30 .event/or E_000001d769396a30/0, E_000001d769396a30/1;
E_000001d769397670 .event anyedge, v000001d76940b110_0, v000001d76940c510_0, v000001d76940cab0_0, v000001d76940bc50_0;
S_000001d7692f1550 .scope function.vec4.s1, "detect_load_use_hazard" "detect_load_use_hazard" 5 16, 5 16 0, S_000001d7692f13c0;
 .timescale 0 0;
; Variable detect_load_use_hazard is vec4 return value of scope S_000001d7692f1550
v000001d76940c970_0 .var "ex_dest", 4 0;
v000001d76940c790_0 .var "is_load", 0 0;
v000001d76940b930_0 .var "rs1", 4 0;
v000001d76940b070_0 .var "rs2", 4 0;
TD_riscv_pipelined_testbench.dut.hazard_control_inst.detect_load_use_hazard ;
    %load/vec4 v000001d76940c790_0;
    %load/vec4 v000001d76940c970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d76940c970_0;
    %load/vec4 v000001d76940b930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76940c970_0;
    %load/vec4 v000001d76940b070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to detect_load_use_hazard (store_vec4_to_lval)
    %end;
S_000001d7693143e0 .scope function.vec4.s2, "determine_forwarding" "determine_forwarding" 5 29, 5 29 0, S_000001d7692f13c0;
 .timescale 0 0;
; Variable determine_forwarding is vec4 return value of scope S_000001d7693143e0
v000001d76940b250_0 .var "mem_dest", 4 0;
v000001d76940cd30_0 .var "mem_write_enable", 0 0;
v000001d76940cbf0_0 .var "rs", 4 0;
v000001d76940cdd0_0 .var "wb_dest", 4 0;
v000001d76940bd90_0 .var "wb_write_enable", 0 0;
TD_riscv_pipelined_testbench.dut.hazard_control_inst.determine_forwarding ;
    %load/vec4 v000001d76940cd30_0;
    %load/vec4 v000001d76940b250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d76940b250_0;
    %load/vec4 v000001d76940cbf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to determine_forwarding (store_vec4_to_lval)
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v000001d76940bd90_0;
    %load/vec4 v000001d76940cdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d76940cdd0_0;
    %load/vec4 v000001d76940cbf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to determine_forwarding (store_vec4_to_lval)
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to determine_forwarding (store_vec4_to_lval)
T_4.33 ;
T_4.31 ;
    %end;
S_000001d769314570 .scope module, "id_stage_inst" "id_stage" 3 91, 6 1 0, S_000001d76935c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 5 "wb_rd";
    .port_info 6 /INPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "stall";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /OUTPUT 4 "alu_op";
    .port_info 12 /OUTPUT 1 "alu_src";
    .port_info 13 /OUTPUT 1 "reg_write";
    .port_info 14 /OUTPUT 1 "branch";
    .port_info 15 /OUTPUT 32 "rs1_data";
    .port_info 16 /OUTPUT 32 "rs2_data";
    .port_info 17 /OUTPUT 32 "imm";
    .port_info 18 /OUTPUT 5 "rd";
    .port_info 19 /OUTPUT 5 "rs1";
    .port_info 20 /OUTPUT 5 "rs2";
v000001d76940c0b0_0 .var "alu_op", 3 0;
v000001d76940c1f0_0 .var "alu_src", 0 0;
v000001d76940b430_0 .var "branch", 0 0;
v000001d76940b4d0_0 .net "clk", 0 0, v000001d769413eb0_0;  alias, 1 drivers
v000001d76940b570_0 .net "funct3", 2 0, L_000001d769419d90;  1 drivers
v000001d76940c290_0 .net "funct7", 6 0, L_000001d7694194d0;  1 drivers
v000001d76940b610_0 .var/i "i", 31 0;
v000001d76940c330_0 .var "imm", 31 0;
v000001d76940b6b0_0 .net "instruction", 31 0, v000001d769413050_0;  alias, 1 drivers
v000001d76940b750_0 .var "mem_read", 0 0;
v000001d76940b7f0_0 .var "mem_to_reg", 0 0;
v000001d76940ede0_0 .var "mem_write", 0 0;
v000001d76940e840_0 .net "opcode", 6 0, L_000001d7694182b0;  1 drivers
v000001d76940e020_0 .net "pc", 31 0, L_000001d7693a7500;  alias, 1 drivers
v000001d76940dda0_0 .var "rd", 4 0;
v000001d76940dee0_0 .var "reg_write", 0 0;
v000001d76940d080 .array "registers", 31 0, 31 0;
v000001d76940cfe0_0 .var "rs1", 4 0;
v000001d76940d4e0_0 .var "rs1_data", 31 0;
v000001d76940d120_0 .var "rs2", 4 0;
v000001d76940e660_0 .var "rs2_data", 31 0;
v000001d76940d940_0 .net "rst_n", 0 0, v000001d7694197f0_0;  alias, 1 drivers
v000001d76940e7a0_0 .net "stall", 0 0, v000001d76940ce70_0;  alias, 1 drivers
v000001d76940d260_0 .net "wb_data", 31 0, L_000001d769419430;  alias, 1 drivers
v000001d76940ee80_0 .net "wb_rd", 4 0, L_000001d7693a7110;  alias, 1 drivers
v000001d76940d440_0 .net "wb_reg_write", 0 0, L_000001d7693a7260;  alias, 1 drivers
E_000001d769396730 .event posedge, v000001d76940b4d0_0;
E_000001d769396b70/0 .event anyedge, v000001d76940b6b0_0, v000001d76940e840_0, v000001d76940ce70_0, v000001d76940b570_0;
v000001d76940d080_0 .array/port v000001d76940d080, 0;
v000001d76940d080_1 .array/port v000001d76940d080, 1;
E_000001d769396b70/1 .event anyedge, v000001d76940c290_0, v000001d76940b110_0, v000001d76940d080_0, v000001d76940d080_1;
v000001d76940d080_2 .array/port v000001d76940d080, 2;
v000001d76940d080_3 .array/port v000001d76940d080, 3;
v000001d76940d080_4 .array/port v000001d76940d080, 4;
v000001d76940d080_5 .array/port v000001d76940d080, 5;
E_000001d769396b70/2 .event anyedge, v000001d76940d080_2, v000001d76940d080_3, v000001d76940d080_4, v000001d76940d080_5;
v000001d76940d080_6 .array/port v000001d76940d080, 6;
v000001d76940d080_7 .array/port v000001d76940d080, 7;
v000001d76940d080_8 .array/port v000001d76940d080, 8;
v000001d76940d080_9 .array/port v000001d76940d080, 9;
E_000001d769396b70/3 .event anyedge, v000001d76940d080_6, v000001d76940d080_7, v000001d76940d080_8, v000001d76940d080_9;
v000001d76940d080_10 .array/port v000001d76940d080, 10;
v000001d76940d080_11 .array/port v000001d76940d080, 11;
v000001d76940d080_12 .array/port v000001d76940d080, 12;
v000001d76940d080_13 .array/port v000001d76940d080, 13;
E_000001d769396b70/4 .event anyedge, v000001d76940d080_10, v000001d76940d080_11, v000001d76940d080_12, v000001d76940d080_13;
v000001d76940d080_14 .array/port v000001d76940d080, 14;
v000001d76940d080_15 .array/port v000001d76940d080, 15;
v000001d76940d080_16 .array/port v000001d76940d080, 16;
v000001d76940d080_17 .array/port v000001d76940d080, 17;
E_000001d769396b70/5 .event anyedge, v000001d76940d080_14, v000001d76940d080_15, v000001d76940d080_16, v000001d76940d080_17;
v000001d76940d080_18 .array/port v000001d76940d080, 18;
v000001d76940d080_19 .array/port v000001d76940d080, 19;
v000001d76940d080_20 .array/port v000001d76940d080, 20;
v000001d76940d080_21 .array/port v000001d76940d080, 21;
E_000001d769396b70/6 .event anyedge, v000001d76940d080_18, v000001d76940d080_19, v000001d76940d080_20, v000001d76940d080_21;
v000001d76940d080_22 .array/port v000001d76940d080, 22;
v000001d76940d080_23 .array/port v000001d76940d080, 23;
v000001d76940d080_24 .array/port v000001d76940d080, 24;
v000001d76940d080_25 .array/port v000001d76940d080, 25;
E_000001d769396b70/7 .event anyedge, v000001d76940d080_22, v000001d76940d080_23, v000001d76940d080_24, v000001d76940d080_25;
v000001d76940d080_26 .array/port v000001d76940d080, 26;
v000001d76940d080_27 .array/port v000001d76940d080, 27;
v000001d76940d080_28 .array/port v000001d76940d080, 28;
v000001d76940d080_29 .array/port v000001d76940d080, 29;
E_000001d769396b70/8 .event anyedge, v000001d76940d080_26, v000001d76940d080_27, v000001d76940d080_28, v000001d76940d080_29;
v000001d76940d080_30 .array/port v000001d76940d080, 30;
v000001d76940d080_31 .array/port v000001d76940d080, 31;
E_000001d769396b70/9 .event anyedge, v000001d76940d080_30, v000001d76940d080_31, v000001d76940c510_0;
E_000001d769396b70 .event/or E_000001d769396b70/0, E_000001d769396b70/1, E_000001d769396b70/2, E_000001d769396b70/3, E_000001d769396b70/4, E_000001d769396b70/5, E_000001d769396b70/6, E_000001d769396b70/7, E_000001d769396b70/8, E_000001d769396b70/9;
L_000001d7694182b0 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.id_stage_inst.get_opcode, 7, v000001d769413050_0 (v000001d76940b390_0) S_000001d76931e9f0;
L_000001d769419d90 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.id_stage_inst.get_funct3, 3, v000001d769413050_0 (v000001d76940c8d0_0) S_000001d76931e6d0;
L_000001d7694194d0 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.id_stage_inst.get_funct7, 7, v000001d769413050_0 (v000001d76940c010_0) S_000001d76931e860;
S_000001d769314700 .scope function.vec4.s32, "calculate_immediate" "calculate_immediate" 6 58, 6 58 0, S_000001d769314570;
 .timescale 0 0;
; Variable calculate_immediate is vec4 return value of scope S_000001d769314700
v000001d76940bed0_0 .var "instr", 31 0;
v000001d76940c650_0 .var "opcode", 6 0;
TD_riscv_pipelined_testbench.dut.id_stage_inst.calculate_immediate ;
    %load/vec4 v000001d76940c650_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.34 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.35 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.36 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d76940bed0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.37 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d76940bed0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d76940bed0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.38 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.39 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.40 ;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001d76940bed0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d76940bed0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d76940bed0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to calculate_immediate (store_vec4_to_lval)
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_000001d76931e6d0 .scope function.vec4.s3, "get_funct3" "get_funct3" 6 43, 6 43 0, S_000001d769314570;
 .timescale 0 0;
; Variable get_funct3 is vec4 return value of scope S_000001d76931e6d0
v000001d76940c8d0_0 .var "instr", 31 0;
TD_riscv_pipelined_testbench.dut.id_stage_inst.get_funct3 ;
    %load/vec4 v000001d76940c8d0_0;
    %parti/s 3, 12, 5;
    %ret/vec4 0, 0, 3;  Assign to get_funct3 (store_vec4_to_lval)
    %end;
S_000001d76931e860 .scope function.vec4.s7, "get_funct7" "get_funct7" 6 50, 6 50 0, S_000001d769314570;
 .timescale 0 0;
; Variable get_funct7 is vec4 return value of scope S_000001d76931e860
v000001d76940c010_0 .var "instr", 31 0;
TD_riscv_pipelined_testbench.dut.id_stage_inst.get_funct7 ;
    %load/vec4 v000001d76940c010_0;
    %parti/s 7, 25, 6;
    %ret/vec4 0, 0, 7;  Assign to get_funct7 (store_vec4_to_lval)
    %end;
S_000001d76931e9f0 .scope function.vec4.s7, "get_opcode" "get_opcode" 6 36, 6 36 0, S_000001d769314570;
 .timescale 0 0;
; Variable get_opcode is vec4 return value of scope S_000001d76931e9f0
v000001d76940b390_0 .var "instr", 31 0;
TD_riscv_pipelined_testbench.dut.id_stage_inst.get_opcode ;
    %load/vec4 v000001d76940b390_0;
    %parti/s 7, 0, 2;
    %ret/vec4 0, 0, 7;  Assign to get_opcode (store_vec4_to_lval)
    %end;
S_000001d76935ecb0 .scope module, "if_stage_inst" "if_stage" 3 63, 7 1 0, S_000001d76935c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "branch_target";
    .port_info 5 /OUTPUT 32 "pc";
    .port_info 6 /OUTPUT 32 "instruction";
v000001d76940d1c0_0 .net *"_ivl_1", 0 0, L_000001d769419a70;  1 drivers
v000001d76940db20_0 .net *"_ivl_3", 31 0, L_000001d769418170;  1 drivers
L_000001d769419ff8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v000001d76940e2a0_0 .net/2u *"_ivl_4", 31 0, L_000001d769419ff8;  1 drivers
v000001d76940eb60_0 .net "branch_taken", 0 0, L_000001d769419ed0;  alias, 1 drivers
v000001d76940e480_0 .net "branch_target", 31 0, L_000001d769419c50;  alias, 1 drivers
v000001d76940e980_0 .net "clk", 0 0, v000001d769413eb0_0;  alias, 1 drivers
v000001d76940dbc0 .array "instr_mem", 1023 0, 31 0;
v000001d76940d8a0_0 .net "instruction", 31 0, L_000001d769419890;  alias, 1 drivers
v000001d76940d300_0 .var "pc", 31 0;
v000001d76940ea20_0 .net "rst_n", 0 0, v000001d7694197f0_0;  alias, 1 drivers
v000001d76940d3a0_0 .net "stall", 0 0, v000001d76940ce70_0;  alias, 1 drivers
E_000001d769396ab0/0 .event negedge, v000001d76940d940_0;
E_000001d769396ab0/1 .event posedge, v000001d76940b4d0_0;
E_000001d769396ab0 .event/or E_000001d769396ab0/0, E_000001d769396ab0/1;
L_000001d769419a70 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.if_stage_inst.is_valid_address, 1, v000001d76940d300_0 (v000001d76940e8e0_0) S_000001d76935efd0;
L_000001d769418170 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.if_stage_inst.read_instruction, 32, v000001d76940d300_0 (v000001d76940da80_0) S_000001d76940fc70;
L_000001d769419890 .functor MUXZ 32, L_000001d769419ff8, L_000001d769418170, L_000001d769419a70, C4<>;
S_000001d76935ee40 .scope function.vec4.s32, "calculate_next_pc" "calculate_next_pc" 7 18, 7 18 0, S_000001d76935ecb0;
 .timescale 0 0;
v000001d76940d9e0_0 .var "branch_taken", 0 0;
v000001d76940de40_0 .var "branch_target", 31 0;
; Variable calculate_next_pc is vec4 return value of scope S_000001d76935ee40
v000001d76940e200_0 .var "current_pc", 31 0;
TD_riscv_pipelined_testbench.dut.if_stage_inst.calculate_next_pc ;
    %load/vec4 v000001d76940d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.43, 8;
    %load/vec4 v000001d76940de40_0;
    %jmp/1 T_9.44, 8;
T_9.43 ; End of true expr.
    %load/vec4 v000001d76940e200_0;
    %addi 4, 0, 32;
    %jmp/0 T_9.44, 8;
 ; End of false expr.
    %blend;
T_9.44;
    %ret/vec4 0, 0, 32;  Assign to calculate_next_pc (store_vec4_to_lval)
    %end;
S_000001d76935efd0 .scope function.vec4.s1, "is_valid_address" "is_valid_address" 7 36, 7 36 0, S_000001d76935ecb0;
 .timescale 0 0;
v000001d76940e8e0_0 .var "address", 31 0;
; Variable is_valid_address is vec4 return value of scope S_000001d76935efd0
TD_riscv_pipelined_testbench.dut.if_stage_inst.is_valid_address ;
    %load/vec4 v000001d76940e8e0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76940e8e0_0;
    %parti/s 20, 12, 5;
    %pushi/vec4 0, 0, 20;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_valid_address (store_vec4_to_lval)
    %end;
S_000001d76940fc70 .scope function.vec4.s32, "read_instruction" "read_instruction" 7 28, 7 28 0, S_000001d76935ecb0;
 .timescale 0 0;
v000001d76940da80_0 .var "address", 31 0;
; Variable read_instruction is vec4 return value of scope S_000001d76940fc70
TD_riscv_pipelined_testbench.dut.if_stage_inst.read_instruction ;
    %load/vec4 v000001d76940da80_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d76940dbc0, 4;
    %ret/vec4 0, 0, 32;  Assign to read_instruction (store_vec4_to_lval)
    %end;
S_000001d76940fe00 .scope module, "mem_stage_inst" "mem_stage" 3 237, 8 1 0, S_000001d76935c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /OUTPUT 32 "mem_data";
v000001d76940eac0_0 .net *"_ivl_1", 31 0, L_000001d769418030;  1 drivers
L_000001d76941a088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d76940ed40_0 .net/2u *"_ivl_2", 31 0, L_000001d76941a088;  1 drivers
v000001d76940dc60_0 .net "alu_result", 31 0, v000001d769411720_0;  alias, 1 drivers
v000001d76940dd00_0 .net "clk", 0 0, v000001d769413eb0_0;  alias, 1 drivers
v000001d76940e3e0 .array "data_mem", 1023 0, 31 0;
v000001d76940df80_0 .var/i "i", 31 0;
v000001d76940e0c0_0 .net "mem_data", 31 0, L_000001d769418670;  alias, 1 drivers
v000001d76940e520_0 .net "mem_read", 0 0, v000001d769410500_0;  alias, 1 drivers
v000001d76940e5c0_0 .net "mem_write", 0 0, L_000001d7693a71f0;  alias, 1 drivers
v000001d7694119a0_0 .net "rs2_data", 31 0, L_000001d7693a7960;  alias, 1 drivers
v000001d769410be0_0 .net "rst_n", 0 0, v000001d7694197f0_0;  alias, 1 drivers
L_000001d769418030 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.mem_stage_inst.read_memory, 32, v000001d769411720_0 (v000001d76940e700_0) S_000001d76940f180;
L_000001d769418670 .functor MUXZ 32, L_000001d76941a088, L_000001d769418030, v000001d769410500_0, C4<>;
S_000001d76940eff0 .scope function.vec4.s1, "is_valid_address" "is_valid_address" 8 14, 8 14 0, S_000001d76940fe00;
 .timescale 0 0;
v000001d76940d580_0 .var "address", 31 0;
; Variable is_valid_address is vec4 return value of scope S_000001d76940eff0
TD_riscv_pipelined_testbench.dut.mem_stage_inst.is_valid_address ;
    %load/vec4 v000001d76940d580_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d76940d580_0;
    %parti/s 20, 12, 5;
    %pushi/vec4 0, 0, 20;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_valid_address (store_vec4_to_lval)
    %end;
S_000001d76940f180 .scope function.vec4.s32, "read_memory" "read_memory" 8 23, 8 23 0, S_000001d76940fe00;
 .timescale 0 0;
v000001d76940e700_0 .var "address", 31 0;
; Variable read_memory is vec4 return value of scope S_000001d76940f180
TD_riscv_pipelined_testbench.dut.mem_stage_inst.read_memory ;
    %load/vec4 v000001d76940e700_0;
    %store/vec4 v000001d76940d580_0, 0, 32;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.mem_stage_inst.is_valid_address, S_000001d76940eff0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %load/vec4 v000001d76940e700_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d76940e3e0, 4;
    %ret/vec4 0, 0, 32;  Assign to read_memory (store_vec4_to_lval)
    %jmp T_13.46;
T_13.45 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to read_memory (store_vec4_to_lval)
T_13.46 ;
    %end;
S_000001d76940f310 .scope function.vec4.s1, "write_memory" "write_memory" 8 34, 8 34 0, S_000001d76940fe00;
 .timescale 0 0;
v000001d76940e340_0 .var "address", 31 0;
v000001d76940ec00_0 .var "write_data", 31 0;
; Variable write_memory is vec4 return value of scope S_000001d76940f310
TD_riscv_pipelined_testbench.dut.mem_stage_inst.write_memory ;
    %load/vec4 v000001d76940e340_0;
    %store/vec4 v000001d76940d580_0, 0, 32;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.mem_stage_inst.is_valid_address, S_000001d76940eff0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.47, 8;
    %load/vec4 v000001d76940ec00_0;
    %load/vec4 v000001d76940e340_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000001d76940e3e0, 4, 0;
T_14.47 ;
    %end;
S_000001d76940f950 .scope module, "wb_stage_inst" "wb_stage" 3 277, 9 1 0, S_000001d76935c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_data";
    .port_info 1 /INPUT 32 "alu_result";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 32 "wb_data";
v000001d769411680_0 .net "alu_result", 31 0, v000001d769412830_0;  alias, 1 drivers
v000001d769411540_0 .net "mem_data", 31 0, v000001d7694135f0_0;  alias, 1 drivers
v000001d7694100a0_0 .net "mem_to_reg", 0 0, v000001d769413e10_0;  alias, 1 drivers
v000001d7694115e0_0 .net "wb_data", 31 0, L_000001d769419430;  alias, 1 drivers
L_000001d769419430 .ufunc/vec4 TD_riscv_pipelined_testbench.dut.wb_stage_inst.select_write_data, 32, v000001d7694135f0_0, v000001d769412830_0, v000001d769413e10_0 (v000001d769410780_0, v000001d769410640_0, v000001d769410000_0) S_000001d76940f4a0;
S_000001d76940f4a0 .scope function.vec4.s32, "select_write_data" "select_write_data" 9 9, 9 9 0, S_000001d76940f950;
 .timescale 0 0;
v000001d769410640_0 .var "alu_result", 31 0;
v000001d769410780_0 .var "mem_data", 31 0;
v000001d769410000_0 .var "mem_to_reg", 0 0;
; Variable select_write_data is vec4 return value of scope S_000001d76940f4a0
TD_riscv_pipelined_testbench.dut.wb_stage_inst.select_write_data ;
    %load/vec4 v000001d769410000_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.49, 8;
    %load/vec4 v000001d769410780_0;
    %jmp/1 T_15.50, 8;
T_15.49 ; End of true expr.
    %load/vec4 v000001d769410640_0;
    %jmp/0 T_15.50, 8;
 ; End of false expr.
    %blend;
T_15.50;
    %ret/vec4 0, 0, 32;  Assign to select_write_data (store_vec4_to_lval)
    %end;
    .scope S_000001d76935ecb0;
T_16 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d76940dbc0, 4, 0;
    %pushi/vec4 2097427, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d76940dbc0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d76940dbc0, 4, 0;
    %pushi/vec4 3220019, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d76940dbc0, 4, 0;
    %end;
    .thread T_16;
    .scope S_000001d76935ecb0;
T_17 ;
    %wait E_000001d769396ab0;
    %load/vec4 v000001d76940ea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d76940d300_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001d76940d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001d76940d300_0;
    %load/vec4 v000001d76940eb60_0;
    %load/vec4 v000001d76940e480_0;
    %store/vec4 v000001d76940de40_0, 0, 32;
    %store/vec4 v000001d76940d9e0_0, 0, 1;
    %store/vec4 v000001d76940e200_0, 0, 32;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.if_stage_inst.calculate_next_pc, S_000001d76935ee40;
    %assign/vec4 v000001d76940d300_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d769314570;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d76940b610_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d76940b610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d76940b610_0;
    %store/vec4a v000001d76940d080, 4, 0;
    %load/vec4 v000001d76940b610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d76940b610_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d769314570;
T_19 ;
    %wait E_000001d769396b70;
    %load/vec4 v000001d76940b6b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001d76940cfe0_0, 0, 5;
    %load/vec4 v000001d76940b6b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001d76940d120_0, 0, 5;
    %load/vec4 v000001d76940b6b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001d76940dda0_0, 0, 5;
    %load/vec4 v000001d76940b6b0_0;
    %load/vec4 v000001d76940e840_0;
    %store/vec4 v000001d76940c650_0, 0, 7;
    %store/vec4 v000001d76940bed0_0, 0, 32;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.id_stage_inst.calculate_immediate, S_000001d769314700;
    %store/vec4 v000001d76940c330_0, 0, 32;
    %load/vec4 v000001d76940e7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001d76940e840_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.11;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %load/vec4 v000001d76940b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.12 ;
    %load/vec4 v000001d76940c290_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_19.22, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_19.23, 8;
T_19.22 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_19.23, 8;
 ; End of false expr.
    %blend;
T_19.23;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.17 ;
    %load/vec4 v000001d76940c290_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_19.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_19.25, 8;
T_19.24 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_19.25, 8;
 ; End of false expr.
    %blend;
T_19.25;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.19 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.21;
T_19.21 ;
    %pop/vec4 1;
    %jmp T_19.11;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %load/vec4 v000001d76940b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.33, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.28 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.31 ;
    %load/vec4 v000001d76940c290_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_19.36, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_19.37, 8;
T_19.36 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_19.37, 8;
 ; End of false expr.
    %blend;
T_19.37;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.32 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.33 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.35;
T_19.35 ;
    %pop/vec4 1;
    %jmp T_19.11;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.11;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.11;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %load/vec4 v000001d76940b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.43, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.38 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.42 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.43 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %jmp T_19.45;
T_19.45 ;
    %pop/vec4 1;
    %jmp T_19.11;
T_19.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.11;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d76940ede0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001d76940c0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940c1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940dee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d76940b430_0, 0, 1;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
T_19.1 ;
    %load/vec4 v000001d76940cfe0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_19.46, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.47, 8;
T_19.46 ; End of true expr.
    %load/vec4 v000001d76940cfe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d76940d080, 4;
    %jmp/0 T_19.47, 8;
 ; End of false expr.
    %blend;
T_19.47;
    %store/vec4 v000001d76940d4e0_0, 0, 32;
    %load/vec4 v000001d76940d120_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_19.48, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.49, 8;
T_19.48 ; End of true expr.
    %load/vec4 v000001d76940d120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d76940d080, 4;
    %jmp/0 T_19.49, 8;
 ; End of false expr.
    %blend;
T_19.49;
    %store/vec4 v000001d76940e660_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001d769314570;
T_20 ;
    %wait E_000001d769396730;
    %load/vec4 v000001d76940d440_0;
    %load/vec4 v000001d76940ee80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001d76940d260_0;
    %load/vec4 v000001d76940ee80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d76940d080, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d7692b2a10;
T_21 ;
    %wait E_000001d769396770;
    %load/vec4 v000001d76937f270_0;
    %load/vec4 v000001d76937f4f0_0;
    %load/vec4 v000001d76937ea50_0;
    %store/vec4 v000001d76937dd30_0, 0, 4;
    %store/vec4 v000001d76937e910_0, 0, 32;
    %store/vec4 v000001d76937da10_0, 0, 32;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.ex_stage_inst.execute_alu, S_000001d7692b2d30;
    %store/vec4 v000001d76937e4b0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001d76940fe00;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d76940df80_0, 0, 32;
T_22.0 ;
    %load/vec4 v000001d76940df80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d76940df80_0;
    %store/vec4a v000001d76940e3e0, 4, 0;
    %load/vec4 v000001d76940df80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d76940df80_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_000001d76940fe00;
T_23 ;
    %wait E_000001d769396730;
    %load/vec4 v000001d76940e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001d76940dc60_0;
    %store/vec4 v000001d76940d580_0, 0, 32;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.mem_stage_inst.is_valid_address, S_000001d76940eff0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001d7694119a0_0;
    %load/vec4 v000001d76940dc60_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d76940e3e0, 0, 4;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d7692f13c0;
T_24 ;
    %wait E_000001d769397670;
    %load/vec4 v000001d76940b110_0;
    %load/vec4 v000001d76940c510_0;
    %load/vec4 v000001d76940cab0_0;
    %load/vec4 v000001d76940bc50_0;
    %store/vec4 v000001d76940c790_0, 0, 1;
    %store/vec4 v000001d76940c970_0, 0, 5;
    %store/vec4 v000001d76940b070_0, 0, 5;
    %store/vec4 v000001d76940b930_0, 0, 5;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.hazard_control_inst.detect_load_use_hazard, S_000001d7692f1550;
    %store/vec4 v000001d76940ce70_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001d7692f13c0;
T_25 ;
    %wait E_000001d769396a30;
    %load/vec4 v000001d76940b110_0;
    %load/vec4 v000001d76940b2f0_0;
    %load/vec4 v000001d76940bcf0_0;
    %load/vec4 v000001d76940be30_0;
    %load/vec4 v000001d76940afd0_0;
    %store/vec4 v000001d76940bd90_0, 0, 1;
    %store/vec4 v000001d76940cdd0_0, 0, 5;
    %store/vec4 v000001d76940cd30_0, 0, 1;
    %store/vec4 v000001d76940b250_0, 0, 5;
    %store/vec4 v000001d76940cbf0_0, 0, 5;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.hazard_control_inst.determine_forwarding, S_000001d7693143e0;
    %store/vec4 v000001d76940cb50_0, 0, 2;
    %load/vec4 v000001d76940c510_0;
    %load/vec4 v000001d76940b2f0_0;
    %load/vec4 v000001d76940bcf0_0;
    %load/vec4 v000001d76940be30_0;
    %load/vec4 v000001d76940afd0_0;
    %store/vec4 v000001d76940bd90_0, 0, 1;
    %store/vec4 v000001d76940cdd0_0, 0, 5;
    %store/vec4 v000001d76940cd30_0, 0, 1;
    %store/vec4 v000001d76940b250_0, 0, 5;
    %store/vec4 v000001d76940cbf0_0, 0, 5;
    %callf/vec4 TD_riscv_pipelined_testbench.dut.hazard_control_inst.determine_forwarding, S_000001d7693143e0;
    %store/vec4 v000001d76940cc90_0, 0, 2;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001d76935c4e0;
T_26 ;
    %wait E_000001d769396ab0;
    %load/vec4 v000001d769412fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7694139b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769413050_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001d7694137d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001d769412b50_0;
    %assign/vec4 v000001d7694139b0_0, 0;
    %load/vec4 v000001d7694130f0_0;
    %assign/vec4 v000001d769413050_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001d76935c4e0;
T_27 ;
    %wait E_000001d769396ab0;
    %load/vec4 v000001d769412fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769412a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769412470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769413870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769411900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d769412c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769412d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d769411cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7694110e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769410c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769412bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769411220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769410fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d769410820_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001d769412150_0;
    %assign/vec4 v000001d769412a10_0, 0;
    %load/vec4 v000001d769413b90_0;
    %assign/vec4 v000001d769412470_0, 0;
    %load/vec4 v000001d769413a50_0;
    %assign/vec4 v000001d769413870_0, 0;
    %load/vec4 v000001d769412510_0;
    %assign/vec4 v000001d769411900_0, 0;
    %load/vec4 v000001d769412e70_0;
    %assign/vec4 v000001d769412c90_0, 0;
    %load/vec4 v000001d769412790_0;
    %assign/vec4 v000001d769412d30_0, 0;
    %load/vec4 v000001d769411d60_0;
    %assign/vec4 v000001d769411cc0_0, 0;
    %load/vec4 v000001d769411ae0_0;
    %assign/vec4 v000001d7694110e0_0, 0;
    %load/vec4 v000001d7694120b0_0;
    %assign/vec4 v000001d769410c80_0, 0;
    %load/vec4 v000001d769413910_0;
    %assign/vec4 v000001d769412bf0_0, 0;
    %load/vec4 v000001d7694112c0_0;
    %assign/vec4 v000001d769411220_0, 0;
    %load/vec4 v000001d769412f10_0;
    %assign/vec4 v000001d769410fa0_0, 0;
    %load/vec4 v000001d7694126f0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000001d769410820_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001d76935c4e0;
T_28 ;
    %wait E_000001d769396ab0;
    %load/vec4 v000001d769412fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769411720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7694105a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d7694101e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769410460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769410500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769410e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769410f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769411e00_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001d769411b80_0;
    %assign/vec4 v000001d769411720_0, 0;
    %load/vec4 v000001d769412dd0_0;
    %assign/vec4 v000001d7694105a0_0, 0;
    %load/vec4 v000001d769412ab0_0;
    %assign/vec4 v000001d7694101e0_0, 0;
    %load/vec4 v000001d769413550_0;
    %assign/vec4 v000001d769410460_0, 0;
    %load/vec4 v000001d769411c20_0;
    %assign/vec4 v000001d769410500_0, 0;
    %load/vec4 v000001d769411360_0;
    %assign/vec4 v000001d769410e60_0, 0;
    %load/vec4 v000001d7694106e0_0;
    %assign/vec4 v000001d769410f00_0, 0;
    %load/vec4 v000001d769410dc0_0;
    %assign/vec4 v000001d769411e00_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001d76935c4e0;
T_29 ;
    %wait E_000001d769396ab0;
    %load/vec4 v000001d769412fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d7694135f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d769412830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d769413af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7694132d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d769413e10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001d7694134b0_0;
    %assign/vec4 v000001d7694135f0_0, 0;
    %load/vec4 v000001d769411400_0;
    %assign/vec4 v000001d769412830_0, 0;
    %load/vec4 v000001d769410960_0;
    %assign/vec4 v000001d769413af0_0, 0;
    %load/vec4 v000001d7694114a0_0;
    %assign/vec4 v000001d7694132d0_0, 0;
    %load/vec4 v000001d769410a00_0;
    %assign/vec4 v000001d769413e10_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001d7693b4d60;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d769413eb0_0, 0, 1;
T_30.0 ;
    %delay 5, 0;
    %load/vec4 v000001d769413eb0_0;
    %inv;
    %store/vec4 v000001d769413eb0_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_000001d7693b4d60;
T_31 ;
    %vpi_call 2 75 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d7693b4d60 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001d7693b4d60;
T_32 ;
    %vpi_call 2 81 "$display", "Starting RISC-V pipelined processor simulation..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7694197f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7694197f0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 92 "$display", "Simulation completed" {0 0 0};
    %vpi_call 2 93 "$display", "Register x1 (sum) = %d", &A<v000001d76940d080, 1> {0 0 0};
    %vpi_call 2 94 "$display", "Register x2 (counter) = %d", &A<v000001d76940d080, 2> {0 0 0};
    %vpi_call 2 95 "$display", "Register x3 (limit) = %d", &A<v000001d76940d080, 3> {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_000001d7693b4d60;
T_33 ;
    %wait E_000001d769396730;
    %load/vec4 v000001d7694197f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %vpi_call 2 103 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 2 104 "$display", "Time: %0t", $time {0 0 0};
    %vpi_call 2 105 "$display", "IF/ID Stage - PC: %h, Instruction: %h", v000001d7694191b0_0, v000001d7694187b0_0 {0 0 0};
    %vpi_call 2 107 "$display", "ID/EX Stage - PC: %h, RS1: %h, RS2: %h, IMM: %h, RD: %d", v000001d769418df0_0, v000001d769419390_0, v000001d769418f30_0, v000001d769419930_0, v000001d769419cf0_0 {0 0 0};
    %vpi_call 2 109 "$display", "ID/EX Control - RegWrite: %b, ALUOp: %b, ALUSrc: %b, MemRead: %b, MemWrite: %b, Branch: %b, MemToReg: %b", v000001d7694180d0_0, v000001d769418530_0, v000001d769418710_0, v000001d769418ad0_0, v000001d769418e90_0, v000001d769419250_0, v000001d769418d50_0 {0 0 0};
    %vpi_call 2 112 "$display", "EX/MEM Stage - ALU Result: %h, RS2: %h, RD: %d", v000001d769413230_0, v000001d7694123d0_0, v000001d769412290_0 {0 0 0};
    %vpi_call 2 114 "$display", "EX/MEM Control - RegWrite: %b, MemRead: %b, MemWrite: %b, Branch: %b, MemToReg: %b", v000001d769412330_0, v000001d769413370_0, v000001d7694121f0_0, v000001d769412010_0, v000001d769412970_0 {0 0 0};
    %vpi_call 2 117 "$display", "MEM/WB Stage - Mem Data: %h, ALU Result: %h, RD: %d", v000001d7694199d0_0, v000001d769419bb0_0, v000001d7694192f0_0 {0 0 0};
    %vpi_call 2 119 "$display", "MEM/WB Control - RegWrite: %b, MemToReg: %b", v000001d769418b70_0, v000001d7694188f0_0 {0 0 0};
    %vpi_call 2 123 "$display", "Register x0: %h", &A<v000001d76940d080, 0> {0 0 0};
    %vpi_call 2 124 "$display", "Register x1: %h", &A<v000001d76940d080, 1> {0 0 0};
    %vpi_call 2 125 "$display", "Register x2: %h", &A<v000001d76940d080, 2> {0 0 0};
    %vpi_call 2 126 "$display", "Register x3: %h", &A<v000001d76940d080, 3> {0 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench/riscv_pipelined_testbench.v";
    "src/riscv_pipelined_core.v";
    "src/ex_stage.v";
    "src/hazard_control.v";
    "src/id_stage.v";
    "src/if_stage.v";
    "src/mem_stage.v";
    "src/wb_stage.v";
