Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 20:39:18 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.843        0.000                      0                21610        0.041        0.000                      0                21610        3.225        0.000                       0                  9239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.843        0.000                      0                21610        0.041        0.000                      0                21610        3.225        0.000                       0                  9239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[0][1][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.463ns (28.474%)  route 3.675ns (71.526%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.340 r  add6/mem_reg[0][0][31]_i_9/O[4]
                         net (fo=1, routed)           0.277     4.617    fsm17/out[13]
    SLICE_X21Y120        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.656 r  fsm17/mem[0][0][28]_i_1/O
                         net (fo=16, routed)          0.519     5.175    C1_1/D[28]
    SLICE_X24Y119        FDRE                                         r  C1_1/mem_reg[0][1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X24Y119        FDRE                                         r  C1_1/mem_reg[0][1][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y119        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[0][1][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[3][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.609ns (31.475%)  route 3.503ns (68.525%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.377 r  add6/mem_reg[0][0][31]_i_9/O[7]
                         net (fo=1, routed)           0.152     4.529    par_reset8/out[13]
    SLICE_X22Y119        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.677 r  par_reset8/mem[0][0][31]_i_2__7/O
                         net (fo=16, routed)          0.472     5.149    C1_1/D[31]
    SLICE_X19Y115        FDRE                                         r  C1_1/mem_reg[3][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X19Y115        FDRE                                         r  C1_1/mem_reg[3][3][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y115        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[3][3][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[2][2][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.463ns (28.630%)  route 3.647ns (71.370%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.340 r  add6/mem_reg[0][0][31]_i_9/O[4]
                         net (fo=1, routed)           0.277     4.617    fsm17/out[13]
    SLICE_X21Y120        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.656 r  fsm17/mem[0][0][28]_i_1/O
                         net (fo=16, routed)          0.491     5.147    C1_1/D[28]
    SLICE_X24Y120        FDRE                                         r  C1_1/mem_reg[2][2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X24Y120        FDRE                                         r  C1_1/mem_reg[2][2][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y120        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[2][2][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[1][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.609ns (31.543%)  route 3.492ns (68.457%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.377 r  add6/mem_reg[0][0][31]_i_9/O[7]
                         net (fo=1, routed)           0.152     4.529    par_reset8/out[13]
    SLICE_X22Y119        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.677 r  par_reset8/mem[0][0][31]_i_2__7/O
                         net (fo=16, routed)          0.461     5.138    C1_1/D[31]
    SLICE_X28Y115        FDRE                                         r  C1_1/mem_reg[1][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X28Y115        FDRE                                         r  C1_1/mem_reg[1][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y115        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[1][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[0][0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.435ns (28.148%)  route 3.663ns (71.852%))
  Logic Levels:           10  (CARRY8=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     2.800 r  add5/mem_reg[0][0][15]_i_19/O[4]
                         net (fo=1, routed)           0.943     3.743    add6/mem_reg[0][0][31]_i_9_1[12]
    SLICE_X22Y116        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.919 r  add6/mem[0][0][15]_i_14/O
                         net (fo=1, routed)           0.008     3.927    add6/mem[0][0][15]_i_14_n_0
    SLICE_X22Y116        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.122 r  add6/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.150    add6/mem_reg[0][0][15]_i_2_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.254 r  add6/mem_reg[0][0][23]_i_2/O[3]
                         net (fo=1, routed)           0.253     4.507    fsm17/out[8]
    SLICE_X21Y118        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.545 r  fsm17/mem[0][0][19]_i_1/O
                         net (fo=16, routed)          0.590     5.135    C1_1/D[19]
    SLICE_X16Y117        FDRE                                         r  C1_1/mem_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X16Y117        FDRE                                         r  C1_1/mem_reg[0][0][19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y117        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[2][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.609ns (31.568%)  route 3.488ns (68.432%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.377 r  add6/mem_reg[0][0][31]_i_9/O[7]
                         net (fo=1, routed)           0.152     4.529    par_reset8/out[13]
    SLICE_X22Y119        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.677 r  par_reset8/mem[0][0][31]_i_2__7/O
                         net (fo=16, routed)          0.457     5.134    C1_1/D[31]
    SLICE_X28Y116        FDRE                                         r  C1_1/mem_reg[2][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X28Y116        FDRE                                         r  C1_1/mem_reg[2][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y116        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[2][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[0][1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.609ns (31.698%)  route 3.467ns (68.302%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.377 r  add6/mem_reg[0][0][31]_i_9/O[7]
                         net (fo=1, routed)           0.152     4.529    par_reset8/out[13]
    SLICE_X22Y119        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.677 r  par_reset8/mem[0][0][31]_i_2__7/O
                         net (fo=16, routed)          0.436     5.113    C1_1/D[31]
    SLICE_X23Y114        FDRE                                         r  C1_1/mem_reg[0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.024     7.024    C1_1/clk
    SLICE_X23Y114        FDRE                                         r  C1_1/mem_reg[0][1][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y114        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C1_1/mem_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[3][1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.403ns (27.744%)  route 3.654ns (72.256%))
  Logic Levels:           10  (CARRY8=4 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     2.800 r  add5/mem_reg[0][0][15]_i_19/O[4]
                         net (fo=1, routed)           0.943     3.743    add6/mem_reg[0][0][31]_i_9_1[12]
    SLICE_X22Y116        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.919 r  add6/mem[0][0][15]_i_14/O
                         net (fo=1, routed)           0.008     3.927    add6/mem[0][0][15]_i_14_n_0
    SLICE_X22Y116        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.122 r  add6/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.150    add6/mem_reg[0][0][15]_i_2_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.222 r  add6/mem_reg[0][0][23]_i_2/O[0]
                         net (fo=1, routed)           0.263     4.485    fsm17/out[6]
    SLICE_X20Y120        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     4.523 r  fsm17/mem[0][0][16]_i_1/O
                         net (fo=16, routed)          0.571     5.094    C1_1/D[16]
    SLICE_X17Y118        FDRE                                         r  C1_1/mem_reg[3][1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.024     7.024    C1_1/clk
    SLICE_X17Y118        FDRE                                         r  C1_1/mem_reg[3][1][16]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y118        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C1_1/mem_reg[3][1][16]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[3][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.609ns (31.842%)  route 3.444ns (68.158%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.377 r  add6/mem_reg[0][0][31]_i_9/O[7]
                         net (fo=1, routed)           0.152     4.529    par_reset8/out[13]
    SLICE_X22Y119        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.677 r  par_reset8/mem[0][0][31]_i_2__7/O
                         net (fo=16, routed)          0.413     5.090    C1_1/D[31]
    SLICE_X28Y115        FDRE                                         r  C1_1/mem_reg[3][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X28Y115        FDRE                                         r  C1_1/mem_reg[3][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y115        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[3][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 fsm15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[1][1][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.463ns (28.965%)  route 3.588ns (71.035%))
  Logic Levels:           11  (CARRY8=5 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.037     0.037    fsm15/clk
    SLICE_X24Y71         FDRE                                         r  fsm15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[0]/Q
                         net (fo=12, routed)          0.550     0.682    fsm15/fsm15_out[0]
    SLICE_X25Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.798 f  fsm15/out[0]_i_3__7/O
                         net (fo=1, routed)           0.232     1.030    par_reset8/out_reg[0]_28
    SLICE_X25Y95         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     1.145 f  par_reset8/out[0]_i_2__5/O
                         net (fo=9, routed)           0.257     1.402    par_reset8/out_reg[0]_4
    SLICE_X22Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.501 f  par_reset8/mem[0][0][31]_i_8__7/O
                         net (fo=148, routed)         0.756     2.257    add5/mem_reg[0][0][31]_i_41_0
    SLICE_X24Y54         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.407 r  add5/mem[0][0][7]_i_34/O
                         net (fo=1, routed)           0.018     2.425    add5/mem[0][0][7]_i_34_n_0
    SLICE_X24Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.663 r  add5/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.691    add5/mem_reg[0][0][7]_i_19_n_0
    SLICE_X24Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.714 r  add5/mem_reg[0][0][15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.742    add5/mem_reg[0][0][15]_i_19_n_0
    SLICE_X24Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.839 r  add5/mem_reg[0][0][23]_i_19/O[1]
                         net (fo=1, routed)           0.972     3.811    add6/mem_reg[0][0][31]_i_9_1[17]
    SLICE_X22Y117        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     3.960 r  add6/mem[0][0][23]_i_17/O
                         net (fo=1, routed)           0.010     3.970    add6/mem[0][0][23]_i_17_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.203 r  add6/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.231    add6/mem_reg[0][0][23]_i_2_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.340 r  add6/mem_reg[0][0][31]_i_9/O[4]
                         net (fo=1, routed)           0.277     4.617    fsm17/out[13]
    SLICE_X21Y120        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.656 r  fsm17/mem[0][0][28]_i_1/O
                         net (fo=16, routed)          0.432     5.088    C1_1/D[28]
    SLICE_X24Y119        FDRE                                         r  C1_1/mem_reg[1][1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9558, unset)         0.026     7.026    C1_1/clk
    SLICE_X24Y119        FDRE                                         r  C1_1/mem_reg[1][1][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y119        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    C1_1/mem_reg[1][1][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe17/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read17_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.012     0.012    mult_pipe17/clk
    SLICE_X23Y67         FDRE                                         r  mult_pipe17/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe17/out_reg[11]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read17_0/Q[11]
    SLICE_X22Y67         FDRE                                         r  bin_read17_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    bin_read17_0/clk
    SLICE_X22Y67         FDRE                                         r  bin_read17_0/out_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y67         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read17_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read17_0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.041ns (42.708%)  route 0.055ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.012     0.012    bin_read17_0/clk
    SLICE_X22Y67         FDRE                                         r  bin_read17_0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read17_0/out_reg[11]/Q
                         net (fo=1, routed)           0.055     0.108    v_0_1_10/out_reg[11]_1
    SLICE_X21Y67         FDRE                                         r  v_0_1_10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.019     0.019    v_0_1_10/clk
    SLICE_X21Y67         FDRE                                         r  v_0_1_10/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y67         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_1_10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read15_0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_10/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.012     0.012    bin_read15_0/clk
    SLICE_X26Y57         FDRE                                         r  bin_read15_0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read15_0/out_reg[14]/Q
                         net (fo=1, routed)           0.055     0.107    v_1_0_10/out_reg[14]_1
    SLICE_X25Y57         FDRE                                         r  v_1_0_10/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    v_1_0_10/clk
    SLICE_X25Y57         FDRE                                         r  v_1_0_10/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y57         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_0_10/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.012     0.012    cond_computed14/clk
    SLICE_X26Y98         FDRE                                         r  cond_computed14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed14/out_reg[0]/Q
                         net (fo=6, routed)           0.025     0.076    fsm6/cond_computed14_out
    SLICE_X26Y98         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.091 r  fsm6/out[0]_i_1__84/O
                         net (fo=1, routed)           0.015     0.106    cond_computed14/out_reg[0]_0
    SLICE_X26Y98         FDRE                                         r  cond_computed14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    cond_computed14/clk
    SLICE_X26Y98         FDRE                                         r  cond_computed14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y98         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read15_0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_10/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.012     0.012    bin_read15_0/clk
    SLICE_X25Y57         FDRE                                         r  bin_read15_0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read15_0/out_reg[18]/Q
                         net (fo=1, routed)           0.057     0.108    v_1_0_10/out_reg[18]_1
    SLICE_X25Y58         FDRE                                         r  v_1_0_10/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    v_1_0_10/clk
    SLICE_X25Y58         FDRE                                         r  v_1_0_10/out_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y58         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_0_10/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read11_0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.013     0.013    bin_read11_0/clk
    SLICE_X26Y54         FDRE                                         r  bin_read11_0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read11_0/out_reg[15]/Q
                         net (fo=1, routed)           0.057     0.109    v_1_1_00/out_reg[15]_1
    SLICE_X25Y54         FDRE                                         r  v_1_1_00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.019     0.019    v_1_1_00/clk
    SLICE_X25Y54         FDRE                                         r  v_1_1_00/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y54         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_1_00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe17/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read17_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.175%)  route 0.059ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.013     0.013    mult_pipe17/clk
    SLICE_X19Y65         FDRE                                         r  mult_pipe17/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe17/out_reg[16]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read17_0/Q[16]
    SLICE_X19Y64         FDRE                                         r  bin_read17_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.019     0.019    bin_read17_0/clk
    SLICE_X19Y64         FDRE                                         r  bin_read17_0/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y64         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read17_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X17Y120        FDRE                                         r  mult_pipe3/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe3/p_1_in[3]
    SLICE_X17Y119        FDRE                                         r  mult_pipe3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    mult_pipe3/clk
    SLICE_X17Y119        FDRE                                         r  mult_pipe3/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y119        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.013     0.013    bin_read9_0/clk
    SLICE_X20Y58         FDRE                                         r  bin_read9_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read9_0/out_reg[28]/Q
                         net (fo=1, routed)           0.057     0.109    v_0_1_00/out_reg[28]_1
    SLICE_X21Y58         FDRE                                         r  v_0_1_00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    v_0_1_00/clk
    SLICE_X21Y58         FDRE                                         r  v_0_1_00/out_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y58         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_1_00/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read17_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_10/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.013     0.013    bin_read17_0/clk
    SLICE_X22Y65         FDRE                                         r  bin_read17_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read17_0/out_reg[13]/Q
                         net (fo=1, routed)           0.057     0.109    v_0_1_10/out_reg[13]_1
    SLICE_X22Y64         FDRE                                         r  v_0_1_10/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9558, unset)         0.018     0.018    v_0_1_10/clk
    SLICE_X22Y64         FDRE                                         r  v_0_1_10/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y64         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_1_10/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y25  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y13  mult_pipe14/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y3   mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y50  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y52  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y10  mult_pipe10/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y49  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y29  mult_pipe17/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y87   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y87   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y3    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y12   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y12   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y15   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y15   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y4    A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y15   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y15   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y87   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y87   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y3    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y3    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y12   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y12   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y15   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y15   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y4    A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y4    A0_0/mem_reg[0][0][12]/C



