---
permalink: /Reading list/
title: "To be read in 2023"
author_profile: true
redirect_from: 
  - /md/
  - /Reading list.html
---

## Books

* Digital Integrated Circuits, A Design Perspective. Second Edition
* CMOS VLSI Design, A Circuits and Systems Perspective. Fourth Edition
* Verilog Digital System Design. Second Edition
* Computer Architecture, A Quantitive Approach. Sixth Edition
* 动手学深度学习 Release 2.0.0-beta1
* 神经网络加速器的计算架构及存储优化技术研究 (Thanks to Prof. Fengbin TU who is the author and gifts me this book.)


## Papers
* AutoDCIM: An Automated Digital CIM Compiler
* Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks
* DaDianNao: A Machine-Learning Supercomputer
* Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
* Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks
* PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory
* Reconfigurability, Why It Matters in AI Tasks Processing: A Survey of Reconfigurable AI Chips
* Stripes: Bit-Serial Deep Neural Network Computing
* A 4nm 6163-TOPS/W/b 4790-TOPS/mm2/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update
* An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications
* A 5-nm 254-TOPS/W 221-TOPS/mm2 Fully-Digital Computingin-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling  and Simultaneous MAC and Write Operations
* A 12nm 121-TOPS/W 41.6-TOPS/mm2 All Digital Full Precision SRAM-based Compute-in-Memory with Configurable Bit-width For AI Edge Applications
* 
