Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 20:18:24 2021
| Host         : DESKTOP-J7VM5Q4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file wwm_top_methodology_drc_routed.rpt -pb wwm_top_methodology_drc_routed.pb -rpx wwm_top_methodology_drc_routed.rpx
| Design       : wwm_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 22         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 24         |
| TIMING-20 | Warning          | Non-clocked latch             | 3          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dc/bright_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dc/clk25_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sm/rgb_reg[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vb/rgb_reg[11]/CLR, vb/rgb_reg[3]/CLR, vb/rgb_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BtnR relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BtnU relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Sw0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Sw1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Sw2 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Sw3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Sw4 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Sw5 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Sw6 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Sw7 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on An0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on An1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Ca relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Cb relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Cc relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Cd relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Ce relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Cf relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Cg relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Ld0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Ld1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Ld2 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Ld3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch vb/rgb_reg[11] cannot be properly analyzed as its control pin vb/rgb_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch vb/rgb_reg[3] cannot be properly analyzed as its control pin vb/rgb_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch vb/rgb_reg[7] cannot be properly analyzed as its control pin vb/rgb_reg[7]/G is not reached by a timing clock
Related violations: <none>


