
---------- Begin Simulation Statistics ----------
final_tick                                 4281618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138739                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   271897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.72                       # Real time elapsed on the host
host_tick_rate                               50538512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753923                       # Number of instructions simulated
sim_ops                                      23035060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004282                       # Number of seconds simulated
sim_ticks                                  4281618000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12225939                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9784157                       # number of cc regfile writes
system.cpu.committedInsts                    11753923                       # Number of Instructions Simulated
system.cpu.committedOps                      23035060                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.728543                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.728543                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463430                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332019                       # number of floating regfile writes
system.cpu.idleCycles                          295162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121997                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435146                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.967831                       # Inst execution rate
system.cpu.iew.exec_refs                      4906009                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533605                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  720856                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4697473                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14050                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               715454                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27272994                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4372404                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            280143                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25414237                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4635                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                202367                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116855                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                212584                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            291                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41410                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80587                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33812243                       # num instructions consuming a value
system.cpu.iew.wb_count                      25247800                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628224                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21241667                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.948394                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25290066                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31872334                       # number of integer regfile reads
system.cpu.int_regfile_writes                19223829                       # number of integer regfile writes
system.cpu.ipc                               1.372603                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.372603                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166325      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17452046     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18984      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630587      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198330      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324079      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11153      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55454      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2553945      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369400      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866787      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178861      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25694380                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4666434                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9190259                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510231                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5042874                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      306558                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011931                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131251     42.81%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    281      0.09%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   126      0.04%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 1      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  30193      9.85%     52.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1248      0.41%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            139760     45.59%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3612      1.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21168179                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50785380                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20737569                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26468296                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27270749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25694380                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2245                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4237928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12246                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2046                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6362756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8268075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.107662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.489311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2243786     27.14%     27.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              465429      5.63%     32.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              582722      7.05%     39.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1210283     14.64%     54.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1253957     15.17%     69.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              850244     10.28%     79.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              822073      9.94%     89.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              483476      5.85%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              356105      4.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8268075                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.000545                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283059                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           233330                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4697473                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              715454                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9775986                       # number of misc regfile reads
system.cpu.numCycles                          8563237                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            6115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       149954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4085                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       300421                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4086                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2458                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7021                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3333                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8259                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       899200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       899200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  899200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11592                       # Request fanout histogram
system.membus.reqLayer2.occupancy            34398500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61633500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       106629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11013                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33550                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       417335                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                450885                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1425920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15575552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17001472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13433                       # Total snoops (count)
system.tol2bus.snoopTraffic                    157440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           163898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024967                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156063                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159807     97.50%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4090      2.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             163898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          265394500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208796498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16903999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               130672                       # number of demand (read+write) hits
system.l2.demand_hits::total                   138871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8199                       # number of overall hits
system.l2.overall_hits::.cpu.data              130672                       # number of overall hits
system.l2.overall_hits::total                  138871                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8525                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11594                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3069                       # number of overall misses
system.l2.overall_misses::.cpu.data              8525                       # number of overall misses
system.l2.overall_misses::total                 11594                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    249210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    668379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        917589000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    249210000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    668379000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       917589000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           139197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          139197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.272364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.061244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.272364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.061244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81202.346041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78402.228739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79143.436260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81202.346041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78402.228739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79143.436260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2458                       # number of writebacks
system.l2.writebacks::total                      2458                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    218530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    583079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    801609500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    218530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    583079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    801609500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.272364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.061237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.272364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.061237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71205.604431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68404.446269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69145.993272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71205.604431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68404.446269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69145.993272                       # average overall mshr miss latency
system.l2.replacements                          13431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104171                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104171                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        11010                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11010                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        11010                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11010                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    258280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     258280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.196220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.196220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77491.749175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77491.749175                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    224950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    224950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.196220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.196220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67491.749175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67491.749175                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    249210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    249210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.272364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.272364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81202.346041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81202.346041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    218530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    218530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.272364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.272364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71205.604431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71205.604431                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        117019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    410099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    410099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.042484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78986.710324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78986.710324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    358129500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    358129500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.042476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68990.464265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68990.464265                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1973.631153                       # Cycle average of tags in use
system.l2.tags.total_refs                      300278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15479                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.399057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     201.998586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       254.292037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1517.340530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.098632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.124166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.740889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1762                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    616307                       # Number of tag accesses
system.l2.tags.data_accesses                   616307                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005095536750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2458                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11592                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2458                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      80.815603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.476723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    384.968489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           136     96.45%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      2.13%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.879433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.835870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.244848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               89     63.12%     63.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.13%     65.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     22.70%     87.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      7.80%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      4.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  741888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               157312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    173.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4281534500                       # Total gap between requests
system.mem_ctrls.avgGap                     304735.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       196352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       533440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       152320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 45859298.984636180103                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 124588414.940333306789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35575336.239711247385                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3068                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2458                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     92258250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    234505000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 107333802000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30071.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27511.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  43667128.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       196352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       545536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        741888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       196352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       196352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       157312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       157312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3068                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8524                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11592                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2458                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2458                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     45859299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    127413515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        173272814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     45859299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     45859299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     36741251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        36741251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     36741251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     45859299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    127413515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       210014065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11403                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2380                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          158                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               112957000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              57015000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          326763250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9905.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28655.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8352                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1913                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.832525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   162.501508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   262.007480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1281     36.55%     36.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1093     31.18%     67.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          356     10.16%     77.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          211      6.02%     83.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          169      4.82%     88.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          110      3.14%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      1.80%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      1.37%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          174      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                729792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             152320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              170.447714                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               35.575336                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        11024160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5832915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30573480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4802400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 337437360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1103278890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    715064640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2208013845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.696133                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1847780750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    142740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2291097250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        14094360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7468560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       50843940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7621200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 337437360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1104674820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    713889120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2236029360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.239340                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1845368750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    142740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2293509250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116855                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1344881                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1130397                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            841                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4203557                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1471544                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28283342                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  8472                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 569508                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 313741                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 426650                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27332                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37080367                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68957231                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36608755                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6944786                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398763                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6681598                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2925780                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       738984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           738984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       738984                       # number of overall hits
system.cpu.icache.overall_hits::total          738984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12582                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12582                       # number of overall misses
system.cpu.icache.overall_misses::total         12582                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    421304498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    421304498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    421304498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    421304498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       751566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       751566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       751566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       751566                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016741                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016741                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016741                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33484.700207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33484.700207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33484.700207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33484.700207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1422                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.628571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        11013                       # number of writebacks
system.cpu.icache.writebacks::total             11013                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1312                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    353441498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    353441498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    353441498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    353441498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014995                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014995                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014995                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014995                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31361.268678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31361.268678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31361.268678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31361.268678                       # average overall mshr miss latency
system.cpu.icache.replacements                  11013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       738984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          738984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12582                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    421304498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    421304498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       751566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       751566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33484.700207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33484.700207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    353441498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    353441498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31361.268678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31361.268678                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.231523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              750253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.576715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.231523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3017533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3017533                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       75531                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  612396                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  464                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 291                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260873                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  282                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464484                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      534294                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           339                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752224                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           817                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1005777                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2543368                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3965338                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                636737                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116855                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389790                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2781                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28866525                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11535                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32590807                       # The number of ROB reads
system.cpu.rob.writes                        55037894                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3707798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3707798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3709869                       # number of overall hits
system.cpu.dcache.overall_hits::total         3709869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1132977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1132977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1133640                       # number of overall misses
system.cpu.dcache.overall_misses::total       1133640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13466716995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13466716995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13466716995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13466716995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4840775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4840775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843509                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843509                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.234049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234049                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.234053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234053                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11886.134489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11886.134489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11879.182981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11879.182981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               887                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.930101                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   135.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       104171                       # number of writebacks
system.cpu.dcache.writebacks::total            104171                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       994190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       994190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       994190                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       994190                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       139197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       139197                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2243666495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2243666495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2254016995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2254016995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028670                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028739                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16166.258331                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16166.258331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16192.999813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16192.999813                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3269537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3269537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1115989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1115989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13020698000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13020698000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.254471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11667.407116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11667.407116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       994188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       994188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1814716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1814716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14899.027923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14899.027923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    446018995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    446018995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26254.944372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26254.944372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    428949995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    428949995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25253.149358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25253.149358                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2071                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2071                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          663                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          663                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2734                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2734                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.242502                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.242502                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10350500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10350500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.149963                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.149963                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25245.121951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25245.121951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.844785                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3849066                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            139197                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.651932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.844785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19513233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19513233                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4281618000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3088897                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2927107                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117239                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2546944                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2543260                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.855356                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36820                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11558                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8666                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2892                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          469                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4187544                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115144                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7678395                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.999984                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.501922                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3416296     44.49%     44.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          840674     10.95%     55.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          416294      5.42%     60.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          252453      3.29%     64.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          258838      3.37%     67.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55532      0.72%     68.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           67343      0.88%     69.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80351      1.05%     70.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2290614     29.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7678395                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753923                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035060                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539658                       # Number of memory references committed
system.cpu.commit.loads                       4085077                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257287                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468163                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318837     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245175      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286830      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035060                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2290614                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753923                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035060                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1051530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15947430                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3088897                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2588746                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7092393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  630                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3830                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    751568                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21807                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            8268075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.677979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.457162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2748625     33.24%     33.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67083      0.81%     34.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1837814     22.23%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128329      1.55%     57.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   168993      2.04%     59.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114464      1.38%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   187681      2.27%     63.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212961      2.58%     66.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2802125     33.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              8268075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.360716                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.862313                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
