

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Tue May 26 12:15:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fir
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131| 1.310 us | 1.310 us |  131|  131|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_left   |       59|       59|         4|          1|          1|    57|    yes   |
        |- loop_right  |       59|       59|         4|          1|          1|    57|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|     12|      0|    536|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        2|      -|     16|     15|    0|
|Multiplexer      |        -|      -|      -|    305|    -|
|Register         |        0|      -|    703|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     12|    719|    920|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     15|      2|      5|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U                  |fir_filter_c          |        0|  16|  15|    0|    59|   16|     1|          944|
    |shift_reg_left_V_U   |fir_filter_shift_bkb  |        1|   0|   0|    0|    58|   32|     1|         1856|
    |shift_reg_right_V_U  |fir_filter_shift_bkb  |        1|   0|   0|    0|    58|   32|     1|         1856|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        2|  16|  15|    0|   175|   80|     3|         4656|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |acc_left_V_fu_245_p2        |     *    |      2|  0|  20|          32|          10|
    |acc_right_V_fu_358_p2       |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_1_fu_324_p2       |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_2_fu_397_p2       |     *    |      2|  0|  20|          16|          32|
    |mul_ln700_3_fu_437_p2       |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_fu_284_p2         |     *    |      2|  0|  20|          16|          32|
    |acc_left_V_1_fu_337_p2      |     +    |      0|  0|  54|          47|          47|
    |acc_left_V_2_fu_293_p2      |     +    |      0|  0|  60|          53|          53|
    |acc_right_V_1_fu_450_p2     |     +    |      0|  0|  54|          47|          47|
    |acc_right_V_2_fu_406_p2     |     +    |      0|  0|  60|          53|          53|
    |i_2_fu_373_p2               |     +    |      0|  0|  15|           6|           2|
    |i_fu_260_p2                 |     +    |      0|  0|  15|           6|           2|
    |icmp_ln51_fu_254_p2         |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln98_fu_367_p2         |   icmp   |      0|  0|  11|           6|           1|
    |datain_left_V_fu_307_p2     |    or    |      0|  0|  32|          32|          18|
    |datain_right_V_fu_420_p2    |    or    |      0|  0|  32|          32|          18|
    |datain_left_V_2_fu_313_p3   |  select  |      0|  0|  32|           1|          32|
    |datain_right_V_2_fu_426_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |     12|  0| 536|         390|         482|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_193_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_1_phi_fu_214_p4  |   9|          2|    6|         12|
    |c_address0                    |  15|          3|    6|         18|
    |datain_TDATA_blk_n            |   9|          2|    1|          2|
    |dataout_TDATA_blk_n           |   9|          2|    1|          2|
    |dataout_TDATA_int             |  15|          3|   32|         96|
    |dataout_TLAST_int             |  15|          3|    1|          3|
    |i_0_reg_189                   |   9|          2|    6|         12|
    |i_1_reg_210                   |   9|          2|    6|         12|
    |p_0403_0_reg_179              |   9|          2|   53|        106|
    |p_0412_0_reg_200              |   9|          2|   53|        106|
    |shift_reg_left_V_address0     |  15|          3|    6|         18|
    |shift_reg_left_V_address1     |  15|          3|    6|         18|
    |shift_reg_left_V_d1           |  15|          3|   32|         96|
    |shift_reg_right_V_address0    |  15|          3|    6|         18|
    |shift_reg_right_V_address1    |  15|          3|    6|         18|
    |shift_reg_right_V_d1          |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 305|         66|  264|        668|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_left_V_reg_467          |  41|   0|   42|          1|
    |acc_right_V_reg_532         |  42|   0|   42|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3     |   1|   0|    1|          0|
    |datain_last_V_val8_reg_576  |   1|   0|    1|          0|
    |datain_last_V_val_reg_511   |   1|   0|    1|          0|
    |datain_left_V_2_reg_516     |  32|   0|   32|          0|
    |datain_right_V_2_reg_581    |  32|   0|   32|          0|
    |i_0_reg_189                 |   6|   0|    6|          0|
    |i_1_reg_210                 |   6|   0|    6|          0|
    |i_2_reg_546                 |   6|   0|    6|          0|
    |i_reg_481                   |   6|   0|    6|          0|
    |icmp_ln51_reg_477           |   1|   0|    1|          0|
    |icmp_ln98_reg_542           |   1|   0|    1|          0|
    |mul_ln700_1_reg_522         |  42|   0|   42|          0|
    |mul_ln700_2_reg_566         |  48|   0|   48|          0|
    |mul_ln700_3_reg_587         |  42|   0|   42|          0|
    |mul_ln700_reg_501           |  48|   0|   48|          0|
    |p_0403_0_reg_179            |  53|   0|   53|          0|
    |p_0412_0_reg_200            |  53|   0|   53|          0|
    |reg_229                     |  32|   0|   32|          0|
    |reg_233                     |  16|   0|   16|          0|
    |reg_237                     |  32|   0|   32|          0|
    |zext_ln58_1_reg_491         |   6|   0|   64|         58|
    |zext_ln99_1_reg_556         |   6|   0|   64|         58|
    |icmp_ln51_reg_477           |  64|  32|    1|          0|
    |icmp_ln98_reg_542           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 703|  64|  694|        117|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+----------------+-----+-----+--------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |   fir_filter   | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none |   fir_filter   | return value |
|datain_TDATA    |  in |   32|     axis     |  datain_data_V |    pointer   |
|datain_TVALID   |  in |    1|     axis     |  datain_last_V |    pointer   |
|datain_TREADY   | out |    1|     axis     |  datain_last_V |    pointer   |
|datain_TLAST    |  in |    1|     axis     |  datain_last_V |    pointer   |
|dataout_TDATA   | out |   32|     axis     | dataout_data_V |    pointer   |
|dataout_TVALID  | out |    1|     axis     | dataout_last_V |    pointer   |
|dataout_TREADY  |  in |    1|     axis     | dataout_last_V |    pointer   |
|dataout_TLAST   | out |    1|     axis     | dataout_last_V |    pointer   |
+----------------+-----+-----+--------------+----------------+--------------+

