
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

Modified Files: 16
FID:  path (prevtimestamp, timestamp)
18       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
19       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\acmtable.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
20       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\components.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
21       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
22       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
23       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
24       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructnvm_bb.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
25       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
26       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\iram512x9_rtl.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
27       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
28       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x16_rtl.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
29       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x8_rtl.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
30       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
31       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\support.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
32       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\misc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)
33       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\textio.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31)

*******************************************************************
Modules that may have changed as a result of file changes: 13
MID:  lib.cell.view
0        coreabc_lib.coreabc_c0_coreabc_c0_0_acmtable.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\acmtable.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
2        coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
4        coreabc_lib.coreabc_c0_coreabc_c0_0_debugblk.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
6        coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
8        coreabc_lib.coreabc_c0_coreabc_c0_0_instructnvm.bb may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructnvm_bb.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
10       coreabc_lib.coreabc_c0_coreabc_c0_0_instructram.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
12       coreabc_lib.coreabc_c0_coreabc_c0_0_iram512x9.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\iram512x9_rtl.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
14       coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
16       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x16.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x16_rtl.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
18       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x8.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x8_rtl.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
20       coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
22       coreabc_lib.coreabc_c0_coreabc_c0_0_textio_test.tb may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\textio.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)
36       work.coreabc_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd (2019-10-26 17:05:15, 2019-10-26 17:51:31) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 27
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd (2018-12-21 01:52:13)
1        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\arith.vhd (2018-12-21 01:52:16)
2        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\location.map (2018-12-21 01:52:16)
3        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\numeric.vhd (2018-12-21 01:52:16)
4        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std.vhd (2018-12-21 01:52:16)
5        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd (2018-12-21 01:52:16)
6        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std_textio.vhd (2018-12-21 01:52:16)
7        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\unsigned.vhd (2018-12-21 01:52:16)
8        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\hyperents.vhd (2018-12-21 01:52:16)
9        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2018-12-21 01:52:16)
10       C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\umr_capim.vhd (2018-12-21 01:52:16)
11       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd (2019-09-11 20:58:36)
12       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2019-10-06 03:05:40)
13       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2019-10-06 03:05:40)
14       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2019-10-06 03:05:40)
15       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2019-10-06 03:05:40)
16       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2019-07-19 23:55:25)
17       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\Blinking_System\Blinking_System.vhd (2019-10-26 17:24:36)
34       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0.vhd (2019-10-26 17:27:26)
35       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd (2019-10-26 17:27:26)
36       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd (2019-10-26 15:53:20)
37       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\FCCC_C0\FCCC_C0.vhd (2019-10-26 15:26:12)
38       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2019-10-26 15:26:11)
39       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0.vhd (2019-10-26 15:25:53)
40       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2019-10-26 15:25:53)
41       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd (2019-10-26 17:43:46)
42       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\timer.vhd (2019-10-26 15:22:27)

*******************************************************************
Unchanged modules: 40
MID:  lib.cell.view
24       coreapb3_lib.coreapb3.coreapb3_arch
25       coreapb3_lib.coreapb3.vhdl
26       coreapb3_lib.coreapb3_iaddr_reg.rtl
27       coreapb3_lib.coreapb3_iaddr_reg.vhdl
28       coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
29       coreapb3_lib.coreapb3_muxptob3.vhdl
30       corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl
31       corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.vhdl
32       corei2c_lib.corei2c_corei2creal.rtl
33       corei2c_lib.corei2c_corei2creal.vhdl
34       work.blinking_system.rtl
35       work.blinking_system.vhdl
38       work.coreapb3_c0.rtl
39       work.coreapb3_c0.vhdl
40       work.corei2c_c0.rtl
41       work.corei2c_c0.vhdl
42       work.fccc_c0.rtl
43       work.fccc_c0.vhdl
44       work.fccc_c0_fccc_c0_0_fccc.def_arch
45       work.fccc_c0_fccc_c0_0_fccc.vhdl
46       work.led_controller.architecture_led_controller
47       work.led_controller.vhdl
48       work.osc_c0.rtl
49       work.osc_c0.vhdl
50       work.osc_c0_osc_c0_0_osc.def_arch
51       work.osc_c0_osc_c0_0_osc.vhdl
52       work.rcosc_1mhz.def_arch
53       work.rcosc_1mhz.vhdl
54       work.rcosc_1mhz_fab.def_arch
55       work.rcosc_1mhz_fab.vhdl
56       work.rcosc_25_50mhz.def_arch
57       work.rcosc_25_50mhz.vhdl
58       work.rcosc_25_50mhz_fab.def_arch
59       work.rcosc_25_50mhz_fab.vhdl
60       work.timer.architecture_timer
61       work.timer.vhdl
62       work.xtlosc.def_arch
63       work.xtlosc.vhdl
64       work.xtlosc_fab.def_arch
65       work.xtlosc_fab.vhdl
