# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sls_8bit_alu_beh_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:38 on Feb 21,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_alu_beh_vhdl
# -- Compiling architecture sls_beh of sls_8bit_alu_beh_vhdl
# End time: 16:29:38 on Feb 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:38 on Feb 21,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_8bit_alu_beh_vhdl_tb
# -- Compiling architecture sls_verify of sls_8bit_alu_beh_vhdl_tb
# End time: 16:29:38 on Feb 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_8bit_alu_beh_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_8bit_alu_beh_vhdl_tb 
# Start time: 16:29:38 on Feb 21,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_8bit_alu_beh_vhdl_tb(sls_verify)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_8bit_alu_beh_vhdl(sls_beh)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (4) for port "/sls_8bit_alu_beh_vhdl_tb/cuv/Operand_X".
#    Time: 0 ps  Iteration: 0  Instance: /sls_8bit_alu_beh_vhdl_tb/cuv File: C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd Line: 18
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sls_8bit_alu_beh_vhdl_run_msim_rtl_vhdl.do PAUSED at line 12
# End time: 16:31:25 on Feb 21,2025, Elapsed time: 0:01:47
# Errors: 1, Warnings: 0
