Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 23 19:15:36 2025
| Host         : chonkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_timing_summary_routed.rpt -pb da_timing_summary_routed.pb -rpx da_timing_summary_routed.rpx -warn_on_violation
| Design       : da
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.953        0.000                      0                   34        0.239        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           3.953        0.000                      0                   34        0.239        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin_p                   
(none)                      clk_pin_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.976ns (34.572%)  route 3.740ns (65.428%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.238     6.347    index_odd[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.323     6.670 r  acc_p2[3]_i_12/O
                         net (fo=6, routed)           0.549     7.219    acc_p2[3]_i_12_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.332     7.551 r  acc_p2[7]_i_14/O
                         net (fo=3, routed)           0.807     8.358    p_1_in[3]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.482 r  acc_p2[3]_i_2/O
                         net (fo=1, routed)           0.535     9.018    acc_p2[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.403 r  acc_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    acc_p2_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.737 r  acc_p2_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.610    10.346    acc_p2[5]
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.272    14.300    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.928ns (34.225%)  route 3.705ns (65.775%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.448     6.557    index_odd[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.295     6.852 r  acc_p2[3]_i_14/O
                         net (fo=4, routed)           0.884     7.736    acc_p2[3]_i_14_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.124     7.860 r  acc_p2[7]_i_11/O
                         net (fo=3, routed)           0.487     8.348    p_1_in[4]
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.119     8.467 r  acc_p2[7]_i_4/O
                         net (fo=2, routed)           0.362     8.829    acc_p2[7]_i_4_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.161 r  acc_p2[7]_i_8/O
                         net (fo=1, routed)           0.000     9.161    acc_p2[7]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.741 r  acc_p2_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.523    10.264    acc_p2[6]
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]_lopt_replica/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.236    14.336    acc_p2_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.625ns (29.391%)  route 3.904ns (70.609%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.448     6.557    index_odd[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.295     6.852 r  acc_p2[3]_i_14/O
                         net (fo=4, routed)           0.810     7.662    acc_p2[3]_i_14_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.786 r  acc_p2[9]_i_6/O
                         net (fo=6, routed)           0.602     8.389    acc_p2[9]_i_6_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.153     8.542 r  acc_p2[7]_i_2/O
                         net (fo=2, routed)           0.690     9.231    acc_p2[7]_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.327     9.558 r  acc_p2[7]_i_6/O
                         net (fo=1, routed)           0.000     9.558    acc_p2[7]_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.806 r  acc_p2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.353    10.160    acc_p2[7]
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.244    14.328    acc_p2_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.625ns (29.402%)  route 3.902ns (70.598%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.448     6.557    index_odd[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.295     6.852 r  acc_p2[3]_i_14/O
                         net (fo=4, routed)           0.810     7.662    acc_p2[3]_i_14_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.786 r  acc_p2[9]_i_6/O
                         net (fo=6, routed)           0.602     8.389    acc_p2[9]_i_6_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.153     8.542 r  acc_p2[7]_i_2/O
                         net (fo=2, routed)           0.690     9.231    acc_p2[7]_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.327     9.558 r  acc_p2[7]_i_6/O
                         net (fo=1, routed)           0.000     9.558    acc_p2[7]_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.806 r  acc_p2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.351    10.158    acc_p2[7]
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.229    14.343    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.864ns (34.234%)  route 3.581ns (65.766%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.238     6.347    index_odd[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.323     6.670 r  acc_p2[3]_i_12/O
                         net (fo=6, routed)           0.549     7.219    acc_p2[3]_i_12_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.332     7.551 r  acc_p2[7]_i_14/O
                         net (fo=3, routed)           0.807     8.358    p_1_in[3]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.482 r  acc_p2[3]_i_2/O
                         net (fo=1, routed)           0.535     9.018    acc_p2[3]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.403 r  acc_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    acc_p2_reg[3]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.625 r  acc_p2_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.451    10.076    acc_p2[4]
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.270    14.302    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.928ns (35.415%)  route 3.516ns (64.585%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.448     6.557    index_odd[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.295     6.852 r  acc_p2[3]_i_14/O
                         net (fo=4, routed)           0.884     7.736    acc_p2[3]_i_14_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.124     7.860 r  acc_p2[7]_i_11/O
                         net (fo=3, routed)           0.487     8.348    p_1_in[4]
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.119     8.467 r  acc_p2[7]_i_4/O
                         net (fo=2, routed)           0.362     8.829    acc_p2[7]_i_4_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.161 r  acc_p2[7]_i_8/O
                         net (fo=1, routed)           0.000     9.161    acc_p2[7]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.741 r  acc_p2_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.334    10.075    acc_p2[6]
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.239    14.333    acc_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.112ns (37.299%)  route 3.550ns (62.701%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.448     6.557    index_odd[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.295     6.852 r  acc_p2[3]_i_14/O
                         net (fo=4, routed)           0.810     7.662    acc_p2[3]_i_14_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.786 r  acc_p2[9]_i_6/O
                         net (fo=6, routed)           0.602     8.389    acc_p2[9]_i_6_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.153     8.542 r  acc_p2[7]_i_2/O
                         net (fo=2, routed)           0.690     9.231    acc_p2[7]_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.327     9.558 r  acc_p2[7]_i_6/O
                         net (fo=1, routed)           0.000     9.558    acc_p2[7]_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.959 r  acc_p2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    acc_p2_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.293 r  acc_p2_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.293    acc_p2[9]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    14.634    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.001ns (36.045%)  route 3.550ns (63.955%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.448     6.557    index_odd[1]
    SLICE_X1Y18          LUT3 (Prop_lut3_I1_O)        0.295     6.852 r  acc_p2[3]_i_14/O
                         net (fo=4, routed)           0.810     7.662    acc_p2[3]_i_14_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.786 r  acc_p2[9]_i_6/O
                         net (fo=6, routed)           0.602     8.389    acc_p2[9]_i_6_n_0
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.153     8.542 r  acc_p2[7]_i_2/O
                         net (fo=2, routed)           0.690     9.231    acc_p2[7]_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.327     9.558 r  acc_p2[7]_i_6/O
                         net (fo=1, routed)           0.000     9.558    acc_p2[7]_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.959 r  acc_p2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    acc_p2_reg[7]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.182 r  acc_p2_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.182    acc_p2[8]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[8]/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.062    14.634    acc_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.837ns (37.238%)  route 3.096ns (62.762%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.238     6.347    index_odd[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.323     6.670 r  acc_p2[3]_i_12/O
                         net (fo=6, routed)           0.554     7.224    acc_p2[3]_i_12_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.332     7.556 r  acc_p2[3]_i_4/O
                         net (fo=2, routed)           0.488     8.045    lut_odd[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     8.169    acc_p2[3]_i_7_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.749 r  acc_p2_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.816     9.564    acc_p2[2]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[2]_lopt_replica/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)       -0.287    14.285    acc_p2_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 index_odd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.897ns (39.177%)  route 2.945ns (60.823%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.478     5.109 r  index_odd_reg[1]/Q
                         net (fo=26, routed)          1.238     6.347    index_odd[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.323     6.670 r  acc_p2[3]_i_12/O
                         net (fo=6, routed)           0.554     7.224    acc_p2[3]_i_12_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.332     7.556 r  acc_p2[3]_i_4/O
                         net (fo=2, routed)           0.488     8.045    lut_odd[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     8.169    acc_p2[3]_i_7_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.809 r  acc_p2_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.665     9.473    acc_p2[3]
    SLICE_X2Y21          FDRE                                         r  acc_p2_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.271    CLK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
                         clock pessimism              0.336    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)       -0.213    14.359    acc_p2_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  4.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_odd_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.663%)  route 0.197ns (51.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.197     1.751    valid_p1
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.046     1.797 r  index_odd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    index_odd[1]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.928    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_odd_reg[1]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X2Y20          FDSE (Hold_fdse_C_D)         0.131     1.558    index_odd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_even_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.529%)  route 0.197ns (51.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.197     1.751    valid_p1
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  index_even[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    index_even[1]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  index_even_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.928    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_even_reg[1]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X2Y20          FDSE (Hold_fdse_C_D)         0.120     1.547    index_even_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 data_0_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.256ns (64.623%)  route 0.140ns (35.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data_0_p1_reg[2]/Q
                         net (fo=3, routed)           0.140     1.697    data_0_p1_reg_n_0_[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  acc_p2[3]_i_8/O
                         net (fo=1, routed)           0.000     1.742    result[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.812 r  acc_p2_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    acc_p2[0]
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[0]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.533    acc_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.673%)  route 0.170ns (40.327%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[6]/Q
                         net (fo=2, routed)           0.170     1.722    DATA_OUT_OBUF[6]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  acc_p2[9]_i_3/O
                         net (fo=1, routed)           0.000     1.767    acc_p2[9]_i_3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.832 r  acc_p2_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.832    acc_p2[9]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.927    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism             -0.502     1.425    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.530    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.289%)  route 0.169ns (39.711%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[6]/Q
                         net (fo=2, routed)           0.169     1.721    DATA_OUT_OBUF[6]
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  acc_p2[9]_i_4/O
                         net (fo=1, routed)           0.000     1.766    acc_p2[9]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.836 r  acc_p2_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    acc_p2[8]
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.927    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[8]/C
                         clock pessimism             -0.502     1.425    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.530    acc_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 data_0_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.292ns (67.570%)  route 0.140ns (32.430%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data_0_p1_reg[2]/Q
                         net (fo=3, routed)           0.140     1.697    data_0_p1_reg_n_0_[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  acc_p2[3]_i_8/O
                         net (fo=1, routed)           0.000     1.742    result[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.848 r  acc_p2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.848    acc_p2[1]
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[1]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.533    acc_p2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 data_0_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.332ns (70.317%)  route 0.140ns (29.683%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data_0_p1_reg[2]/Q
                         net (fo=3, routed)           0.140     1.697    data_0_p1_reg_n_0_[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  acc_p2[3]_i_8/O
                         net (fo=1, routed)           0.000     1.742    result[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.888 r  acc_p2_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.888    acc_p2[2]
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[2]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.102     1.530    acc_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 data_0_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.352ns (71.524%)  route 0.140ns (28.476%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data_0_p1_reg[2]/Q
                         net (fo=3, routed)           0.140     1.697    data_0_p1_reg_n_0_[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  acc_p2[3]_i_8/O
                         net (fo=1, routed)           0.000     1.742    result[0]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.908 r  acc_p2_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.908    acc_p2[3]
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[3]/C
                         clock pessimism             -0.501     1.428    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.102     1.530    acc_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_1_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.949%)  route 0.362ns (66.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 f  valid_p1_reg/Q
                         net (fo=4, routed)           0.168     1.722    valid_p1
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.045     1.767 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.194     1.961    data_0_p1
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X0Y18          FDRE (Hold_fdre_C_CE)       -0.039     1.390    data_1_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_1_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.949%)  route 0.362ns (66.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 f  valid_p1_reg/Q
                         net (fo=4, routed)           0.168     1.722    valid_p1
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.045     1.767 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.194     1.961    data_0_p1
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[3]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X1Y18          FDRE (Hold_fdre_C_CE)       -0.039     1.390    data_1_p1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    acc_p2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    acc_p2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    acc_p2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    acc_p2_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    acc_p2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    acc_p2_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    acc_p2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    acc_p2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    acc_p2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    acc_p2_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    acc_p2_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 index_even_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NEXT_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.466ns (57.519%)  route 2.560ns (42.481%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.625     4.631    CLK_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  index_even_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.518     5.149 f  index_even_reg[1]/Q
                         net (fo=12, routed)          0.587     5.736    index_even[1]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.150     5.886 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.973     7.859    NEXT_IN_OBUF
    R19                  OBUF (Prop_obuf_I_O)         2.798    10.657 r  NEXT_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.657    NEXT_IN
    R19                                                               r  NEXT_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.144ns  (logic 3.046ns (59.210%)  route 2.098ns (40.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  valid_p2_reg/Q
                         net (fo=1, routed)           2.098     7.184    OUT_VALID_OBUF
    P19                  OBUF (Prop_obuf_I_O)         2.590     9.773 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     9.773    OUT_VALID
    P19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 3.080ns (61.365%)  route 1.939ns (38.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[8]/Q
                         net (fo=1, routed)           1.939     7.025    DATA_OUT_OBUF[8]
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.649 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.649    DATA_OUT[8]
    L17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.974ns  (logic 3.221ns (64.751%)  route 1.753ns (35.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419     5.049 r  acc_p2_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.753     6.802    acc_p2_reg[7]_lopt_replica_1
    K17                  OBUF (Prop_obuf_I_O)         2.802     9.604 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.604    DATA_OUT[7]
    K17                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.910ns  (logic 3.058ns (62.271%)  route 1.853ns (37.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.626     4.632    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.088 r  acc_p2_reg[0]/Q
                         net (fo=4, routed)           1.853     6.940    DATA_OUT_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.542 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.542    DATA_OUT[0]
    W18                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.888ns  (logic 3.063ns (62.666%)  route 1.825ns (37.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[4]/Q
                         net (fo=5, routed)           1.825     6.911    DATA_OUT_OBUF[4]
    P18                  OBUF (Prop_obuf_I_O)         2.607     9.518 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.518    DATA_OUT[4]
    P18                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.847ns  (logic 3.041ns (62.745%)  route 1.806ns (37.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.806     6.892    acc_p2_reg[6]_lopt_replica_1
    N17                  OBUF (Prop_obuf_I_O)         2.585     9.477 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.477    DATA_OUT[6]
    N17                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.824ns  (logic 3.068ns (63.603%)  route 1.756ns (36.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.086 r  acc_p2_reg[9]/Q
                         net (fo=1, routed)           1.756     6.842    DATA_OUT_OBUF[9]
    M19                  OBUF (Prop_obuf_I_O)         2.612     9.454 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.454    DATA_OUT[9]
    M19                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 3.058ns (63.957%)  route 1.723ns (36.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.626     4.632    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.088 r  acc_p2_reg[1]/Q
                         net (fo=4, routed)           1.723     6.811    DATA_OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.413 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.413    DATA_OUT[1]
    V19                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.775ns  (logic 3.111ns (65.163%)  route 1.663ns (34.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     4.630    CLK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.148 r  acc_p2_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.811    acc_p2_reg[3]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         2.593     9.405 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.405    DATA_OUT[3]
    R18                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_p2_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 1.252ns (79.250%)  route 0.328ns (20.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.328     1.881    acc_p2_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.992 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.992    DATA_OUT[2]
    U19                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.248ns (77.922%)  route 0.354ns (22.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[5]/Q
                         net (fo=5, routed)           0.354     1.906    DATA_OUT_OBUF[5]
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.013 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.013    DATA_OUT[5]
    P17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 1.275ns (79.563%)  route 0.327ns (20.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.576 r  acc_p2_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.903    acc_p2_reg[3]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.014 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.014    DATA_OUT[3]
    R18                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 1.244ns (76.180%)  route 0.389ns (23.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.389     1.942    acc_p2_reg[6]_lopt_replica_1
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.044 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.044    DATA_OUT[6]
    N17                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.260ns (76.444%)  route 0.388ns (23.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.414    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  acc_p2_reg[1]/Q
                         net (fo=4, routed)           0.388     1.943    DATA_OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.062 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.062    DATA_OUT[1]
    V19                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.260ns (75.782%)  route 0.403ns (24.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.414    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  acc_p2_reg[0]/Q
                         net (fo=4, routed)           0.403     1.957    DATA_OUT_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.076 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.076    DATA_OUT[0]
    W18                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.270ns (76.244%)  route 0.396ns (23.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[9]/Q
                         net (fo=1, routed)           0.396     1.949    DATA_OUT_OBUF[9]
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.077 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.077    DATA_OUT[9]
    M19                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.265ns (75.804%)  route 0.404ns (24.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[4]/Q
                         net (fo=5, routed)           0.404     1.957    DATA_OUT_OBUF[4]
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.081 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.081    DATA_OUT[4]
    P18                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.328ns (77.099%)  route 0.394ns (22.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  acc_p2_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.394     1.934    acc_p2_reg[7]_lopt_replica_1
    K17                  OBUF (Prop_obuf_I_O)         1.200     3.134 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.134    DATA_OUT[7]
    K17                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.282ns (72.875%)  route 0.477ns (27.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.412    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  acc_p2_reg[8]/Q
                         net (fo=1, routed)           0.477     2.030    DATA_OUT_OBUF[8]
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.171 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.171    DATA_OUT[8]
    L17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin_p

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.060ns (29.435%)  route 2.542ns (70.565%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.641     3.602    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.060ns (29.435%)  route 2.542ns (70.565%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.641     3.602    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.060ns (29.435%)  route 2.542ns (70.565%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.641     3.602    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.060ns (29.435%)  route 2.542ns (70.565%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.641     3.602    data_0_p1
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_1_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.060ns (29.580%)  route 2.524ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.623     3.584    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_1_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_1_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_1_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.060ns (29.580%)  route 2.524ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.623     3.584    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_1_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_1_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_2_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.060ns (29.580%)  route 2.524ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.623     3.584    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_2_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.060ns (29.580%)  route 2.524ns (70.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.623     3.584    data_0_p1
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.275    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_1_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.060ns (30.624%)  route 2.402ns (69.376%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.501     3.462    data_0_p1
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.273    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_1_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_1_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.060ns (30.624%)  route 2.402ns (69.376%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  RST_IBUF_inst/O
                         net (fo=19, routed)          1.901     2.837    RST_IBUF
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.124     2.961 r  data_3_p1[3]_i_1/O
                         net (fo=16, routed)          0.501     3.462    data_0_p1
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.273    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA_IN_3[1]
                            (input port)
  Destination:            data_3_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.156ns (27.143%)  route 0.417ns (72.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  DATA_IN_3[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  DATA_IN_3_IBUF[1]_inst/O
                         net (fo=1, routed)           0.417     0.573    DATA_IN_3_IBUF[1]
    SLICE_X0Y18          FDRE                                         r  data_3_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_3_p1_reg[1]/C

Slack:                    inf
  Source:                 DATA_IN_3[2]
                            (input port)
  Destination:            data_3_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.167ns (28.523%)  route 0.417ns (71.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  DATA_IN_3[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  DATA_IN_3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.417     0.584    DATA_IN_3_IBUF[2]
    SLICE_X0Y18          FDRE                                         r  data_3_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_3_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_3[0]
                            (input port)
  Destination:            data_3_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.175ns (29.126%)  route 0.427ns (70.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DATA_IN_3[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  DATA_IN_3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.427     0.602    DATA_IN_3_IBUF[0]
    SLICE_X0Y18          FDRE                                         r  data_3_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  data_3_p1_reg[0]/C

Slack:                    inf
  Source:                 DATA_IN_1[3]
                            (input port)
  Destination:            data_1_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.165ns (26.609%)  route 0.455ns (73.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DATA_IN_1[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_1[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  DATA_IN_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.455     0.620    DATA_IN_1_IBUF[3]
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_1_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_3[3]
                            (input port)
  Destination:            data_3_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.168ns (26.584%)  route 0.464ns (73.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  DATA_IN_3[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_3[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  DATA_IN_3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.464     0.631    DATA_IN_3_IBUF[3]
    SLICE_X1Y18          FDRE                                         r  data_3_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_3_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_2[0]
                            (input port)
  Destination:            data_2_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.180ns (28.043%)  route 0.462ns (71.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  DATA_IN_2[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_2[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  DATA_IN_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.462     0.642    DATA_IN_2_IBUF[0]
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[0]/C

Slack:                    inf
  Source:                 DATA_IN_2[3]
                            (input port)
  Destination:            data_2_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.167ns (25.753%)  route 0.481ns (74.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DATA_IN_2[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_2[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  DATA_IN_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.481     0.648    DATA_IN_2_IBUF[3]
    SLICE_X1Y18          FDRE                                         r  data_2_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  data_2_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_2[2]
                            (input port)
  Destination:            data_2_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.178ns (27.277%)  route 0.474ns (72.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DATA_IN_2[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_2[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  DATA_IN_2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.474     0.652    DATA_IN_2_IBUF[2]
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_2_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_1[2]
                            (input port)
  Destination:            data_1_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.173ns (26.274%)  route 0.485ns (73.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DATA_IN_1[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_1[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  DATA_IN_1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.485     0.658    DATA_IN_1_IBUF[2]
    SLICE_X0Y17          FDRE                                         r  data_1_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  data_1_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.165ns (24.340%)  route 0.514ns (75.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  RST_IBUF_inst/O
                         net (fo=19, routed)          0.514     0.679    RST_IBUF
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  acc_p2_reg[0]/C





