=====
SETUP
2.918
18.015
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n307_s1
17.193
18.015
regul/d_reg_7_s0
18.015
=====
SETUP
2.918
18.015
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n306_s1
17.193
18.015
regul/d_reg_8_s0
18.015
=====
SETUP
3.114
17.819
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n305_s1
17.193
17.819
regul/d_reg_9_s0
17.819
=====
SETUP
3.114
17.819
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n304_s1
17.193
17.819
regul/d_reg_10_s0
17.819
=====
SETUP
3.114
17.819
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n303_s1
17.193
17.819
regul/d_reg_11_s0
17.819
=====
SETUP
3.114
17.819
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n302_s1
17.193
17.819
regul/d_reg_12_s0
17.819
=====
SETUP
3.123
17.809
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n311_s1
16.710
17.809
regul/d_reg_3_s0
17.809
=====
SETUP
3.123
17.809
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n310_s1
16.710
17.809
regul/d_reg_4_s0
17.809
=====
SETUP
3.123
17.809
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n309_s1
16.710
17.809
regul/d_reg_5_s0
17.809
=====
SETUP
3.123
17.809
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n308_s1
16.710
17.809
regul/d_reg_6_s0
17.809
=====
SETUP
3.241
17.691
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n301_s1
16.869
17.691
regul/d_reg_13_s0
17.691
=====
SETUP
3.241
17.691
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n300_s1
16.869
17.691
regul/d_reg_14_s0
17.691
=====
SETUP
3.437
17.495
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n314_s1
16.869
17.495
regul/d_reg_0_s0
17.495
=====
SETUP
3.437
17.495
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.870
regul/n312_s1
16.869
17.495
regul/d_reg_2_s0
17.495
=====
SETUP
3.543
17.390
20.932
clk_ibuf
0.000
0.982
greska_15_s0
1.226
1.684
regul/n111_s
5.442
6.487
regul/n110_s
6.487
6.544
regul/n109_s
6.544
6.601
regul/n108_s
6.601
6.658
regul/n107_s
6.658
6.715
regul/n106_s
6.715
7.278
regul/n132_s
8.898
9.448
regul/n131_s
9.448
9.505
regul/n130_s
9.505
9.562
regul/n129_s
9.562
9.619
regul/n202_s34
12.284
12.555
regul/n314_s5
13.358
14.419
regul/n314_s2
14.838
15.864
regul/n313_s1
16.291
17.390
regul/d_reg_1_s0
17.390
=====
SETUP
10.162
10.634
20.796
n373_s2
10.008
10.634
spori_s1
10.634
=====
SETUP
10.666
10.160
20.826
clk_ibuf
0.000
0.982
u/sekunda_19_s0
1.226
1.684
u/n909_s6
2.496
3.595
u/n909_s3
4.730
5.829
u/n909_s8
6.973
7.795
u/n567_s21
9.128
10.160
u/txState_1_s10
10.160
=====
SETUP
10.898
9.927
20.826
clk_ibuf
0.000
0.982
u/sekunda_19_s0
1.226
1.684
u/n909_s6
2.496
3.595
u/n909_s3
4.730
5.829
u/n909_s8
6.973
7.795
u/n603_s10
9.105
9.927
u/txByteCounter_0_s4
9.927
=====
SETUP
11.206
9.977
21.182
clk_ibuf
0.000
0.982
u/txCounter_10_s2
1.226
1.684
u/n949_s7
2.110
3.209
u/n949_s2
4.013
5.112
u/n949_s1
5.916
7.015
u/txByteCounter_4_s6
8.210
9.271
u/txByteCounter_1_s2
9.977
=====
SETUP
11.323
9.503
20.826
clk_ibuf
0.000
0.982
a/NESTO_1_s1
1.226
1.684
a/n836_s10
2.670
3.731
a/n785_s82
4.163
5.262
a/n785_s79
7.367
8.466
a/n785_s75
8.471
9.503
a/NESTO_2_s1
9.503
=====
SETUP
11.383
9.443
20.826
clk_ibuf
0.000
0.982
u/sekunda_19_s0
1.226
1.684
u/n909_s6
2.496
3.595
u/n909_s3
4.730
5.829
u/n909_s8
6.973
7.795
u/n568_s15
8.621
9.443
u/txState_0_s3
9.443
=====
SETUP
11.517
9.309
20.826
clk_ibuf
0.000
0.982
u/txCounter_10_s2
1.226
1.684
u/n949_s7
2.110
3.209
u/n949_s2
4.013
5.112
u/n949_s1
5.916
7.015
u/n597_s11
8.210
9.309
u/txByteCounter_3_s2
9.309
=====
SETUP
11.525
9.300
20.826
clk_ibuf
0.000
0.982
u/sekunda_19_s0
1.226
1.684
u/n909_s6
2.496
3.595
u/n909_s3
4.730
5.829
u/txCounter_1_s4
6.973
7.775
u/n593_s16
8.201
9.300
u/txCounter_0_s3
9.300
=====
SETUP
11.566
9.616
21.182
clk_ibuf
0.000
0.982
u/txCounter_10_s2
1.226
1.684
u/n949_s7
2.110
3.209
u/n949_s2
4.013
5.112
u/n949_s1
5.916
7.015
u/txByteCounter_4_s6
8.210
9.271
u/txByteCounter_2_s2
9.616
=====
SETUP
11.566
9.616
21.182
clk_ibuf
0.000
0.982
u/txCounter_10_s2
1.226
1.684
u/n949_s7
2.110
3.209
u/n949_s2
4.013
5.112
u/n949_s1
5.916
7.015
u/txByteCounter_4_s6
8.210
9.271
u/txByteCounter_3_s2
9.616
=====
HOLD
-0.685
0.374
1.059
n373_s2
0.002
0.374
spori_s1
0.374
=====
HOLD
0.636
1.532
0.896
regul/e_prev_15_s0
0.967
1.300
regul/n202_s34
1.532
=====
HOLD
0.636
1.532
0.896
regul/e_prev_14_s0
0.967
1.300
regul/n202_s34
1.532
=====
HOLD
0.636
1.532
0.896
regul/e_prev_13_s0
0.967
1.300
regul/n202_s34
1.532
=====
HOLD
0.636
1.532
0.896
regul/e_prev_12_s0
0.967
1.300
regul/n202_s34
1.532
=====
HOLD
0.636
1.532
0.896
regul/e_prev_6_s0
0.967
1.300
regul/n202_s34
1.532
=====
HOLD
0.666
1.565
0.899
regul/e_prev_11_s0
0.967
1.300
regul/n202_s34
1.565
=====
HOLD
0.666
1.565
0.899
regul/e_prev_5_s0
0.967
1.300
regul/n202_s34
1.565
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u/txCounter_11_s2
1.029
1.362
u/n582_s21
1.365
1.737
u/txCounter_11_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
a/bitToSend_2_s1
1.029
1.362
a/n1045_s2
1.365
1.737
a/bitToSend_2_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
a/counter_3_s2
1.029
1.362
a/n852_s8
1.365
1.737
a/counter_3_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
a/counter_5_s2
1.029
1.362
a/n850_s8
1.365
1.737
a/counter_5_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
a/counter_6_s2
1.029
1.362
a/n849_s8
1.365
1.737
a/counter_6_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
a/counter_7_s2
1.029
1.362
a/n848_s8
1.365
1.737
a/counter_7_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
adcEnable_s5
1.029
1.362
n196_s8
1.365
1.737
adcEnable_s5
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
temp_br_0_s0
1.029
1.362
n355_s2
1.365
1.737
temp_br_0_s0
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/txBitNumber_0_s2
1.029
1.362
u/n699_s9
1.366
1.738
u/txBitNumber_0_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/txBitNumber_1_s2
1.029
1.362
u/n697_s8
1.366
1.738
u/txBitNumber_1_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/txBitNumber_2_s2
1.029
1.362
u/n695_s8
1.366
1.738
u/txBitNumber_2_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/txCounter_4_s2
1.029
1.362
u/n589_s22
1.366
1.738
u/txCounter_4_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/txCounter_8_s2
1.029
1.362
u/n585_s21
1.366
1.738
u/txCounter_8_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/txCounter_23_s2
1.029
1.362
u/n570_s21
1.366
1.738
u/txCounter_23_s2
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
u/sekunda_0_s0
1.029
1.362
u/n25_s2
1.366
1.738
u/sekunda_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
iz/Q_reg_0_s0
1.029
1.362
iz/n31_s2
1.366
1.738
iz/Q_reg_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
a/bitToSend_1_s1
1.029
1.362
a/n1046_s3
1.366
1.738
a/bitToSend_1_s1
1.738
