<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>时序逻辑和组合逻辑 | Bigpina' NoteBook</title><meta name="author" content="🍍大菠萝"><meta name="copyright" content="🍍大菠萝"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="在数字电路设计中，时序逻辑（Sequential Logic） 和 组合逻辑（Combinational Logic） 是两种基本的逻辑电路类型，它们在结构、功能和行为上有显著区别。  一、组合逻辑（Combinational Logic）定义：组合逻辑电路的输出仅取决于当前输入，与电路过去的状态无关。 特点： 无记忆性：不包含存储元件。 输出是输入的纯函数：$ Y &#x3D; f(X_1, X">
<meta property="og:type" content="article">
<meta property="og:title" content="时序逻辑和组合逻辑">
<meta property="og:url" content="http://bigpina.github.io/posts/74c3123c.html">
<meta property="og:site_name" content="Bigpina&#39; NoteBook">
<meta property="og:description" content="在数字电路设计中，时序逻辑（Sequential Logic） 和 组合逻辑（Combinational Logic） 是两种基本的逻辑电路类型，它们在结构、功能和行为上有显著区别。  一、组合逻辑（Combinational Logic）定义：组合逻辑电路的输出仅取决于当前输入，与电路过去的状态无关。 特点： 无记忆性：不包含存储元件。 输出是输入的纯函数：$ Y &#x3D; f(X_1, X">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://bigpina.github.io/img/default.jpg">
<meta property="article:published_time" content="2025-12-14T14:15:14.000Z">
<meta property="article:modified_time" content="2025-12-14T14:17:33.969Z">
<meta property="article:author" content="🍍大菠萝">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://bigpina.github.io/img/default.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://bigpina.github.io/posts/74c3123c.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '时序逻辑和组合逻辑',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-12-14 22:17:33'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/favicon.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">62</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">41</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg fixed" id="page-header" style="background-image: url('/img/default.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="Bigpina' NoteBook"><span class="site-name">Bigpina' NoteBook</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">时序逻辑和组合逻辑</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-12-14T14:15:14.000Z" title="发表于 2025-12-14 22:15:14">2025-12-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-12-14T14:17:33.969Z" title="更新于 2025-12-14 22:17:33">2025-12-14</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">1,738</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>6分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="时序逻辑和组合逻辑"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>在数字电路设计中，<strong>时序逻辑（Sequential Logic）</strong> 和 <strong>组合逻辑（Combinational Logic）</strong> 是两种基本的逻辑电路类型，它们在结构、功能和行为上有显著区别。</p>
<hr>
<h2 id="一、组合逻辑（Combinational-Logic）"><a href="#一、组合逻辑（Combinational-Logic）" class="headerlink" title="一、组合逻辑（Combinational Logic）"></a>一、组合逻辑（Combinational Logic）</h2><h3 id="定义："><a href="#定义：" class="headerlink" title="定义："></a>定义：</h3><p>组合逻辑电路的输出<strong>仅取决于当前输入</strong>，与电路过去的状态无关。</p>
<h3 id="特点："><a href="#特点：" class="headerlink" title="特点："></a>特点：</h3><ul>
<li><strong>无记忆性</strong>：不包含存储元件。</li>
<li>输出是输入的纯函数：$ Y &#x3D; f(X_1, X_2, …, X_n) $</li>
<li>电路中<strong>不含反馈回路</strong>或时钟信号。</li>
<li>响应速度快（只受门延迟影响）。</li>
</ul>
<h3 id="常见组合逻辑电路："><a href="#常见组合逻辑电路：" class="headerlink" title="常见组合逻辑电路："></a>常见组合逻辑电路：</h3><ul>
<li>加法器（Adder）</li>
<li>多路选择器（Multiplexer）</li>
<li>译码器（Decoder）</li>
<li>编码器（Encoder）</li>
<li>比较器（Comparator）</li>
</ul>
<h3 id="示例："><a href="#示例：" class="headerlink" title="示例："></a>示例：</h3><p>一个2输入与门：<br>若 A&#x3D;1, B&#x3D;0，则输出 Y &#x3D; A·B &#x3D; 0。<br>无论之前 A、B 是什么值，只要当前输入确定，输出就唯一确定。</p>
<hr>
<h2 id="二、时序逻辑（Sequential-Logic）"><a href="#二、时序逻辑（Sequential-Logic）" class="headerlink" title="二、时序逻辑（Sequential Logic）"></a>二、时序逻辑（Sequential Logic）</h2><h3 id="定义：-1"><a href="#定义：-1" class="headerlink" title="定义："></a>定义：</h3><p>时序逻辑电路的输出<strong>不仅取决于当前输入，还与电路的历史状态有关</strong>。</p>
<h3 id="特点：-1"><a href="#特点：-1" class="headerlink" title="特点："></a>特点：</h3><ul>
<li><strong>有记忆性</strong>：包含存储元件（如触发器、寄存器）。</li>
<li>通常由<strong>组合逻辑 + 存储单元</strong>构成。</li>
<li>一般受<strong>时钟信号（Clock）</strong> 控制（同步时序电路），也有异步类型。</li>
<li>输出是当前输入和内部状态的函数：$ Y &#x3D; f(X, S) $，其中 $S$ 是状态。</li>
</ul>
<h3 id="分类："><a href="#分类：" class="headerlink" title="分类："></a>分类：</h3><ol>
<li><strong>同步时序电路</strong>：所有状态变化由统一时钟控制（最常见）。</li>
<li><strong>异步时序电路</strong>：状态变化由输入变化直接引发，无全局时钟（设计复杂，易产生竞争冒险）。</li>
</ol>
<h3 id="常见时序逻辑电路："><a href="#常见时序逻辑电路：" class="headerlink" title="常见时序逻辑电路："></a>常见时序逻辑电路：</h3><ul>
<li>触发器（Flip-Flop）：D触发器、JK触发器等</li>
<li>寄存器（Register）</li>
<li>计数器（Counter）</li>
<li>有限状态机（FSM）</li>
<li>存储器（RAM、ROM 等）</li>
</ul>
<h3 id="示例：-1"><a href="#示例：-1" class="headerlink" title="示例："></a>示例：</h3><p>一个带复位的D触发器：<br>在时钟上升沿，若 D&#x3D;1，则 Q 被更新为 1；<br>即使之后 D 变为 0，Q 仍保持为 1，直到下一个时钟沿到来。<br>→ 输出依赖于“过去”的输入和时钟事件。</p>
<hr>
<h2 id="三、对比总结"><a href="#三、对比总结" class="headerlink" title="三、对比总结"></a>三、对比总结</h2><table>
<thead>
<tr>
<th>特性</th>
<th>组合逻辑</th>
<th>时序逻辑</th>
</tr>
</thead>
<tbody><tr>
<td>输出依赖</td>
<td>仅当前输入</td>
<td>当前输入 + 历史状态</td>
</tr>
<tr>
<td>是否有记忆</td>
<td>否</td>
<td>是</td>
</tr>
<tr>
<td>是否有时钟</td>
<td>无</td>
<td>通常有（同步电路）</td>
</tr>
<tr>
<td>是否含反馈&#x2F;存储元件</td>
<td>否</td>
<td>是（如触发器）</td>
</tr>
<tr>
<td>举例</td>
<td>与门、加法器、多路选择器</td>
<td>寄存器、计数器、状态机</td>
</tr>
<tr>
<td>电路分析方法</td>
<td>布尔代数、真值表</td>
<td>状态图、状态表、时序图</td>
</tr>
</tbody></table>
<hr>
<h2 id="四、实际系统中的结合"><a href="#四、实际系统中的结合" class="headerlink" title="四、实际系统中的结合"></a>四、实际系统中的结合</h2><p>现代数字系统（如CPU）通常<strong>同时包含组合逻辑和时序逻辑</strong>：</p>
<ul>
<li><strong>组合逻辑</strong>用于执行运算（如ALU）、地址译码等；</li>
<li><strong>时序逻辑</strong>用于保存中间结果、控制流程（如程序计数器、指令寄存器）。</li>
</ul>
<p>例如，在一个简单的处理器中：</p>
<ul>
<li>指令译码 → 组合逻辑</li>
<li>寄存器文件读写 → 时序逻辑（受时钟控制）</li>
<li>程序计数器递增 → 时序逻辑</li>
</ul>
<p>在硬件描述语言（如 <strong>Verilog</strong>）中，<strong>阻塞赋值（blocking assignment）</strong> 和 <strong>非阻塞赋值（non-blocking assignment）</strong> 的使用与 <strong>组合逻辑</strong> 和 <strong>时序逻辑</strong> 的建模密切相关。理解它们之间的关系，是正确编写可综合、功能正确的 RTL（寄存器传输级）代码的关键。</p>
<hr>
<h2 id="一、基本概念回顾"><a href="#一、基本概念回顾" class="headerlink" title="一、基本概念回顾"></a>一、基本概念回顾</h2><h3 id="1-阻塞赋值（-）"><a href="#1-阻塞赋值（-）" class="headerlink" title="1. 阻塞赋值（=）"></a>1. 阻塞赋值（<code>=</code>）</h3><ul>
<li>使用符号：<code>=</code>  </li>
<li>特点：<strong>顺序执行</strong>，当前语句执行完后才执行下一条。</li>
<li>行为类似于软件中的普通赋值。</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line">a = b;</span><br><span class="line">c = a;  <span class="comment">// c 得到的是 b 的当前值（因为 a 刚被赋值）</span></span><br></pre></td></tr></table></figure>

<h3 id="2-非阻塞赋值（-lt-）"><a href="#2-非阻塞赋值（-lt-）" class="headerlink" title="2. 非阻塞赋值（&lt;=）"></a>2. 非阻塞赋值（<code>&lt;=</code>）</h3><ul>
<li>使用符号：<code>&lt;=</code>  </li>
<li>特点：<strong>并行调度</strong>，所有非阻塞赋值的右侧表达式在当前时间步先计算，然后在时间步结束时<strong>同时更新</strong>左侧变量。</li>
<li>模拟硬件中<strong>同步寄存器</strong>的行为。</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line">a &lt;= b;</span><br><span class="line">c &lt;= a;  <span class="comment">// c 得到的是 a 的“旧值”，不是刚被 b 赋的值</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="二、与组合逻辑-amp-时序逻辑的关系"><a href="#二、与组合逻辑-amp-时序逻辑的关系" class="headerlink" title="二、与组合逻辑 &amp; 时序逻辑的关系"></a>二、与组合逻辑 &amp; 时序逻辑的关系</h2><table>
<thead>
<tr>
<th>电路类型</th>
<th>推荐赋值方式</th>
<th>原因说明</th>
</tr>
</thead>
<tbody><tr>
<td><strong>组合逻辑</strong></td>
<td><strong>阻塞赋值（<code>=</code>）</strong></td>
<td>组合逻辑是纯函数关系，无状态，需按顺序推导中间变量；使用 <code>=</code> 更自然、可读性强，且避免仿真&#x2F;综合不一致。</td>
</tr>
<tr>
<td><strong>时序逻辑</strong></td>
<td><strong>非阻塞赋值（<code>&lt;=</code>）</strong></td>
<td>时序逻辑通常由触发器实现，所有寄存器在时钟边沿<strong>同时更新</strong>；<code>&lt;=</code> 能准确建模这种并行、同步行为。</td>
</tr>
</tbody></table>
<hr>
<h2 id="三、具体示例对比"><a href="#三、具体示例对比" class="headerlink" title="三、具体示例对比"></a>三、具体示例对比</h2><h3 id="✅-正确写法：时序逻辑用非阻塞"><a href="#✅-正确写法：时序逻辑用非阻塞" class="headerlink" title="✅ 正确写法：时序逻辑用非阻塞"></a>✅ 正确写法：时序逻辑用非阻塞</h3><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    q &lt;= d;          <span class="comment">// 寄存器行为：在时钟上升沿将 d 锁存到 q</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>这会综合成一个 D 触发器。</p>
</blockquote>
<h3 id="✅-正确写法：组合逻辑用阻塞"><a href="#✅-正确写法：组合逻辑用阻塞" class="headerlink" title="✅ 正确写法：组合逻辑用阻塞"></a>✅ 正确写法：组合逻辑用阻塞</h3><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    sum = a + b;     <span class="comment">// 纯组合加法</span></span><br><span class="line">    carry = (a &amp; b); <span class="comment">// 依赖当前输入</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>综合为组合电路（如加法器），无存储元件。</p>
</blockquote>
<hr>
<h3 id="❌-错误混用示例"><a href="#❌-错误混用示例" class="headerlink" title="❌ 错误混用示例"></a>❌ 错误混用示例</h3><h4 id="情况1：时序逻辑中用阻塞赋值（可能导致仿真与综合不一致）"><a href="#情况1：时序逻辑中用阻塞赋值（可能导致仿真与综合不一致）" class="headerlink" title="情况1：时序逻辑中用阻塞赋值（可能导致仿真与综合不一致）"></a>情况1：时序逻辑中用阻塞赋值（可能导致仿真与综合不一致）</h4><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    q1 = d;</span><br><span class="line">    q2 = q1;   <span class="comment">// q2 会立即得到 d 的值（仿真中像移位寄存器失效）</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ul>
<li><strong>仿真行为</strong>：q1 和 q2 在同一个时钟沿都变成 d（看起来像只有一级延迟）。</li>
<li><strong>综合结果</strong>：可能仍生成两级寄存器（取决于工具），导致<strong>仿真与硬件行为不一致</strong>！</li>
</ul>
<h4 id="情况2：组合逻辑中用非阻塞（可能导致锁存器或不可预期行为）"><a href="#情况2：组合逻辑中用非阻塞（可能导致锁存器或不可预期行为）" class="headerlink" title="情况2：组合逻辑中用非阻塞（可能导致锁存器或不可预期行为）"></a>情况2：组合逻辑中用非阻塞（可能导致锁存器或不可预期行为）</h4><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    y &lt;= a &amp; b;   <span class="comment">// 非阻塞用于组合逻辑</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ul>
<li>由于 <code>&lt;=</code> 是在时间步结束才更新，而 <code>@(*)</code> 敏感列表会反复触发，</li>
<li>可能导致 <strong>多次调度、竞争、甚至推断出锁存器（latch）</strong>，</li>
<li>且仿真波形可能滞后一个 delta cycle，难以调试。</li>
</ul>
<hr>
<h2 id="四、黄金法则（Golden-Rules）"><a href="#四、黄金法则（Golden-Rules）" class="headerlink" title="四、黄金法则（Golden Rules）"></a>四、黄金法则（Golden Rules）</h2><blockquote>
<p>来自 Clifford Cummings 等 Verilog 专家的经典建议：</p>
</blockquote>
<ol>
<li><strong>在 <code>always @(posedge clk)</code> 等时序块中，只使用非阻塞赋值（<code>&lt;=</code>）</strong><br>→ 用于建模寄存器、状态机、计数器等。</li>
<li><strong>在 <code>always @(\*)</code> 或电平敏感的组合逻辑块中，只使用阻塞赋值（<code>=</code>）</strong><br>→ 用于建模纯组合逻辑。</li>
<li><strong>不要在同一 <code>always</code> 块中混合使用 <code>=</code> 和 <code>&lt;=</code></strong><br>→ 容易引发仿真&#x2F;综合不一致。</li>
<li><strong>不要在多个 <code>always</code> 块中对同一个变量赋值</strong><br>→ 会导致多驱动冲突。</li>
</ol>
<hr>
<h2 id="五、特殊情况说明"><a href="#五、特殊情况说明" class="headerlink" title="五、特殊情况说明"></a>五、特殊情况说明</h2><ul>
<li><p><strong>异步复位&#x2F;置位</strong> 的时序逻辑仍用 <code>&lt;=</code>：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst)</span><br><span class="line">        q &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        q &lt;= d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>组合逻辑中若需临时变量</strong>，可用阻塞赋值分步计算：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    temp = a ^ b;</span><br><span class="line">    y = temp &amp; c;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
</ul>
<hr>
<h2 id="六、与阻塞赋值和非阻塞赋值的关系"><a href="#六、与阻塞赋值和非阻塞赋值的关系" class="headerlink" title="六、与阻塞赋值和非阻塞赋值的关系"></a>六、与阻塞赋值和非阻塞赋值的关系</h2><table>
<thead>
<tr>
<th>逻辑类型</th>
<th>赋值方式</th>
<th>关键原因</th>
</tr>
</thead>
<tbody><tr>
<td><strong>组合逻辑</strong></td>
<td><code>=</code>（阻塞）</td>
<td>无状态、顺序推导、避免 latch</td>
</tr>
<tr>
<td><strong>时序逻辑</strong></td>
<td><code>&lt;=</code>（非阻塞）</td>
<td>同步更新、模拟寄存器行为、保证仿真&#x2F;综合一致</td>
</tr>
</tbody></table>
<p>掌握这一对应关系，是写出<strong>可综合、可预测、可维护</strong>的数字电路代码的基础。</p>
<p>如果你正在写 Verilog 代码，我可以帮你检查是否符合这些规范！</p>
<script type="text&#x2F;javascript" src="https://unpkg.com/kity@2.0.4/dist/kity.min.js"></script><script type="text&#x2F;javascript" src="https://unpkg.com/kityminder-core@1.4.50/dist/kityminder.core.min.js"></script><script defer="true" type="text&#x2F;javascript" src="https://unpkg.com/hexo-simple-mindmap@0.8.0/dist/mindmap.min.js"></script><link rel="stylesheet" type="text&#x2F;css" href="https://unpkg.com/hexo-simple-mindmap@0.8.0/dist/mindmap.min.css"></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://bigpina.github.io">🍍大菠萝</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://bigpina.github.io/posts/74c3123c.html">http://bigpina.github.io/posts/74c3123c.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://bigpina.github.io" target="_blank">Bigpina' NoteBook</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/img/default.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/posts/96766df8.html" title="Xilinx在线调试"><img class="cover" src="/img/default.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Xilinx在线调试</div></div></a></div><div class="next-post pull-right"><a href="/posts/fba39465.html" title="Verilog基础知识"><img class="cover" src="/img/default.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Verilog基础知识</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/posts/9e1ee9c2.html" title="IP核"><img class="cover" src="/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-12-28</div><div class="title">IP核</div></div></a></div><div><a href="/posts/3c314716.html" title="Vivado和ModelSim联合仿真"><img class="cover" src="/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-12-29</div><div class="title">Vivado和ModelSim联合仿真</div></div></a></div><div><a href="/posts/fba39465.html" title="Verilog基础知识"><img class="cover" src="/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-12-12</div><div class="title">Verilog基础知识</div></div></a></div><div><a href="/posts/94b3b094.html" title="Xilinx常用"><img class="cover" src="/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-12-30</div><div class="title">Xilinx常用</div></div></a></div><div><a href="/posts/96766df8.html" title="Xilinx在线调试"><img class="cover" src="/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-12-24</div><div class="title">Xilinx在线调试</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/favicon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">🍍大菠萝</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">62</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">41</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%EF%BC%88Combinational-Logic%EF%BC%89"><span class="toc-text">一、组合逻辑（Combinational Logic）</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9A%E4%B9%89%EF%BC%9A"><span class="toc-text">定义：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%89%B9%E7%82%B9%EF%BC%9A"><span class="toc-text">特点：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%B8%E8%A7%81%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%EF%BC%9A"><span class="toc-text">常见组合逻辑电路：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A4%BA%E4%BE%8B%EF%BC%9A"><span class="toc-text">示例：</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%EF%BC%88Sequential-Logic%EF%BC%89"><span class="toc-text">二、时序逻辑（Sequential Logic）</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9A%E4%B9%89%EF%BC%9A-1"><span class="toc-text">定义：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%89%B9%E7%82%B9%EF%BC%9A-1"><span class="toc-text">特点：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%88%86%E7%B1%BB%EF%BC%9A"><span class="toc-text">分类：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%B8%E8%A7%81%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%EF%BC%9A"><span class="toc-text">常见时序逻辑电路：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A4%BA%E4%BE%8B%EF%BC%9A-1"><span class="toc-text">示例：</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E5%AF%B9%E6%AF%94%E6%80%BB%E7%BB%93"><span class="toc-text">三、对比总结</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E3%80%81%E5%AE%9E%E9%99%85%E7%B3%BB%E7%BB%9F%E4%B8%AD%E7%9A%84%E7%BB%93%E5%90%88"><span class="toc-text">四、实际系统中的结合</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5%E5%9B%9E%E9%A1%BE"><span class="toc-text">一、基本概念回顾</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%EF%BC%88-%EF%BC%89"><span class="toc-text">1. 阻塞赋值（&#x3D;）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%EF%BC%88-lt-%EF%BC%89"><span class="toc-text">2. 非阻塞赋值（&lt;&#x3D;）</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81%E4%B8%8E%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91-amp-%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%9A%84%E5%85%B3%E7%B3%BB"><span class="toc-text">二、与组合逻辑 &amp; 时序逻辑的关系</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E5%85%B7%E4%BD%93%E7%A4%BA%E4%BE%8B%E5%AF%B9%E6%AF%94"><span class="toc-text">三、具体示例对比</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E2%9C%85-%E6%AD%A3%E7%A1%AE%E5%86%99%E6%B3%95%EF%BC%9A%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%A8%E9%9D%9E%E9%98%BB%E5%A1%9E"><span class="toc-text">✅ 正确写法：时序逻辑用非阻塞</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E2%9C%85-%E6%AD%A3%E7%A1%AE%E5%86%99%E6%B3%95%EF%BC%9A%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%A8%E9%98%BB%E5%A1%9E"><span class="toc-text">✅ 正确写法：组合逻辑用阻塞</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E2%9D%8C-%E9%94%99%E8%AF%AF%E6%B7%B7%E7%94%A8%E7%A4%BA%E4%BE%8B"><span class="toc-text">❌ 错误混用示例</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%83%85%E5%86%B51%EF%BC%9A%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E4%B8%AD%E7%94%A8%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%EF%BC%88%E5%8F%AF%E8%83%BD%E5%AF%BC%E8%87%B4%E4%BB%BF%E7%9C%9F%E4%B8%8E%E7%BB%BC%E5%90%88%E4%B8%8D%E4%B8%80%E8%87%B4%EF%BC%89"><span class="toc-text">情况1：时序逻辑中用阻塞赋值（可能导致仿真与综合不一致）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%83%85%E5%86%B52%EF%BC%9A%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E4%B8%AD%E7%94%A8%E9%9D%9E%E9%98%BB%E5%A1%9E%EF%BC%88%E5%8F%AF%E8%83%BD%E5%AF%BC%E8%87%B4%E9%94%81%E5%AD%98%E5%99%A8%E6%88%96%E4%B8%8D%E5%8F%AF%E9%A2%84%E6%9C%9F%E8%A1%8C%E4%B8%BA%EF%BC%89"><span class="toc-text">情况2：组合逻辑中用非阻塞（可能导致锁存器或不可预期行为）</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E3%80%81%E9%BB%84%E9%87%91%E6%B3%95%E5%88%99%EF%BC%88Golden-Rules%EF%BC%89"><span class="toc-text">四、黄金法则（Golden Rules）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%94%E3%80%81%E7%89%B9%E6%AE%8A%E6%83%85%E5%86%B5%E8%AF%B4%E6%98%8E"><span class="toc-text">五、特殊情况说明</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%AD%E3%80%81%E4%B8%8E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E5%85%B3%E7%B3%BB"><span class="toc-text">六、与阻塞赋值和非阻塞赋值的关系</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/posts/94b3b094.html" title="Xilinx常用"><img src="/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Xilinx常用"/></a><div class="content"><a class="title" href="/posts/94b3b094.html" title="Xilinx常用">Xilinx常用</a><time datetime="2025-12-30T14:00:26.000Z" title="发表于 2025-12-30 22:00:26">2025-12-30</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/3c314716.html" title="Vivado和ModelSim联合仿真"><img src="/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Vivado和ModelSim联合仿真"/></a><div class="content"><a class="title" href="/posts/3c314716.html" title="Vivado和ModelSim联合仿真">Vivado和ModelSim联合仿真</a><time datetime="2025-12-29T13:50:42.000Z" title="发表于 2025-12-29 21:50:42">2025-12-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/9e1ee9c2.html" title="IP核"><img src="/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="IP核"/></a><div class="content"><a class="title" href="/posts/9e1ee9c2.html" title="IP核">IP核</a><time datetime="2025-12-28T14:28:46.000Z" title="发表于 2025-12-28 22:28:46">2025-12-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/96766df8.html" title="Xilinx在线调试"><img src="/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Xilinx在线调试"/></a><div class="content"><a class="title" href="/posts/96766df8.html" title="Xilinx在线调试">Xilinx在线调试</a><time datetime="2025-12-24T14:15:19.000Z" title="发表于 2025-12-24 22:15:19">2025-12-24</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/74c3123c.html" title="时序逻辑和组合逻辑"><img src="/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="时序逻辑和组合逻辑"/></a><div class="content"><a class="title" href="/posts/74c3123c.html" title="时序逻辑和组合逻辑">时序逻辑和组合逻辑</a><time datetime="2025-12-14T14:15:14.000Z" title="发表于 2025-12-14 22:15:14">2025-12-14</time></div></div></div></div></div></div></main><footer id="footer" style="background: white"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2026 By 🍍大菠萝</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><div class="fb-customerchat" id="fb-customer-chat" attribution="biz_inbox"></div><script>(() => {
  document.getElementById('fb-root') ? '' : document.body.insertAdjacentHTML('afterend', '<div id="fb-root"></div>')

  window.fbAsyncInit = function() {
    FB.init({
      xfbml: true,
      version: 'v16.0'
    });
  };

  (function(d, s, id) {
    var js, fjs = d.getElementsByTagName(s)[0];
    if (d.getElementById(id)) return;
    js = d.createElement(s); js.id = id;
    js.src = 'https://connect.facebook.net/zh_CN/sdk/xfbml.customerchat.js';
    fjs.parentNode.insertBefore(js, fjs);
  }(document, 'script', 'facebook-jssdk'));

  const isChatBtn = false
  const isChatHideShow = false

  if (isChatBtn) {
    window.chatBtnFn = () => {
      const isShow = document.querySelector('.fb_customer_chat_bounce_in_v2')
      isShow ? FB.CustomerChat.hide() : FB.CustomerChat.show()
    }
  } else if (isChatHideShow) {
    window.chatBtn = {
      hide: () => {
        FB.CustomerChat.hide()
      },
      show: () => {
        FB.CustomerChat.show(false)
      }
    }
  }
})()</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>