module ALU(
  input signed [7:0] A, B,
  input [1:0] op_code,
  input reset, clk, Cin,
  output reg C,
  output reg signed [7:0] out);
  
  always @(posedge clk)
  begin
    if (reset) {C,out}<=9'd0;
    else
        case(op_code)
          0: out<=A+(Cin?~B:B)+$signed({7'b0,Cin});
          1: out<=A^B;
          2: {C,out}<={1'b0,A}-9'd1;
        endcase
    if (!op_code || op_code==2) C<=out[7]^out[6];
    else C<=0;
  end
  
endmodule
  