$date
	Sun Nov 30 19:18:09 2014
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux_8_1_test $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module m1 $end
$var wire 8 $ in [7:0] $end
$var wire 1 ! out $end
$var wire 3 % sel [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1010101 $
b0 #
b1010101 "
1!
$end
#500
0!
b1 #
b1 %
#1000
1!
b10 #
b10 %
#1500
0!
b11 #
b11 %
#2000
1!
b100 #
b100 %
#2500
0!
b101 #
b101 %
#3000
1!
b110 #
b110 %
#3500
0!
b111 #
b111 %
#4000
