+====================+====================+==================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                                                                                                              |
+====================+====================+==================================================================================================================================================================================================================================+
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/inputPixel_reg[0]/D                                                                                                                                                                                              |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/inAddress_reg/CEP                                                                                                                                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/writeEnable_reg/D                                                                                                                                                                                                |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg[9]_i_2_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[9]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/inAddress_reg/B[5]                                                                                                                                                                                               |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[6]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[7]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg[7]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[8]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[5]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg[1]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[1]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_34_psdsp_2/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg[1]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg_reg[1]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_34_psdsp_3/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg_reg[3]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[0]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg[3]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg[0]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[3]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg_reg[4]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg_reg[0]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg[4]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg[0]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg_reg[2]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg[2]_i_1_psdsp/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/Y_reg_reg[2]/D                                                                                                                                                                                                   |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | camera_top/acc3/X_reg[2]_i_1_psdsp/D                                                                                                                                                                                             |
+--------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
