// Seed: 772169534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign module_1.id_2 = 0;
  assign id_1[-1] = 1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd27,
    parameter id_12 = 32'd50,
    parameter id_6  = 32'd48
) (
    input  wire  _id_0,
    output wand  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  uwire id_4,
    output tri   id_5,
    input  uwire _id_6,
    output uwire id_7,
    input  tri1  id_8,
    output wor   id_9
);
  wire [-1  -  id_0 : 1] id_11;
  parameter id_12 = -1;
  wire id_13;
  wire [(  id_6  ) : id_12] id_14;
  xnor primCall (id_9, id_8, id_15, id_13, id_4, id_11, id_12, id_2);
  logic [7:0] id_15;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_11,
      id_14,
      id_13,
      id_14
  );
  assign id_15[1] = id_11;
  assign id_9 = 1 - -1;
  logic id_16;
endmodule
