Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  1 13:44:13 2024
| Host         : LAPTOP-SC6EAKJG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_colorbar_top_control_sets_placed.rpt
| Design       : hdmi_colorbar_top
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   125 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             477 |          191 |
| No           | No                    | Yes                    |             416 |          193 |
| No           | Yes                   | No                     |              24 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              61 |           25 |
| Yes          | Yes                   | No                     |             138 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                                             Enable Signal                                                             |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1 |                                                                                                                                       | u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0                                                                                             |                1 |              2 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/read_pointer0                                                                                            | u_video_display/u3_sync_fifo/read_pointer[0]_i_1__5_n_0                                                                           |                3 |              9 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/write_pointer[8]_i_2_n_0                                                                                 | u_video_display/u3_sync_fifo/write_pointer[8]_i_1__5_n_0                                                                          |                2 |              9 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/read_pointer[5]_i_2__2_n_0      | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/read_pointer[5]_i_1__2_n_0  |                2 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer[9]_i_2__4_n_0     | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer[9]_i_1__3_n_0 |                5 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/read_pointer0                   | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/read_pointer[0]_i_1__3_n_0  |                4 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer[9]_i_2__0_n_0     | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer[9]_i_1__2_n_0 |                5 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer[9]_i_2_n_0         | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer[9]_i_1__0_n_0  |                3 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer[9]_i_2__2_n_0      | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer[9]_i_1_n_0     |                5 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/read_pointer[0]_i_2__1_n_0      | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/read_pointer[0]_i_1__4_n_0  |                5 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/read_pointer[5]_i_2__1_n_0       | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/read_pointer[5]_i_1__0_n_0   |                4 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/read_pointer0                    | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/read_pointer[5]_i_1_n_0      |                2 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer[9]_i_2__3_n_0     | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer[9]_i_1__1_n_0 |                6 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/read_pointer0                   | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/read_pointer[5]_i_1__1_n_0  |                3 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer[9]_i_2__1_n_0     | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer[9]_i_1__4_n_0 |                3 |             10 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/cnt_v                                                                                                                  | u_video_display/u_video_image_processor/full_reg                                                                                  |                4 |             11 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_384_447_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_320_383_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_192_255_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_704_767_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_576_639_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_64_127_0_2_i_1__1_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_640_703_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_448_511_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_960_1023_0_2_i_1__1_n_0 |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_832_895_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_896_959_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_0_63_0_2_i_1__0_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_192_255_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_256_319_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_448_511_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_512_575_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_384_447_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_320_383_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_832_895_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_704_767_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_896_959_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_640_703_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_64_127_0_2_i_1_n_0       |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_576_639_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_960_1023_0_2_i_1_n_0     |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_192_255_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_256_319_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_0_63_0_2_i_4_n_0         |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_128_191_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_512_575_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_640_703_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_0_2_i_1__0_n_0    |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_576_639_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_320_383_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_384_447_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_448_511_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_960_1023_0_2_i_1__0_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_832_895_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_768_831_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_0_2_i_1__0_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_384_447_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_128_191_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_256_319_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_128_191_0_2_i_1_n_0      |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_192_255_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_320_383_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_640_703_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_768_831_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_448_511_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_0_2_i_1__2_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_576_639_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_512_575_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_832_895_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2_i_1__2_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_960_1023_0_2_i_1__2_n_0 |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_192_255_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_128_191_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_0_63_0_2_i_1__4_n_0     |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_384_447_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_448_511_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_576_639_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_640_703_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_512_575_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_256_319_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_320_383_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_704_767_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_832_895_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_64_127_0_2_i_1__3_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_960_1023_0_2_i_1__3_n_0 |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_896_959_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_0_2_i_1__3_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_0_63_0_2_i_4__1_n_0     |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_128_191_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_256_319_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_320_383_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_192_255_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_384_447_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_768_831_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_576_639_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_448_511_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_0_2_i_1__4_n_0   |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_512_575_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_640_703_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_960_1023_0_2_i_1__4_n_0 |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_0_63_0_2_i_4__0_n_0     |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_832_895_0_2_i_1__4_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_512_575_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_0_63_0_2_i_1__2_n_0     |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_256_319_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_128_191_0_2_i_1__1_n_0  |                                                                                                                                   |                3 |             12 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/rom_addr_reg[0]                                                                                                        | u_video_display/u_video_image_processor/full_reg                                                                                  |               10 |             17 |
|  clk_wiz_0/inst/clk_out1 |                                                                                                                                       | u_rgb2dvi_0/encoder_b/din_q_reg[7]_0                                                                                              |                6 |             18 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_128_191_0_2_i_1__5_n_0                                                                           |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_0_63_0_2_i_1__5_n_0                                                                              |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_192_255_0_2_i_1__5_n_0                                                                           |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_256_319_0_2_i_1__5_n_0                                                                           |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_320_383_0_2_i_1__5_n_0                                                                           |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_64_127_0_2_i_1__5_n_0                                                                            |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u3_sync_fifo/mem_reg_384_447_0_2_i_1__5_n_0                                                                           |                                                                                                                                   |                8 |             32 |
|  clk_wiz_0/inst/clk_out1 | u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/E[0]                                         | u_video_display/u_video_image_processor/full_reg                                                                                  |               11 |             33 |
|  clk_wiz_0/inst/clk_out1 |                                                                                                                                       | u_rgb2dvi_0/reset_syn/AR[0]                                                                                                       |               17 |             42 |
|  clk_wiz_0/inst/clk_out1 |                                                                                                                                       | u_video_display/u_video_image_processor/full_reg                                                                                  |              181 |            378 |
|  clk_wiz_0/inst/clk_out1 |                                                                                                                                       |                                                                                                                                   |              194 |            501 |
+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 9      |                     2 |
| 10     |                    12 |
| 11     |                     1 |
| 12     |                    96 |
| 16+    |                    13 |
+--------+-----------------------+


