13:55:01 **** Incremental Build of configuration Debug for project Testing_Convolution_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50125 C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/Convolution_Accel_HW.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/Convolution_Accel_HW.xpfm --sys_config Convolution_Accel_HW --bif C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

13:55:07 Build Finished (took 6s.544ms)

