Classic Timing Analyzer report for lab10
Fri Nov 01 11:47:05 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.167 ns                        ; 7473o:inst4|1 ; led           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 256.74 MHz ( period = 3.895 ns ) ; 7473o:inst4|1 ; 7473o:inst4|1 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 7473o:inst4|1 ; 7473o:inst4|1 ; clock      ; clock    ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;               ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.74 MHz ( period = 3.895 ns )               ; 7473o:inst4|1 ; 7473o:inst4|1 ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; 7473o:inst2|1 ; 7473o:inst2|1 ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; 7473o:inst1|1 ; 7473o:inst1|1 ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; 7473o:inst3|1 ; 7473o:inst3|1 ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; 7473o:inst|1  ; 7473o:inst|1  ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                   ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 7473o:inst4|1 ; 7473o:inst4|1 ; clock      ; clock    ; None                       ; None                       ; 0.407 ns                 ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+---------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To  ; From Clock ;
+-------+--------------+------------+---------------+-----+------------+
; N/A   ; None         ; 13.167 ns  ; 7473o:inst4|1 ; led ; clock      ;
; N/A   ; None         ; 11.187 ns  ; 7473o:inst3|1 ; 03  ; clock      ;
; N/A   ; None         ; 9.496 ns   ; 7473o:inst|1  ; 00  ; clock      ;
; N/A   ; None         ; 9.465 ns   ; 7473o:inst2|1 ; 02  ; clock      ;
; N/A   ; None         ; 9.230 ns   ; 7473o:inst1|1 ; 01  ; clock      ;
+-------+--------------+------------+---------------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 01 11:47:05 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab10 -c lab10 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "7473o:inst|1" as buffer
    Info: Detected ripple clock "7473o:inst3|1" as buffer
    Info: Detected ripple clock "7473o:inst1|1" as buffer
    Info: Detected ripple clock "7473o:inst2|1" as buffer
    Info: Detected gated clock "inst5" as buffer
Info: Clock "clock" has Internal fmax of 256.74 MHz between source register "7473o:inst4|1" and destination register "7473o:inst4|1" (period= 3.895 ns)
    Info: + Longest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = '7473o:inst4|1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.274 ns
        Info: + Shortest clock path from clock "clock" to destination register is 4.705 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst|1'
            Info: 3: + IC(1.045 ns) + CELL(0.150 ns) = 3.938 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'
            Info: 4: + IC(0.230 ns) + CELL(0.537 ns) = 4.705 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
            Info: Total cell delay = 2.453 ns ( 52.14 % )
            Info: Total interconnect delay = 2.252 ns ( 47.86 % )
        Info: - Longest clock path from clock "clock" to source register is 7.979 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst|1'
            Info: 3: + IC(0.298 ns) + CELL(0.787 ns) = 3.828 ns; Loc. = LCFF_X32_Y27_N17; Fanout = 4; REG Node = '7473o:inst1|1'
            Info: 4: + IC(0.498 ns) + CELL(0.787 ns) = 5.113 ns; Loc. = LCFF_X33_Y27_N17; Fanout = 4; REG Node = '7473o:inst2|1'
            Info: 5: + IC(0.722 ns) + CELL(0.787 ns) = 6.622 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 3; REG Node = '7473o:inst3|1'
            Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 7.212 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'
            Info: 7: + IC(0.230 ns) + CELL(0.537 ns) = 7.979 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
            Info: Total cell delay = 4.939 ns ( 61.90 % )
            Info: Total interconnect delay = 3.040 ns ( 38.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "7473o:inst4|1" and destination pin or register "7473o:inst4|1" for clock "clock" (Hold time is 2.883 ns)
    Info: + Largest clock skew is 3.274 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.979 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst|1'
            Info: 3: + IC(0.298 ns) + CELL(0.787 ns) = 3.828 ns; Loc. = LCFF_X32_Y27_N17; Fanout = 4; REG Node = '7473o:inst1|1'
            Info: 4: + IC(0.498 ns) + CELL(0.787 ns) = 5.113 ns; Loc. = LCFF_X33_Y27_N17; Fanout = 4; REG Node = '7473o:inst2|1'
            Info: 5: + IC(0.722 ns) + CELL(0.787 ns) = 6.622 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 3; REG Node = '7473o:inst3|1'
            Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 7.212 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'
            Info: 7: + IC(0.230 ns) + CELL(0.537 ns) = 7.979 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
            Info: Total cell delay = 4.939 ns ( 61.90 % )
            Info: Total interconnect delay = 3.040 ns ( 38.10 % )
        Info: - Shortest clock path from clock "clock" to source register is 4.705 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst|1'
            Info: 3: + IC(1.045 ns) + CELL(0.150 ns) = 3.938 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'
            Info: 4: + IC(0.230 ns) + CELL(0.537 ns) = 4.705 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
            Info: Total cell delay = 2.453 ns ( 52.14 % )
            Info: Total interconnect delay = 2.252 ns ( 47.86 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = '7473o:inst4|1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "clock" to destination pin "led" through register "7473o:inst4|1" is 13.167 ns
    Info: + Longest clock path from clock "clock" to source register is 7.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst|1'
        Info: 3: + IC(0.298 ns) + CELL(0.787 ns) = 3.828 ns; Loc. = LCFF_X32_Y27_N17; Fanout = 4; REG Node = '7473o:inst1|1'
        Info: 4: + IC(0.498 ns) + CELL(0.787 ns) = 5.113 ns; Loc. = LCFF_X33_Y27_N17; Fanout = 4; REG Node = '7473o:inst2|1'
        Info: 5: + IC(0.722 ns) + CELL(0.787 ns) = 6.622 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 3; REG Node = '7473o:inst3|1'
        Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 7.212 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'
        Info: 7: + IC(0.230 ns) + CELL(0.537 ns) = 7.979 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
        Info: Total cell delay = 4.939 ns ( 61.90 % )
        Info: Total interconnect delay = 3.040 ns ( 38.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4|1'
        Info: 2: + IC(2.286 ns) + CELL(2.652 ns) = 4.938 ns; Loc. = PIN_H26; Fanout = 0; PIN Node = 'led'
        Info: Total cell delay = 2.652 ns ( 53.71 % )
        Info: Total interconnect delay = 2.286 ns ( 46.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Fri Nov 01 11:47:05 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


