
adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003650  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003888  08003888  00004888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003958  08003958  00004958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800395c  0800395c  0000495c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000000c  20000000  08003960  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000b0  20000010  0800396c  00005010  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  200000c0  0800396c  000050c0  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
  9 .comment      00000026  00000000  00000000  00005042  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012f6d  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002693  00000000  00000000  00017fd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a68  00000000  00000000  0001a668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001123  00000000  00000000  0001b0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031c57  00000000  00000000  0001c1f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010457  00000000  00000000  0004de4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014211d  00000000  00000000  0005e2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  00001a10  00000000  00000000  001a03c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 00007a88  00000000  00000000  001a1dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005c  00000000  00000000  001a9858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <deregister_tm_clones>:
 8000238:	4803      	ldr	r0, [pc, #12]	@ (8000248 <deregister_tm_clones+0x10>)
 800023a:	4b04      	ldr	r3, [pc, #16]	@ (800024c <deregister_tm_clones+0x14>)
 800023c:	4283      	cmp	r3, r0
 800023e:	d002      	beq.n	8000246 <deregister_tm_clones+0xe>
 8000240:	4b03      	ldr	r3, [pc, #12]	@ (8000250 <deregister_tm_clones+0x18>)
 8000242:	b103      	cbz	r3, 8000246 <deregister_tm_clones+0xe>
 8000244:	4718      	bx	r3
 8000246:	4770      	bx	lr
 8000248:	2000000c 	.word	0x2000000c
 800024c:	2000000c 	.word	0x2000000c
 8000250:	00000000 	.word	0x00000000

08000254 <register_tm_clones>:
 8000254:	4b06      	ldr	r3, [pc, #24]	@ (8000270 <register_tm_clones+0x1c>)
 8000256:	4907      	ldr	r1, [pc, #28]	@ (8000274 <register_tm_clones+0x20>)
 8000258:	1ac9      	subs	r1, r1, r3
 800025a:	1089      	asrs	r1, r1, #2
 800025c:	bf48      	it	mi
 800025e:	3101      	addmi	r1, #1
 8000260:	1049      	asrs	r1, r1, #1
 8000262:	d003      	beq.n	800026c <register_tm_clones+0x18>
 8000264:	4b04      	ldr	r3, [pc, #16]	@ (8000278 <register_tm_clones+0x24>)
 8000266:	b10b      	cbz	r3, 800026c <register_tm_clones+0x18>
 8000268:	4801      	ldr	r0, [pc, #4]	@ (8000270 <register_tm_clones+0x1c>)
 800026a:	4718      	bx	r3
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	2000000c 	.word	0x2000000c
 8000274:	2000000c 	.word	0x2000000c
 8000278:	00000000 	.word	0x00000000

0800027c <__do_global_dtors_aux>:
 800027c:	b510      	push	{r4, lr}
 800027e:	4c06      	ldr	r4, [pc, #24]	@ (8000298 <__do_global_dtors_aux+0x1c>)
 8000280:	7823      	ldrb	r3, [r4, #0]
 8000282:	b943      	cbnz	r3, 8000296 <__do_global_dtors_aux+0x1a>
 8000284:	f7ff ffd8 	bl	8000238 <deregister_tm_clones>
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <__do_global_dtors_aux+0x20>)
 800028a:	b113      	cbz	r3, 8000292 <__do_global_dtors_aux+0x16>
 800028c:	4804      	ldr	r0, [pc, #16]	@ (80002a0 <__do_global_dtors_aux+0x24>)
 800028e:	f3af 8000 	nop.w
 8000292:	2301      	movs	r3, #1
 8000294:	7023      	strb	r3, [r4, #0]
 8000296:	bd10      	pop	{r4, pc}
 8000298:	20000010 	.word	0x20000010
 800029c:	00000000 	.word	0x00000000
 80002a0:	08003870 	.word	0x08003870

080002a4 <frame_dummy>:
 80002a4:	b508      	push	{r3, lr}
 80002a6:	4b04      	ldr	r3, [pc, #16]	@ (80002b8 <frame_dummy+0x14>)
 80002a8:	b11b      	cbz	r3, 80002b2 <frame_dummy+0xe>
 80002aa:	4904      	ldr	r1, [pc, #16]	@ (80002bc <frame_dummy+0x18>)
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <frame_dummy+0x1c>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80002b6:	e7cd      	b.n	8000254 <register_tm_clones>
 80002b8:	00000000 	.word	0x00000000
 80002bc:	20000014 	.word	0x20000014
 80002c0:	08003870 	.word	0x08003870

080002c4 <__libc_init_array>:
 80002c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <__libc_init_array+0x40>)
 80002c6:	b570      	push	{r4, r5, r6, lr}
 80002c8:	4d0f      	ldr	r5, [pc, #60]	@ (8000308 <__libc_init_array+0x44>)
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	eba3 0605 	sub.w	r6, r3, r5
 80002d0:	d007      	beq.n	80002e2 <__libc_init_array+0x1e>
 80002d2:	10b6      	asrs	r6, r6, #2
 80002d4:	2400      	movs	r4, #0
 80002d6:	3401      	adds	r4, #1
 80002d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002dc:	4798      	blx	r3
 80002de:	42a6      	cmp	r6, r4
 80002e0:	d8f9      	bhi.n	80002d6 <__libc_init_array+0x12>
 80002e2:	4d0a      	ldr	r5, [pc, #40]	@ (800030c <__libc_init_array+0x48>)
 80002e4:	f003 fac4 	bl	8003870 <_init>
 80002e8:	4b09      	ldr	r3, [pc, #36]	@ (8000310 <__libc_init_array+0x4c>)
 80002ea:	1b5e      	subs	r6, r3, r5
 80002ec:	42ab      	cmp	r3, r5
 80002ee:	ea4f 06a6 	mov.w	r6, r6, asr #2
 80002f2:	d006      	beq.n	8000302 <__libc_init_array+0x3e>
 80002f4:	2400      	movs	r4, #0
 80002f6:	3401      	adds	r4, #1
 80002f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002fc:	4798      	blx	r3
 80002fe:	42a6      	cmp	r6, r4
 8000300:	d8f9      	bhi.n	80002f6 <__libc_init_array+0x32>
 8000302:	bd70      	pop	{r4, r5, r6, pc}
 8000304:	08003958 	.word	0x08003958
 8000308:	08003958 	.word	0x08003958
 800030c:	08003958 	.word	0x08003958
 8000310:	0800395c 	.word	0x0800395c

08000314 <memset>:
 8000314:	b570      	push	{r4, r5, r6, lr}
 8000316:	0786      	lsls	r6, r0, #30
 8000318:	d047      	beq.n	80003aa <memset+0x96>
 800031a:	1e54      	subs	r4, r2, #1
 800031c:	2a00      	cmp	r2, #0
 800031e:	d03e      	beq.n	800039e <memset+0x8a>
 8000320:	b2ca      	uxtb	r2, r1
 8000322:	4603      	mov	r3, r0
 8000324:	e001      	b.n	800032a <memset+0x16>
 8000326:	3c01      	subs	r4, #1
 8000328:	d339      	bcc.n	800039e <memset+0x8a>
 800032a:	f803 2b01 	strb.w	r2, [r3], #1
 800032e:	079d      	lsls	r5, r3, #30
 8000330:	d1f9      	bne.n	8000326 <memset+0x12>
 8000332:	2c03      	cmp	r4, #3
 8000334:	d92c      	bls.n	8000390 <memset+0x7c>
 8000336:	b2cd      	uxtb	r5, r1
 8000338:	2c0f      	cmp	r4, #15
 800033a:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 800033e:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 8000342:	d935      	bls.n	80003b0 <memset+0x9c>
 8000344:	f1a4 0c10 	sub.w	ip, r4, #16
 8000348:	f103 0e10 	add.w	lr, r3, #16
 800034c:	461a      	mov	r2, r3
 800034e:	f02c 060f 	bic.w	r6, ip, #15
 8000352:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8000356:	44b6      	add	lr, r6
 8000358:	e9c2 5500 	strd	r5, r5, [r2]
 800035c:	e9c2 5502 	strd	r5, r5, [r2, #8]
 8000360:	3210      	adds	r2, #16
 8000362:	4572      	cmp	r2, lr
 8000364:	d1f8      	bne.n	8000358 <memset+0x44>
 8000366:	f10c 0201 	add.w	r2, ip, #1
 800036a:	f014 0f0c 	tst.w	r4, #12
 800036e:	f004 0c0f 	and.w	ip, r4, #15
 8000372:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8000376:	d013      	beq.n	80003a0 <memset+0x8c>
 8000378:	f1ac 0304 	sub.w	r3, ip, #4
 800037c:	f023 0303 	bic.w	r3, r3, #3
 8000380:	3304      	adds	r3, #4
 8000382:	4413      	add	r3, r2
 8000384:	f842 5b04 	str.w	r5, [r2], #4
 8000388:	4293      	cmp	r3, r2
 800038a:	d1fb      	bne.n	8000384 <memset+0x70>
 800038c:	f00c 0403 	and.w	r4, ip, #3
 8000390:	b12c      	cbz	r4, 800039e <memset+0x8a>
 8000392:	b2c9      	uxtb	r1, r1
 8000394:	441c      	add	r4, r3
 8000396:	f803 1b01 	strb.w	r1, [r3], #1
 800039a:	42a3      	cmp	r3, r4
 800039c:	d1fb      	bne.n	8000396 <memset+0x82>
 800039e:	bd70      	pop	{r4, r5, r6, pc}
 80003a0:	4664      	mov	r4, ip
 80003a2:	4613      	mov	r3, r2
 80003a4:	2c00      	cmp	r4, #0
 80003a6:	d1f4      	bne.n	8000392 <memset+0x7e>
 80003a8:	e7f9      	b.n	800039e <memset+0x8a>
 80003aa:	4603      	mov	r3, r0
 80003ac:	4614      	mov	r4, r2
 80003ae:	e7c0      	b.n	8000332 <memset+0x1e>
 80003b0:	461a      	mov	r2, r3
 80003b2:	46a4      	mov	ip, r4
 80003b4:	e7e0      	b.n	8000378 <memset+0x64>
 80003b6:	bf00      	nop

080003b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b8:	b530      	push	{r4, r5, lr}
 80003ba:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003bc:	2260      	movs	r2, #96	@ 0x60
 80003be:	2100      	movs	r1, #0
 80003c0:	a806      	add	r0, sp, #24
 80003c2:	f7ff ffa7 	bl	8000314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c6:	2300      	movs	r3, #0

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003c8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003cc:	e9cd 3300 	strd	r3, r3, [sp]
 80003d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80003d4:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003d8:	f001 fe86 	bl	80020e8 <HAL_PWREx_ControlVoltageScaling>
 80003dc:	b108      	cbz	r0, 80003e2 <SystemClock_Config+0x2a>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003de:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80003e0:	e7fe      	b.n	80003e0 <SystemClock_Config+0x28>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003e2:	4603      	mov	r3, r0
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80003e4:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003e6:	2301      	movs	r3, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003e8:	2202      	movs	r2, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80003ee:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8000448 <SystemClock_Config+0x90>
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003f2:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = 1;
 80003f4:	931b      	str	r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f6:	2410      	movs	r4, #16
  RCC_OscInitStruct.PLL.PLLN = 10;
 80003f8:	230a      	movs	r3, #10
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003fa:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLN = 10;
 80003fc:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80003fe:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000402:	e9cd 2214 	strd	r2, r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000406:	e9cd 2219 	strd	r2, r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040a:	940a      	str	r4, [sp, #40]	@ 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800040c:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040e:	9109      	str	r1, [sp, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000410:	f002 f958 	bl	80026c4 <HAL_RCC_OscConfig>
 8000414:	4603      	mov	r3, r0
 8000416:	b108      	cbz	r0, 800041c <SystemClock_Config+0x64>
 8000418:	b672      	cpsid	i
	while (1) {
 800041a:	e7fe      	b.n	800041a <SystemClock_Config+0x62>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800041c:	251f      	movs	r5, #31
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800041e:	2403      	movs	r4, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000420:	2200      	movs	r2, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000422:	e9cd 3302 	strd	r3, r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000426:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000428:	4668      	mov	r0, sp
 800042a:	2104      	movs	r1, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800042c:	e9cd 5400 	strd	r5, r4, [sp]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000430:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000434:	f001 ffe0 	bl	80023f8 <HAL_RCC_ClockConfig>
 8000438:	b108      	cbz	r0, 800043e <SystemClock_Config+0x86>
 800043a:	b672      	cpsid	i
	while (1) {
 800043c:	e7fe      	b.n	800043c <SystemClock_Config+0x84>
}
 800043e:	b01f      	add	sp, #124	@ 0x7c
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	bf00      	nop
 8000444:	f3af 8000 	nop.w
 8000448:	0000000c 	.word	0x0000000c
 800044c:	00000000 	.word	0x00000000

08000450 <main>:
{
 8000450:	b500      	push	{lr}
 8000452:	b08b      	sub	sp, #44	@ 0x2c
  HAL_Init();
 8000454:	f000 f9e2 	bl	800081c <HAL_Init>
  SystemClock_Config();
 8000458:	f7ff ffae 	bl	80003b8 <SystemClock_Config>
  HAL_PWREx_DisableUCPDDeadBattery();
 800045c:	f001 fed8 	bl	8002210 <HAL_PWREx_DisableUCPDDeadBattery>
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000460:	2002      	movs	r0, #2
 8000462:	f001 fe93 	bl	800218c <HAL_PWREx_ConfigSupply>
 8000466:	b108      	cbz	r0, 800046c <main+0x1c>
 8000468:	b672      	cpsid	i
	while (1) {
 800046a:	e7fe      	b.n	800046a <main+0x1a>
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 800046c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000470:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000474:	e9cd 0005 	strd	r0, r0, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000478:	4b43      	ldr	r3, [pc, #268]	@ (8000588 <main+0x138>)
 800047a:	4604      	mov	r4, r0
 800047c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8000480:	4842      	ldr	r0, [pc, #264]	@ (800058c <main+0x13c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000482:	f042 0201 	orr.w	r2, r2, #1
 8000486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800048a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800048e:	f002 0201 	and.w	r2, r2, #1
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000496:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800049a:	f042 0202 	orr.w	r2, r2, #2
 800049e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80004a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 80004a6:	9102      	str	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a8:	f003 0302 	and.w	r3, r3, #2
 80004ac:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80004ae:	a902      	add	r1, sp, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b0:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80004b2:	f001 fc71 	bl	8001d98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = UCPD1_CC2_Pin;
 80004b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80004ba:	2303      	movs	r3, #3
  HAL_GPIO_Init(UCPD1_CC2_GPIO_Port, &GPIO_InitStruct);
 80004bc:	4833      	ldr	r0, [pc, #204]	@ (800058c <main+0x13c>)
 80004be:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = UCPD1_CC2_Pin;
 80004c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(UCPD1_CC2_GPIO_Port, &GPIO_InitStruct);
 80004c6:	f001 fc67 	bl	8001d98 <HAL_GPIO_Init>
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80004ca:	4620      	mov	r0, r4
 80004cc:	f001 fdee 	bl	80020ac <HAL_ICACHE_ConfigAssociativityMode>
 80004d0:	b108      	cbz	r0, 80004d6 <main+0x86>
 80004d2:	b672      	cpsid	i
	while (1) {
 80004d4:	e7fe      	b.n	80004d4 <main+0x84>
  if (HAL_ICACHE_Enable() != HAL_OK)
 80004d6:	f001 fdfd 	bl	80020d4 <HAL_ICACHE_Enable>
 80004da:	4605      	mov	r5, r0
 80004dc:	b108      	cbz	r0, 80004e2 <main+0x92>
 80004de:	b672      	cpsid	i
	while (1) {
 80004e0:	e7fe      	b.n	80004e0 <main+0x90>
  ADC_ChannelConfTypeDef sConfig = {0};
 80004e2:	4601      	mov	r1, r0
 80004e4:	2220      	movs	r2, #32
 80004e6:	a802      	add	r0, sp, #8
 80004e8:	f7ff ff14 	bl	8000314 <memset>
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80004ec:	2304      	movs	r3, #4
 80004ee:	f44f 1230 	mov.w	r2, #2883584	@ 0x2c0000
  hadc4.Instance = ADC4;
 80004f2:	4c27      	ldr	r4, [pc, #156]	@ (8000590 <main+0x140>)
  hadc4.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80004f4:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 8000578 <main+0x128>
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80004f8:	e9c4 2301 	strd	r2, r3, [r4, #4]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004fc:	61a3      	str	r3, [r4, #24]
  hadc4.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 80004fe:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000502:	2301      	movs	r3, #1
  hadc4.Instance = ADC4;
 8000504:	4923      	ldr	r1, [pc, #140]	@ (8000594 <main+0x144>)
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000506:	4620      	mov	r0, r4
  hadc4.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000508:	ed84 7b04 	vstr	d7, [r4, #16]
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800050c:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000510:	e9c4 5511 	strd	r5, r5, [r4, #68]	@ 0x44
  hadc4.Init.LowPowerAutoPowerOff = ADC_LOW_POWER_NONE;
 8000514:	6225      	str	r5, [r4, #32]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000516:	7725      	strb	r5, [r4, #28]
  hadc4.Init.SamplingTimeCommon2 = ADC4_SAMPLETIME_1CYCLE_5;
 8000518:	64e5      	str	r5, [r4, #76]	@ 0x4c
  hadc4.Init.OversamplingMode = DISABLE;
 800051a:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
  hadc4.Instance = ADC4;
 800051e:	6021      	str	r1, [r4, #0]
  hadc4.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 8000520:	66a2      	str	r2, [r4, #104]	@ 0x68
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000522:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
  hadc4.Init.NbrOfConversion = 1;
 8000526:	62a3      	str	r3, [r4, #40]	@ 0x28
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8000528:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800052c:	f000 f9ba 	bl	80008a4 <HAL_ADC_Init>
 8000530:	b108      	cbz	r0, 8000536 <main+0xe6>
 8000532:	b672      	cpsid	i
	while (1) {
 8000534:	e7fe      	b.n	8000534 <main+0xe4>
  sConfig.Channel = ADC_CHANNEL_11;
 8000536:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8000580 <main+0x130>
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800053a:	2204      	movs	r2, #4
 800053c:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800053e:	a902      	add	r1, sp, #8
  sConfig.SamplingTime = ADC4_SAMPLINGTIME_COMMON_1;
 8000540:	9004      	str	r0, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000542:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_11;
 8000544:	ed8d 7b02 	vstr	d7, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000548:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800054c:	f000 fd34 	bl	8000fb8 <HAL_ADC_ConfigChannel>
 8000550:	4601      	mov	r1, r0
 8000552:	b108      	cbz	r0, 8000558 <main+0x108>
 8000554:	b672      	cpsid	i
	while (1) {
 8000556:	e7fe      	b.n	8000556 <main+0x106>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000558:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800055c:	4620      	mov	r0, r4
 800055e:	f001 fa7b 	bl	8001a58 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc4);
 8000562:	4620      	mov	r0, r4
 8000564:	f001 f9da 	bl	800191c <HAL_ADC_Start_IT>
	HAL_ADC_PollForConversion(&hadc4, 10000);
 8000568:	f242 7110 	movw	r1, #10000	@ 0x2710
 800056c:	4620      	mov	r0, r4
 800056e:	f000 fb51 	bl	8000c14 <HAL_ADC_PollForConversion>
	while (1) {
 8000572:	e7fe      	b.n	8000572 <main+0x122>
 8000574:	f3af 8000 	nop.w
 8000578:	80000000 	.word	0x80000000
 800057c:	00000000 	.word	0x00000000
 8000580:	2e000800 	.word	0x2e000800
 8000584:	00000001 	.word	0x00000001
 8000588:	46020c00 	.word	0x46020c00
 800058c:	42020400 	.word	0x42020400
 8000590:	20000030 	.word	0x20000030
 8000594:	46021000 	.word	0x46021000

08000598 <Error_Handler>:
 8000598:	b672      	cpsid	i
	while (1) {
 800059a:	e7fe      	b.n	800059a <Error_Handler+0x2>

0800059c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800059c:	4b0b      	ldr	r3, [pc, #44]	@ (80005cc <HAL_MspInit+0x30>)
{
 800059e:	b500      	push	{lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
{
 80005a4:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a6:	f042 0204 	orr.w	r2, r2, #4
 80005aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80005ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005b2:	f003 0304 	and.w	r3, r3, #4
 80005b6:	9301      	str	r3, [sp, #4]
 80005b8:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_EnableVddA();
 80005ba:	f001 fe21 	bl	8002200 <HAL_PWREx_EnableVddA>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80005be:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005c0:	b003      	add	sp, #12
 80005c2:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80005c6:	f001 bb23 	b.w	8001c10 <HAL_NVIC_SetPriorityGrouping>
 80005ca:	bf00      	nop
 80005cc:	46020c00 	.word	0x46020c00

080005d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80005d0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d2:	2100      	movs	r1, #0
{
 80005d4:	4604      	mov	r4, r0
 80005d6:	b0b8      	sub	sp, #224	@ 0xe0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005d8:	22c0      	movs	r2, #192	@ 0xc0
 80005da:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80005e0:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80005e4:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005e6:	f7ff fe95 	bl	8000314 <memset>
  if(hadc->Instance==ADC4)
 80005ea:	4b25      	ldr	r3, [pc, #148]	@ (8000680 <HAL_ADC_MspInit+0xb0>)
 80005ec:	6822      	ldr	r2, [r4, #0]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d001      	beq.n	80005f6 <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC4_MspInit 1 */

  }

}
 80005f2:	b038      	add	sp, #224	@ 0xe0
 80005f4:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80005f6:	ed9f 7b1e 	vldr	d7, [pc, #120]	@ 8000670 <HAL_ADC_MspInit+0xa0>
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 80005fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005fe:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000600:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8000604:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000606:	f002 fe1f 	bl	8003248 <HAL_RCCEx_PeriphCLKConfig>
 800060a:	bb60      	cbnz	r0, 8000666 <HAL_ADC_MspInit+0x96>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800060c:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 8000678 <HAL_ADC_MspInit+0xa8>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000610:	2400      	movs	r4, #0
    __HAL_RCC_ADC4_CLK_ENABLE();
 8000612:	4b1c      	ldr	r3, [pc, #112]	@ (8000684 <HAL_ADC_MspInit+0xb4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000614:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC4_CLK_ENABLE();
 8000616:	f8d3 0094 	ldr.w	r0, [r3, #148]	@ 0x94
 800061a:	f040 0020 	orr.w	r0, r0, #32
 800061e:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
 8000622:	f8d3 0094 	ldr.w	r0, [r3, #148]	@ 0x94
 8000626:	f000 0020 	and.w	r0, r0, #32
 800062a:	9000      	str	r0, [sp, #0]
 800062c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	f8d3 008c 	ldr.w	r0, [r3, #140]	@ 0x8c
 8000632:	f040 0001 	orr.w	r0, r0, #1
 8000636:	f8c3 008c 	str.w	r0, [r3, #140]	@ 0x8c
 800063a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063e:	4812      	ldr	r0, [pc, #72]	@ (8000688 <HAL_ADC_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000646:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064e:	f001 fba3 	bl	8001d98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8000652:	4622      	mov	r2, r4
 8000654:	4621      	mov	r1, r4
 8000656:	2071      	movs	r0, #113	@ 0x71
 8000658:	f001 faec 	bl	8001c34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 800065c:	2071      	movs	r0, #113	@ 0x71
 800065e:	f001 fb25 	bl	8001cac <HAL_NVIC_EnableIRQ>
}
 8000662:	b038      	add	sp, #224	@ 0xe0
 8000664:	bd10      	pop	{r4, pc}
      Error_Handler();
 8000666:	f7ff ff97 	bl	8000598 <Error_Handler>
 800066a:	e7cf      	b.n	800060c <HAL_ADC_MspInit+0x3c>
 800066c:	f3af 8000 	nop.w
 8000670:	00008000 	.word	0x00008000
 8000674:	00000000 	.word	0x00000000
 8000678:	00000040 	.word	0x00000040
 800067c:	00000003 	.word	0x00000003
 8000680:	46021000 	.word	0x46021000
 8000684:	46020c00 	.word	0x46020c00
 8000688:	42020000 	.word	0x42020000

0800068c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800068c:	e7fe      	b.n	800068c <NMI_Handler>
 800068e:	bf00      	nop

08000690 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000690:	e7fe      	b.n	8000690 <HardFault_Handler>
 8000692:	bf00      	nop

08000694 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000694:	e7fe      	b.n	8000694 <MemManage_Handler>
 8000696:	bf00      	nop

08000698 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000698:	e7fe      	b.n	8000698 <BusFault_Handler>
 800069a:	bf00      	nop

0800069c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800069c:	e7fe      	b.n	800069c <UsageFault_Handler>
 800069e:	bf00      	nop

080006a0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop

080006a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ac:	f000 b8e2 	b.w	8000874 <HAL_IncTick>

080006b0 <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 (12bits) global interrupt.
  */
void ADC4_IRQHandler(void)
{
 80006b0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 80006b2:	4c08      	ldr	r4, [pc, #32]	@ (80006d4 <ADC4_IRQHandler+0x24>)
 80006b4:	4620      	mov	r0, r4
 80006b6:	f000 fb37 	bl	8000d28 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */
	extern uint32_t value_adc;
	value_adc = HAL_ADC_GetValue(&hadc4);
 80006ba:	4620      	mov	r0, r4
 80006bc:	f000 fb24 	bl	8000d08 <HAL_ADC_GetValue>
 80006c0:	4602      	mov	r2, r0
 80006c2:	4b05      	ldr	r3, [pc, #20]	@ (80006d8 <ADC4_IRQHandler+0x28>)
	HAL_ADC_PollForConversion(&hadc4, 10000);
 80006c4:	4620      	mov	r0, r4
  /* USER CODE END ADC4_IRQn 1 */
}
 80006c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_PollForConversion(&hadc4, 10000);
 80006ca:	f242 7110 	movw	r1, #10000	@ 0x2710
	value_adc = HAL_ADC_GetValue(&hadc4);
 80006ce:	601a      	str	r2, [r3, #0]
	HAL_ADC_PollForConversion(&hadc4, 10000);
 80006d0:	f000 baa0 	b.w	8000c14 <HAL_ADC_PollForConversion>
 80006d4:	20000030 	.word	0x20000030
 80006d8:	2000002c 	.word	0x2000002c

080006dc <SystemInit>:
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80006dc:	2200      	movs	r2, #0
  RCC->CR = RCC_CR_MSISON;
 80006de:	2101      	movs	r1, #1
{
 80006e0:	b410      	push	{r4}

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006e2:	f04f 6400 	mov.w	r4, #134217728	@ 0x8000000
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006e6:	480e      	ldr	r0, [pc, #56]	@ (8000720 <SystemInit+0x44>)
 80006e8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80006ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006f0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  RCC->CR = RCC_CR_MSISON;
 80006f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <SystemInit+0x48>)
 80006f6:	6019      	str	r1, [r3, #0]
  RCC->CFGR1 = 0U;
 80006f8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80006fa:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80006fc:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80006fe:	6819      	ldr	r1, [r3, #0]
 8000700:	f021 51a8 	bic.w	r1, r1, #352321536	@ 0x15000000
 8000704:	f421 2110 	bic.w	r1, r1, #589824	@ 0x90000
 8000708:	6019      	str	r1, [r3, #0]
  RCC->PLL1CFGR = 0U;
 800070a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800070c:	6819      	ldr	r1, [r3, #0]
 800070e:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8000712:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0U;
 8000714:	651a      	str	r2, [r3, #80]	@ 0x50
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000716:	6084      	str	r4, [r0, #8]
  #endif
}
 8000718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	e000ed00 	.word	0xe000ed00
 8000724:	46020c00 	.word	0x46020c00

08000728 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000728:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000760 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800072c:	f7ff ffd6 	bl	80006dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000730:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000732:	e003      	b.n	800073c <LoopCopyDataInit>

08000734 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000734:	4b0b      	ldr	r3, [pc, #44]	@ (8000764 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000736:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000738:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800073a:	3104      	adds	r1, #4

0800073c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <LoopForever+0xa>)
	ldr	r3, =_edata
 800073e:	4b0b      	ldr	r3, [pc, #44]	@ (800076c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000740:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000742:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000744:	d3f6      	bcc.n	8000734 <CopyDataInit>
	ldr	r2, =_sbss
 8000746:	4a0a      	ldr	r2, [pc, #40]	@ (8000770 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000748:	e002      	b.n	8000750 <LoopFillZerobss>

0800074a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800074a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800074c:	f842 3b04 	str.w	r3, [r2], #4

08000750 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000750:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <LoopForever+0x16>)
	cmp	r2, r3
 8000752:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000754:	d3f9      	bcc.n	800074a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000756:	f7ff fdb5 	bl	80002c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800075a:	f7ff fe79 	bl	8000450 <main>

0800075e <LoopForever>:

LoopForever:
    b LoopForever
 800075e:	e7fe      	b.n	800075e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000760:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000764:	08003960 	.word	0x08003960
	ldr	r0, =_sdata
 8000768:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800076c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000770:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000774:	200000c0 	.word	0x200000c0

08000778 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000778:	e7fe      	b.n	8000778 <ADC1_IRQHandler>
	...

0800077c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800077c:	b570      	push	{r4, r5, r6, lr}
  uint32_t ticknumber = 0U;
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800077e:	4e24      	ldr	r6, [pc, #144]	@ (8000810 <HAL_InitTick+0x94>)
 8000780:	7832      	ldrb	r2, [r6, #0]
 8000782:	b1ea      	cbz	r2, 80007c0 <HAL_InitTick+0x44>
  {
    return HAL_ERROR;
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000784:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000788:	691c      	ldr	r4, [r3, #16]
 800078a:	4605      	mov	r5, r0
 800078c:	f014 0404 	ands.w	r4, r4, #4
 8000790:	d018      	beq.n	80007c4 <HAL_InitTick+0x48>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000792:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000796:	fbb1 f2f2 	udiv	r2, r1, r2
 800079a:	4b1e      	ldr	r3, [pc, #120]	@ (8000814 <HAL_InitTick+0x98>)
 800079c:	681c      	ldr	r4, [r3, #0]
 800079e:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80007a2:	4620      	mov	r0, r4
 80007a4:	f001 fa90 	bl	8001cc8 <HAL_SYSTICK_Config>
 80007a8:	4604      	mov	r4, r0
 80007aa:	b948      	cbnz	r0, 80007c0 <HAL_InitTick+0x44>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ac:	4602      	mov	r2, r0
 80007ae:	4629      	mov	r1, r5
 80007b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007b4:	f001 fa3e 	bl	8001c34 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80007b8:	4b17      	ldr	r3, [pc, #92]	@ (8000818 <HAL_InitTick+0x9c>)
 80007ba:	4620      	mov	r0, r4
 80007bc:	601d      	str	r5, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 80007be:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80007c0:	2001      	movs	r0, #1
}
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80007c4:	f001 face 	bl	8001d64 <HAL_SYSTICK_GetCLKSourceConfig>
    switch (systicksel)
 80007c8:	2801      	cmp	r0, #1
 80007ca:	d00d      	beq.n	80007e8 <HAL_InitTick+0x6c>
 80007cc:	2802      	cmp	r0, #2
 80007ce:	d015      	beq.n	80007fc <HAL_InitTick+0x80>
 80007d0:	2800      	cmp	r0, #0
 80007d2:	d1e6      	bne.n	80007a2 <HAL_InitTick+0x26>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80007d4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80007d8:	7831      	ldrb	r1, [r6, #0]
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <HAL_InitTick+0x98>)
 80007dc:	fbb2 f2f1 	udiv	r2, r2, r1
 80007e0:	681c      	ldr	r4, [r3, #0]
 80007e2:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
 80007e6:	e7dc      	b.n	80007a2 <HAL_InitTick+0x26>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80007e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007ec:	7831      	ldrb	r1, [r6, #0]
 80007ee:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80007f2:	fbb2 f2f1 	udiv	r2, r2, r1
 80007f6:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 80007fa:	e7d2      	b.n	80007a2 <HAL_InitTick+0x26>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80007fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000800:	7831      	ldrb	r1, [r6, #0]
 8000802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000806:	fbb2 f2f1 	udiv	r2, r2, r1
 800080a:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 800080e:	e7c8      	b.n	80007a2 <HAL_InitTick+0x26>
 8000810:	20000004 	.word	0x20000004
 8000814:	20000000 	.word	0x20000000
 8000818:	20000008 	.word	0x20000008

0800081c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800081c:	4a11      	ldr	r2, [pc, #68]	@ (8000864 <HAL_Init+0x48>)
{
 800081e:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000820:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000822:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000828:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800082a:	f001 f9f1 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800082e:	f001 fd55 	bl	80022dc <HAL_RCC_GetSysClockFreq>
 8000832:	4603      	mov	r3, r0
 8000834:	4a0c      	ldr	r2, [pc, #48]	@ (8000868 <HAL_Init+0x4c>)
 8000836:	480d      	ldr	r0, [pc, #52]	@ (800086c <HAL_Init+0x50>)
 8000838:	6a12      	ldr	r2, [r2, #32]
 800083a:	490d      	ldr	r1, [pc, #52]	@ (8000870 <HAL_Init+0x54>)
 800083c:	f002 020f 	and.w	r2, r2, #15
 8000840:	5c82      	ldrb	r2, [r0, r2]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000842:	2004      	movs	r0, #4
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000844:	40d3      	lsrs	r3, r2
 8000846:	600b      	str	r3, [r1, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000848:	f001 fa4e 	bl	8001ce8 <HAL_SYSTICK_CLKSourceConfig>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800084c:	2000      	movs	r0, #0
 800084e:	f7ff ff95 	bl	800077c <HAL_InitTick>
 8000852:	b110      	cbz	r0, 800085a <HAL_Init+0x3e>
    return HAL_ERROR;
 8000854:	2401      	movs	r4, #1
}
 8000856:	4620      	mov	r0, r4
 8000858:	bd10      	pop	{r4, pc}
 800085a:	4604      	mov	r4, r0
  HAL_MspInit();
 800085c:	f7ff fe9e 	bl	800059c <HAL_MspInit>
}
 8000860:	4620      	mov	r0, r4
 8000862:	bd10      	pop	{r4, pc}
 8000864:	40022000 	.word	0x40022000
 8000868:	46020c00 	.word	0x46020c00
 800086c:	080038c8 	.word	0x080038c8
 8000870:	20000000 	.word	0x20000000

08000874 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000874:	4a03      	ldr	r2, [pc, #12]	@ (8000884 <HAL_IncTick+0x10>)
 8000876:	4b04      	ldr	r3, [pc, #16]	@ (8000888 <HAL_IncTick+0x14>)
 8000878:	6811      	ldr	r1, [r2, #0]
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	440b      	add	r3, r1
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	200000bc 	.word	0x200000bc
 8000888:	20000004 	.word	0x20000004

0800088c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800088c:	4b01      	ldr	r3, [pc, #4]	@ (8000894 <HAL_GetTick+0x8>)
 800088e:	6818      	ldr	r0, [r3, #0]
}
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	200000bc 	.word	0x200000bc

08000898 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8000898:	4b01      	ldr	r3, [pc, #4]	@ (80008a0 <HAL_GetREVID+0x8>)
 800089a:	6818      	ldr	r0, [r3, #0]
}
 800089c:	0c00      	lsrs	r0, r0, #16
 800089e:	4770      	bx	lr
 80008a0:	e0044000 	.word	0xe0044000

080008a4 <HAL_ADC_Init>:
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80008a4:	2800      	cmp	r0, #0
 80008a6:	f000 80cb 	beq.w	8000a40 <HAL_ADC_Init+0x19c>
{
 80008aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80008ac:	6f85      	ldr	r5, [r0, #120]	@ 0x78
 80008ae:	4604      	mov	r4, r0
{
 80008b0:	b083      	sub	sp, #12
  if (hadc->State == HAL_ADC_STATE_RESET)
 80008b2:	2d00      	cmp	r5, #0
 80008b4:	f000 80ab 	beq.w	8000a0e <HAL_ADC_Init+0x16a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80008b8:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80008ba:	6893      	ldr	r3, [r2, #8]
 80008bc:	009d      	lsls	r5, r3, #2
 80008be:	d505      	bpl.n	80008cc <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80008c0:	6893      	ldr	r3, [r2, #8]
 80008c2:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80008c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80008ca:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80008cc:	6893      	ldr	r3, [r2, #8]
 80008ce:	00d8      	lsls	r0, r3, #3
 80008d0:	d419      	bmi.n	8000906 <HAL_ADC_Init+0x62>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80008d2:	4ba5      	ldr	r3, [pc, #660]	@ (8000b68 <HAL_ADC_Init+0x2c4>)
 80008d4:	48a5      	ldr	r0, [pc, #660]	@ (8000b6c <HAL_ADC_Init+0x2c8>)
 80008d6:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 80008d8:	6891      	ldr	r1, [r2, #8]
 80008da:	099b      	lsrs	r3, r3, #6
 80008dc:	fba0 0303 	umull	r0, r3, r0, r3
 80008e0:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80008e4:	099b      	lsrs	r3, r3, #6
 80008e6:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80008ea:	3301      	adds	r3, #1
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80008f2:	6091      	str	r1, [r2, #8]
 80008f4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80008f6:	9b01      	ldr	r3, [sp, #4]
 80008f8:	b12b      	cbz	r3, 8000906 <HAL_ADC_Init+0x62>
    {
      wait_loop_index--;
 80008fa:	9b01      	ldr	r3, [sp, #4]
 80008fc:	3b01      	subs	r3, #1
 80008fe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8000900:	9b01      	ldr	r3, [sp, #4]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d1f9      	bne.n	80008fa <HAL_ADC_Init+0x56>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000906:	6893      	ldr	r3, [r2, #8]
 8000908:	00d9      	lsls	r1, r3, #3
 800090a:	d412      	bmi.n	8000932 <HAL_ADC_Init+0x8e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);

    tmp_hal_status = HAL_ERROR;
 800090c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800090e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000910:	f043 0310 	orr.w	r3, r3, #16
 8000914:	67a3      	str	r3, [r4, #120]	@ 0x78
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000916:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8000918:	4303      	orrs	r3, r0
 800091a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800091c:	6893      	ldr	r3, [r2, #8]
 800091e:	075b      	lsls	r3, r3, #29
 8000920:	d50b      	bpl.n	800093a <HAL_ADC_Init+0x96>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000922:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000924:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000926:	f043 0310 	orr.w	r3, r3, #16
 800092a:	67a3      	str	r3, [r4, #120]	@ 0x78
    return HAL_ERROR;
 800092c:	2001      	movs	r0, #1

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 800092e:	b003      	add	sp, #12
 8000930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000932:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000934:	2000      	movs	r0, #0
 8000936:	075b      	lsls	r3, r3, #29
 8000938:	d4f3      	bmi.n	8000922 <HAL_ADC_Init+0x7e>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800093a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800093c:	f011 0110 	ands.w	r1, r1, #16
 8000940:	d1f0      	bne.n	8000924 <HAL_ADC_Init+0x80>
    ADC_STATE_CLR_SET(hadc->State,
 8000942:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000944:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000948:	f043 0302 	orr.w	r3, r3, #2
 800094c:	67a3      	str	r3, [r4, #120]	@ 0x78
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800094e:	6893      	ldr	r3, [r2, #8]
 8000950:	07df      	lsls	r7, r3, #31
 8000952:	d562      	bpl.n	8000a1a <HAL_ADC_Init+0x176>
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8000954:	4b86      	ldr	r3, [pc, #536]	@ (8000b70 <HAL_ADC_Init+0x2cc>)
 8000956:	429a      	cmp	r2, r3
 8000958:	f000 8086 	beq.w	8000a68 <HAL_ADC_Init+0x1c4>
 800095c:	68a5      	ldr	r5, [r4, #8]
                    hadc->Init.Overrun                                                    |
 800095e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000960:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
                    hadc->Init.Overrun                                                    |
 8000964:	432b      	orrs	r3, r5
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8000966:	f894 5024 	ldrb.w	r5, [r4, #36]	@ 0x24
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800096a:	2901      	cmp	r1, #1
                    hadc->Init.Overrun                                                    |
 800096c:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8000970:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000974:	d103      	bne.n	800097e <HAL_ADC_Init+0xda>
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000976:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000978:	3901      	subs	r1, #1
 800097a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800097e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8000980:	b121      	cbz	r1, 800098c <HAL_ADC_Init+0xe8>
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8000982:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8000984:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
 8000988:	4329      	orrs	r1, r5
 800098a:	430b      	orrs	r3, r1
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 800098c:	68d5      	ldr	r5, [r2, #12]
 800098e:	4979      	ldr	r1, [pc, #484]	@ (8000b74 <HAL_ADC_Init+0x2d0>)
 8000990:	4029      	ands	r1, r5
 8000992:	4319      	orrs	r1, r3
 8000994:	60d1      	str	r1, [r2, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000996:	6891      	ldr	r1, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000998:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800099a:	f001 0104 	and.w	r1, r1, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800099e:	f003 0308 	and.w	r3, r3, #8
 80009a2:	430b      	orrs	r3, r1
 80009a4:	d123      	bne.n	80009ee <HAL_ADC_Init+0x14a>
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80009a6:	4b74      	ldr	r3, [pc, #464]	@ (8000b78 <HAL_ADC_Init+0x2d4>)
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80009a8:	7f21      	ldrb	r1, [r4, #28]
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80009aa:	429a      	cmp	r2, r3
        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 80009ac:	68d3      	ldr	r3, [r2, #12]
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80009ae:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 80009b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80009b4:	ea4f 3181 	mov.w	r1, r1, lsl #14
        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 80009b8:	f023 0303 	bic.w	r3, r3, #3
 80009bc:	ea43 0301 	orr.w	r3, r3, r1
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80009c0:	bf18      	it	ne
 80009c2:	006d      	lslne	r5, r5, #1
        if (hadc->Init.GainCompensation != 0UL)
 80009c4:	68e1      	ldr	r1, [r4, #12]
        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 80009c6:	432b      	orrs	r3, r5
 80009c8:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 80009ca:	2900      	cmp	r1, #0
 80009cc:	f040 80e8 	bne.w	8000ba0 <HAL_ADC_Init+0x2fc>
        if (hadc->Init.OversamplingMode == ENABLE)
 80009d0:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	f000 80ff 	beq.w	8000bd8 <HAL_ADC_Init+0x334>
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80009da:	6913      	ldr	r3, [r2, #16]
 80009dc:	f023 0301 	bic.w	r3, r3, #1
 80009e0:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80009e2:	6913      	ldr	r3, [r2, #16]
 80009e4:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80009e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80009ea:	430b      	orrs	r3, r1
 80009ec:	6113      	str	r3, [r2, #16]
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80009ee:	6923      	ldr	r3, [r4, #16]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	f000 80df 	beq.w	8000bb4 <HAL_ADC_Init+0x310>
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80009f6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80009f8:	f023 030f 	bic.w	r3, r3, #15
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80009fe:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000a00:	f023 0303 	bic.w	r3, r3, #3
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8000a0a:	b003      	add	sp, #12
 8000a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8000a0e:	f7ff fddf 	bl	80005d0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000a12:	67e5      	str	r5, [r4, #124]	@ 0x7c
    hadc->Lock = HAL_UNLOCKED;
 8000a14:	f884 5074 	strb.w	r5, [r4, #116]	@ 0x74
 8000a18:	e74e      	b.n	80008b8 <HAL_ADC_Init+0x14>
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8000a1a:	4b55      	ldr	r3, [pc, #340]	@ (8000b70 <HAL_ADC_Init+0x2cc>)
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8000a1c:	68a5      	ldr	r5, [r4, #8]
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	d010      	beq.n	8000a44 <HAL_ADC_Init+0x1a0>
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000a22:	4955      	ldr	r1, [pc, #340]	@ (8000b78 <HAL_ADC_Init+0x2d4>)
 8000a24:	428a      	cmp	r2, r1
 8000a26:	f000 80cd 	beq.w	8000bc4 <HAL_ADC_Init+0x320>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	07db      	lsls	r3, r3, #31
 8000a2e:	d496      	bmi.n	800095e <HAL_ADC_Init+0xba>
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000a30:	4952      	ldr	r1, [pc, #328]	@ (8000b7c <HAL_ADC_Init+0x2d8>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8000a32:	680b      	ldr	r3, [r1, #0]
 8000a34:	6866      	ldr	r6, [r4, #4]
 8000a36:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000a3a:	4333      	orrs	r3, r6
 8000a3c:	600b      	str	r3, [r1, #0]
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8000a3e:	e78e      	b.n	800095e <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 8000a40:	2001      	movs	r0, #1
}
 8000a42:	4770      	bx	lr
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8000a44:	1e6b      	subs	r3, r5, #1
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8000a46:	68d5      	ldr	r5, [r2, #12]
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8000a48:	f003 030c 	and.w	r3, r3, #12
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8000a4c:	f025 050c 	bic.w	r5, r5, #12
 8000a50:	432b      	orrs	r3, r5
 8000a52:	60d3      	str	r3, [r2, #12]
        MODIFY_REG(ADC4_COMMON->CCR,
 8000a54:	f8d2 5308 	ldr.w	r5, [r2, #776]	@ 0x308
 8000a58:	6863      	ldr	r3, [r4, #4]
 8000a5a:	f425 1570 	bic.w	r5, r5, #3932160	@ 0x3c0000
 8000a5e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8000a62:	432b      	orrs	r3, r5
 8000a64:	f8c2 3308 	str.w	r3, [r2, #776]	@ 0x308
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8000a68:	6c63      	ldr	r3, [r4, #68]	@ 0x44
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000a6a:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a6e:	7f27      	ldrb	r7, [r4, #28]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8000a70:	3b00      	subs	r3, #0
 8000a72:	6965      	ldr	r5, [r4, #20]
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000a74:	ea4f 3246 	mov.w	r2, r6, lsl #13
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8000a78:	bf18      	it	ne
 8000a7a:	2301      	movne	r3, #1
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a7c:	ea42 3287 	orr.w	r2, r2, r7, lsl #14
 8000a80:	432a      	orrs	r2, r5
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8000a82:	6925      	ldr	r5, [r4, #16]
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8000a84:	f894 7040 	ldrb.w	r7, [r4, #64]	@ 0x40
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8000a88:	2d00      	cmp	r5, #0
 8000a8a:	bfa8      	it	ge
 8000a8c:	f44f 1c00 	movge.w	ip, #2097152	@ 0x200000
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8000a90:	ea4f 3303 	mov.w	r3, r3, lsl #12
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8000a94:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 8000a98:	ea42 0203 	orr.w	r2, r2, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a9c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8000aa0:	bfb8      	it	lt
 8000aa2:	f025 4c00 	biclt.w	ip, r5, #2147483648	@ 0x80000000
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000aa6:	2b01      	cmp	r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8000aa8:	ea42 020c 	orr.w	r2, r2, ip
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000aac:	d056      	beq.n	8000b5c <HAL_ADC_Init+0x2b8>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000aae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000ab0:	b123      	cbz	r3, 8000abc <HAL_ADC_Init+0x218>
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8000ab2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8000ab4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8000ab8:	4333      	orrs	r3, r6
 8000aba:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR1,
 8000abc:	4e2c      	ldr	r6, [pc, #176]	@ (8000b70 <HAL_ADC_Init+0x2cc>)
 8000abe:	4b30      	ldr	r3, [pc, #192]	@ (8000b80 <HAL_ADC_Init+0x2dc>)
 8000ac0:	68f7      	ldr	r7, [r6, #12]
 8000ac2:	403b      	ands	r3, r7
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60f3      	str	r3, [r6, #12]
      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8000ac8:	6a23      	ldr	r3, [r4, #32]
 8000aca:	b113      	cbz	r3, 8000ad2 <HAL_ADC_Init+0x22e>
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8000acc:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8000ace:	433b      	orrs	r3, r7
 8000ad0:	6473      	str	r3, [r6, #68]	@ 0x44
      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8000ad2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8000ad4:	b11b      	cbz	r3, 8000ade <HAL_ADC_Init+0x23a>
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8000ad6:	4e26      	ldr	r6, [pc, #152]	@ (8000b70 <HAL_ADC_Init+0x2cc>)
 8000ad8:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8000ada:	433b      	orrs	r3, r7
 8000adc:	6473      	str	r3, [r6, #68]	@ 0x44
      if (hadc->Init.OversamplingMode == ENABLE)
 8000ade:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d052      	beq.n	8000b8c <HAL_ADC_Init+0x2e8>
      MODIFY_REG(hadc->Instance->CFGR2,
 8000ae6:	4e22      	ldr	r6, [pc, #136]	@ (8000b70 <HAL_ADC_Init+0x2cc>)
 8000ae8:	4b26      	ldr	r3, [pc, #152]	@ (8000b84 <HAL_ADC_Init+0x2e0>)
 8000aea:	6937      	ldr	r7, [r6, #16]
 8000aec:	403b      	ands	r3, r7
 8000aee:	430b      	orrs	r3, r1
 8000af0:	6133      	str	r3, [r6, #16]
  MODIFY_REG(ADCx->SMPR1,
 8000af2:	6973      	ldr	r3, [r6, #20]
 8000af4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8000af6:	f023 0307 	bic.w	r3, r3, #7
 8000afa:	430b      	orrs	r3, r1
 8000afc:	6173      	str	r3, [r6, #20]
 8000afe:	6973      	ldr	r3, [r6, #20]
 8000b00:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8000b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000b06:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8000b0a:	6173      	str	r3, [r6, #20]
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8000b0c:	b30d      	cbz	r5, 8000b52 <HAL_ADC_Init+0x2ae>
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8000b0e:	f5b5 1f00 	cmp.w	r5, #2097152	@ 0x200000
 8000b12:	d10d      	bne.n	8000b30 <HAL_ADC_Init+0x28c>
        MODIFY_REG(hadc->Instance->CHSELR,
 8000b14:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 8000b16:	f06f 010f 	mvn.w	r1, #15
 8000b1a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	f003 031c 	and.w	r3, r3, #28
 8000b24:	fa01 f303 	lsl.w	r3, r1, r3
 8000b28:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000b2c:	430b      	orrs	r3, r1
 8000b2e:	62b3      	str	r3, [r6, #40]	@ 0x28
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8000b30:	490f      	ldr	r1, [pc, #60]	@ (8000b70 <HAL_ADC_Init+0x2cc>)
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <HAL_ADC_Init+0x2e4>)
 8000b34:	68c9      	ldr	r1, [r1, #12]
 8000b36:	400b      	ands	r3, r1
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d04a      	beq.n	8000bd2 <HAL_ADC_Init+0x32e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b3c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000b3e:	f023 0312 	bic.w	r3, r3, #18
 8000b42:	f043 0310 	orr.w	r3, r3, #16
 8000b46:	67a3      	str	r3, [r4, #120]	@ 0x78
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b48:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	67e3      	str	r3, [r4, #124]	@ 0x7c
        tmp_hal_status = HAL_ERROR;
 8000b50:	e6ec      	b.n	800092c <HAL_ADC_Init+0x88>
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8000b52:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8000b54:	f063 030f 	orn	r3, r3, #15
 8000b58:	62b3      	str	r3, [r6, #40]	@ 0x28
 8000b5a:	e7e9      	b.n	8000b30 <HAL_ADC_Init+0x28c>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d14e      	bne.n	8000bfe <HAL_ADC_Init+0x35a>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000b60:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8000b64:	e7a3      	b.n	8000aae <HAL_ADC_Init+0x20a>
 8000b66:	bf00      	nop
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	053e2d63 	.word	0x053e2d63
 8000b70:	46021000 	.word	0x46021000
 8000b74:	fff0c013 	.word	0xfff0c013
 8000b78:	42028000 	.word	0x42028000
 8000b7c:	46021308 	.word	0x46021308
 8000b80:	ffde800d 	.word	0xffde800d
 8000b84:	f7fffc02 	.word	0xf7fffc02
 8000b88:	833ffff3 	.word	0x833ffff3
                     hadc->Init.Oversampling.TriggeredMode |
 8000b8c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8000b8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b90:	430b      	orrs	r3, r1
 8000b92:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8000b94:	430b      	orrs	r3, r1
 8000b96:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8000b98:	430b      	orrs	r3, r1
        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8000b9a:	f043 0101 	orr.w	r1, r3, #1
 8000b9e:	e7a2      	b.n	8000ae6 <HAL_ADC_Init+0x242>
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000ba0:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000ba2:	f36f 030d 	bfc	r3, #0, #14
 8000ba6:	430b      	orrs	r3, r1
 8000ba8:	6713      	str	r3, [r2, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8000baa:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000bac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb0:	6713      	str	r3, [r2, #112]	@ 0x70
}
 8000bb2:	e70d      	b.n	80009d0 <HAL_ADC_Init+0x12c>
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000bb4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8000bb6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000bb8:	f021 010f 	bic.w	r1, r1, #15
 8000bbc:	3b01      	subs	r3, #1
 8000bbe:	430b      	orrs	r3, r1
 8000bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc2:	e71c      	b.n	80009fe <HAL_ADC_Init+0x15a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000bc4:	6893      	ldr	r3, [r2, #8]
 8000bc6:	07de      	lsls	r6, r3, #31
 8000bc8:	f53f aec9 	bmi.w	800095e <HAL_ADC_Init+0xba>
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000bcc:	f501 7142 	add.w	r1, r1, #776	@ 0x308
 8000bd0:	e72f      	b.n	8000a32 <HAL_ADC_Init+0x18e>
        ADC_CLEAR_ERRORCODE(hadc);
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8000bd6:	e712      	b.n	80009fe <HAL_ADC_Init+0x15a>
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8000bd8:	e9d4 3117 	ldrd	r3, r1, [r4, #92]	@ 0x5c
 8000bdc:	6915      	ldr	r5, [r2, #16]
 8000bde:	430b      	orrs	r3, r1
 8000be0:	490b      	ldr	r1, [pc, #44]	@ (8000c10 <HAL_ADC_Init+0x36c>)
 8000be2:	4029      	ands	r1, r5
 8000be4:	430b      	orrs	r3, r1
 8000be6:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8000be8:	430b      	orrs	r3, r1
 8000bea:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8000bec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf0:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8000bf2:	ea43 0391 	orr.w	r3, r3, r1, lsr #2
 8000bf6:	f043 0301 	orr.w	r3, r3, #1
 8000bfa:	6113      	str	r3, [r2, #16]
 8000bfc:	e6f1      	b.n	80009e2 <HAL_ADC_Init+0x13e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bfe:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000c00:	f043 0320 	orr.w	r3, r3, #32
 8000c04:	67a3      	str	r3, [r4, #120]	@ 0x78
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c06:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	67e3      	str	r3, [r4, #124]	@ 0x7c
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8000c0e:	e74e      	b.n	8000aae <HAL_ADC_Init+0x20a>
 8000c10:	fc00f81e 	.word	0xfc00f81e

08000c14 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000c16:	6984      	ldr	r4, [r0, #24]
{
 8000c18:	4605      	mov	r5, r0
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000c1a:	2c08      	cmp	r4, #8
{
 8000c1c:	460f      	mov	r7, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000c1e:	d004      	beq.n	8000c2a <HAL_ADC_PollForConversion+0x16>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */

    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000c20:	6803      	ldr	r3, [r0, #0]
          tmp_flag_end = (ADC_FLAG_EOC);
        }
      }
#else
      /* Check ADC DMA mode */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT_0) != 0UL)
 8000c22:	68db      	ldr	r3, [r3, #12]
      }
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      if ((hadc->Instance->CFGR1 & ADC4_CFGR1_DMAEN) != 0UL)
 8000c24:	07da      	lsls	r2, r3, #31
 8000c26:	d42a      	bmi.n	8000c7e <HAL_ADC_PollForConversion+0x6a>
        tmp_flag_end = (ADC_FLAG_EOC);
 8000c28:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000c2a:	f7ff fe2f 	bl	800088c <HAL_GetTick>
 8000c2e:	1c7b      	adds	r3, r7, #1
 8000c30:	4606      	mov	r6, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000c32:	682a      	ldr	r2, [r5, #0]
 8000c34:	d12a      	bne.n	8000c8c <HAL_ADC_PollForConversion+0x78>
 8000c36:	6813      	ldr	r3, [r2, #0]
 8000c38:	421c      	tst	r4, r3
 8000c3a:	d0fc      	beq.n	8000c36 <HAL_ADC_PollForConversion+0x22>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000c3c:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8000c3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c42:	67ab      	str	r3, [r5, #120]	@ 0x78
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000c44:	68d3      	ldr	r3, [r2, #12]
 8000c46:	f413 6f40 	tst.w	r3, #3072	@ 0xc00
 8000c4a:	d116      	bne.n	8000c7a <HAL_ADC_PollForConversion+0x66>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000c4c:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 8000c50:	b99b      	cbnz	r3, 8000c7a <HAL_ADC_PollForConversion+0x66>
     )
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000c52:	4b2c      	ldr	r3, [pc, #176]	@ (8000d04 <HAL_ADC_PollForConversion+0xf0>)
 8000c54:	429a      	cmp	r2, r3
    {
      /* Check whether end of sequence is reached */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000c56:	6813      	ldr	r3, [r2, #0]
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000c58:	d02c      	beq.n	8000cb4 <HAL_ADC_PollForConversion+0xa0>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000c5a:	071f      	lsls	r7, r3, #28
 8000c5c:	d506      	bpl.n	8000c6c <HAL_ADC_PollForConversion+0x58>
      {
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000c5e:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8000c60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c64:	67ab      	str	r3, [r5, #120]	@ 0x78

        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000c66:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8000c68:	04de      	lsls	r6, r3, #19
 8000c6a:	d53b      	bpl.n	8000ce4 <HAL_ADC_PollForConversion+0xd0>
#else
      /* Retrieve handle ADC CFGR register */
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
#endif /* ADC_MULTIMODE_SUPPORT */
      /* Clear polled flag */
      if (tmp_flag_end == ADC_FLAG_EOS)
 8000c6c:	2c08      	cmp	r4, #8
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000c6e:	68d3      	ldr	r3, [r2, #12]
      if (tmp_flag_end == ADC_FLAG_EOS)
 8000c70:	d03d      	beq.n	8000cee <HAL_ADC_PollForConversion+0xda>
      else
      {
        /* Clear end of conversion EOC flag of regular group if low power feature */
        /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
        /* until data register is read using function HAL_ADC_GetValue().         */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_AUTDLY) == 0UL)
 8000c72:	0458      	lsls	r0, r3, #17
 8000c74:	d401      	bmi.n	8000c7a <HAL_ADC_PollForConversion+0x66>
        {
          __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000c76:	230c      	movs	r3, #12
 8000c78:	6013      	str	r3, [r2, #0]
      }

    }
  }

  return HAL_OK;
 8000c7a:	2000      	movs	r0, #0
}
 8000c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c7e:	6f83      	ldr	r3, [r0, #120]	@ 0x78
 8000c80:	f043 0320 	orr.w	r3, r3, #32
 8000c84:	6783      	str	r3, [r0, #120]	@ 0x78
        return HAL_ERROR;
 8000c86:	2001      	movs	r0, #1
}
 8000c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000c8a:	b147      	cbz	r7, 8000c9e <HAL_ADC_PollForConversion+0x8a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000c8c:	6813      	ldr	r3, [r2, #0]
 8000c8e:	4223      	tst	r3, r4
 8000c90:	d1d4      	bne.n	8000c3c <HAL_ADC_PollForConversion+0x28>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000c92:	f7ff fdfb 	bl	800088c <HAL_GetTick>
 8000c96:	1b83      	subs	r3, r0, r6
 8000c98:	42bb      	cmp	r3, r7
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000c9a:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000c9c:	d9f5      	bls.n	8000c8a <HAL_ADC_PollForConversion+0x76>
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000c9e:	6813      	ldr	r3, [r2, #0]
 8000ca0:	4023      	ands	r3, r4
 8000ca2:	d1f3      	bne.n	8000c8c <HAL_ADC_PollForConversion+0x78>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ca4:	6faa      	ldr	r2, [r5, #120]	@ 0x78
          __HAL_UNLOCK(hadc);
 8000ca6:	f885 3074 	strb.w	r3, [r5, #116]	@ 0x74
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000caa:	f042 0204 	orr.w	r2, r2, #4
          return HAL_TIMEOUT;
 8000cae:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000cb0:	67aa      	str	r2, [r5, #120]	@ 0x78
}
 8000cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000cb4:	0719      	lsls	r1, r3, #28
 8000cb6:	d50e      	bpl.n	8000cd6 <HAL_ADC_PollForConversion+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000cb8:	6893      	ldr	r3, [r2, #8]
 8000cba:	075b      	lsls	r3, r3, #29
 8000cbc:	d419      	bmi.n	8000cf2 <HAL_ADC_PollForConversion+0xde>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000cbe:	6853      	ldr	r3, [r2, #4]
 8000cc0:	f023 030c 	bic.w	r3, r3, #12
 8000cc4:	6053      	str	r3, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000cc6:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8000cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ccc:	f023 0301 	bic.w	r3, r3, #1
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	67ab      	str	r3, [r5, #120]	@ 0x78
      if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000cd6:	7f2b      	ldrb	r3, [r5, #28]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d1ce      	bne.n	8000c7a <HAL_ADC_PollForConversion+0x66>
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000cdc:	220c      	movs	r2, #12
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <HAL_ADC_PollForConversion+0xf0>)
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	e7ca      	b.n	8000c7a <HAL_ADC_PollForConversion+0x66>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ce4:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8000ce6:	f043 0301 	orr.w	r3, r3, #1
 8000cea:	67ab      	str	r3, [r5, #120]	@ 0x78
 8000cec:	e7be      	b.n	8000c6c <HAL_ADC_PollForConversion+0x58>
        __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000cee:	6014      	str	r4, [r2, #0]
 8000cf0:	e7c3      	b.n	8000c7a <HAL_ADC_PollForConversion+0x66>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cf2:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8000cf4:	f043 0320 	orr.w	r3, r3, #32
 8000cf8:	67ab      	str	r3, [r5, #120]	@ 0x78
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cfa:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	67eb      	str	r3, [r5, #124]	@ 0x7c
 8000d02:	e7e8      	b.n	8000cd6 <HAL_ADC_PollForConversion+0xc2>
 8000d04:	46021000 	.word	0x46021000

08000d08 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000d08:	6803      	ldr	r3, [r0, #0]
 8000d0a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop

08000d10 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop

08000d18 <HAL_ADC_ErrorCallback>:
  *           "HAL_ADC_Start_DMA()"
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <HAL_ADC_CalibrationCpltCallback>:
/**
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <HAL_ADC_VoltageRegulatorCallback>:
/**
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop

08000d24 <HAL_ADC_ADCReadyCallback>:
/**
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000d28:	6803      	ldr	r3, [r0, #0]
{
 8000d2a:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000d2c:	681d      	ldr	r5, [r3, #0]
{
 8000d2e:	4604      	mov	r4, r0
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8000d30:	07aa      	lsls	r2, r5, #30
  uint32_t tmp_ier = hadc->Instance->IER;
 8000d32:	685e      	ldr	r6, [r3, #4]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8000d34:	d502      	bpl.n	8000d3c <HAL_ADC_IRQHandler+0x14>
 8000d36:	07b0      	lsls	r0, r6, #30
 8000d38:	f100 80ae 	bmi.w	8000e98 <HAL_ADC_IRQHandler+0x170>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000d3c:	076a      	lsls	r2, r5, #29
 8000d3e:	d564      	bpl.n	8000e0a <HAL_ADC_IRQHandler+0xe2>
 8000d40:	0770      	lsls	r0, r6, #29
 8000d42:	d562      	bpl.n	8000e0a <HAL_ADC_IRQHandler+0xe2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000d44:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 8000d46:	06d0      	lsls	r0, r2, #27
 8000d48:	d403      	bmi.n	8000d52 <HAL_ADC_IRQHandler+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d4a:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 8000d4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d50:	67a2      	str	r2, [r4, #120]	@ 0x78
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000d52:	4a92      	ldr	r2, [pc, #584]	@ (8000f9c <HAL_ADC_IRQHandler+0x274>)
 8000d54:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	f000 80eb 	beq.w	8000f32 <HAL_ADC_IRQHandler+0x20a>
 8000d5c:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8000d60:	d118      	bne.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000d62:	68da      	ldr	r2, [r3, #12]
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 8000d64:	0491      	lsls	r1, r2, #18
 8000d66:	d415      	bmi.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	0712      	lsls	r2, r2, #28
 8000d6c:	d512      	bpl.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000d6e:	689a      	ldr	r2, [r3, #8]
 8000d70:	0750      	lsls	r0, r2, #29
 8000d72:	f100 8109 	bmi.w	8000f88 <HAL_ADC_IRQHandler+0x260>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000d76:	685a      	ldr	r2, [r3, #4]
 8000d78:	f022 020c 	bic.w	r2, r2, #12
 8000d7c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000d7e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000d80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000d84:	67a3      	str	r3, [r4, #120]	@ 0x78
              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000d86:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000d88:	04d9      	lsls	r1, r3, #19
 8000d8a:	d403      	bmi.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d8c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000d8e:	f043 0301 	orr.w	r3, r3, #1
 8000d92:	67a3      	str	r3, [r4, #120]	@ 0x78
    HAL_ADC_ConvCpltCallback(hadc);
 8000d94:	4620      	mov	r0, r4
 8000d96:	f7ff ffbb 	bl	8000d10 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	6823      	ldr	r3, [r4, #0]
 8000d9e:	601a      	str	r2, [r3, #0]
  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000da0:	4a7e      	ldr	r2, [pc, #504]	@ (8000f9c <HAL_ADC_IRQHandler+0x274>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d038      	beq.n	8000e18 <HAL_ADC_IRQHandler+0xf0>
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000da6:	06a9      	lsls	r1, r5, #26
 8000da8:	d55d      	bpl.n	8000e66 <HAL_ADC_IRQHandler+0x13e>
 8000daa:	06b2      	lsls	r2, r6, #26
 8000dac:	d55b      	bpl.n	8000e66 <HAL_ADC_IRQHandler+0x13e>
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000dae:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 8000db0:	06d2      	lsls	r2, r2, #27
 8000db2:	d403      	bmi.n	8000dbc <HAL_ADC_IRQHandler+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000db4:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 8000db6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000dba:	67a2      	str	r2, [r4, #120]	@ 0x78
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000dbc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000dbe:	f412 7fc0 	tst.w	r2, #384	@ 0x180
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000dc2:	68da      	ldr	r2, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000dc4:	f040 80ad 	bne.w	8000f22 <HAL_ADC_IRQHandler+0x1fa>
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000dc8:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8000dcc:	f000 80ce 	beq.w	8000f6c <HAL_ADC_IRQHandler+0x244>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000dd0:	68da      	ldr	r2, [r3, #12]
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8000dd2:	0190      	lsls	r0, r2, #6
 8000dd4:	f100 80a6 	bmi.w	8000f24 <HAL_ADC_IRQHandler+0x1fc>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	0651      	lsls	r1, r2, #25
 8000ddc:	f140 80a2 	bpl.w	8000f24 <HAL_ADC_IRQHandler+0x1fc>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000de0:	689a      	ldr	r2, [r3, #8]
 8000de2:	0712      	lsls	r2, r2, #28
 8000de4:	f100 809e 	bmi.w	8000f24 <HAL_ADC_IRQHandler+0x1fc>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000de8:	685a      	ldr	r2, [r3, #4]
 8000dea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000dee:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000df0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000df2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000df6:	67a3      	str	r3, [r4, #120]	@ 0x78
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8000df8:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000dfa:	05d8      	lsls	r0, r3, #23
 8000dfc:	f100 8092 	bmi.w	8000f24 <HAL_ADC_IRQHandler+0x1fc>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e00:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	67a3      	str	r3, [r4, #120]	@ 0x78
 8000e08:	e08c      	b.n	8000f24 <HAL_ADC_IRQHandler+0x1fc>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000e0a:	0729      	lsls	r1, r5, #28
 8000e0c:	d5c8      	bpl.n	8000da0 <HAL_ADC_IRQHandler+0x78>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8000e0e:	0732      	lsls	r2, r6, #28
 8000e10:	d498      	bmi.n	8000d44 <HAL_ADC_IRQHandler+0x1c>
  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000e12:	4a62      	ldr	r2, [pc, #392]	@ (8000f9c <HAL_ADC_IRQHandler+0x274>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d1c6      	bne.n	8000da6 <HAL_ADC_IRQHandler+0x7e>
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8000e18:	0629      	lsls	r1, r5, #24
 8000e1a:	d501      	bpl.n	8000e20 <HAL_ADC_IRQHandler+0xf8>
 8000e1c:	0632      	lsls	r2, r6, #24
 8000e1e:	d45d      	bmi.n	8000edc <HAL_ADC_IRQHandler+0x1b4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8000e20:	05e8      	lsls	r0, r5, #23
 8000e22:	d501      	bpl.n	8000e28 <HAL_ADC_IRQHandler+0x100>
 8000e24:	05f1      	lsls	r1, r6, #23
 8000e26:	d464      	bmi.n	8000ef2 <HAL_ADC_IRQHandler+0x1ca>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8000e28:	05aa      	lsls	r2, r5, #22
 8000e2a:	d501      	bpl.n	8000e30 <HAL_ADC_IRQHandler+0x108>
 8000e2c:	05b0      	lsls	r0, r6, #22
 8000e2e:	d46c      	bmi.n	8000f0a <HAL_ADC_IRQHandler+0x1e2>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8000e30:	06e9      	lsls	r1, r5, #27
 8000e32:	d501      	bpl.n	8000e38 <HAL_ADC_IRQHandler+0x110>
 8000e34:	06f2      	lsls	r2, r6, #27
 8000e36:	d43d      	bmi.n	8000eb4 <HAL_ADC_IRQHandler+0x18c>
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8000e38:	07e9      	lsls	r1, r5, #31
 8000e3a:	d510      	bpl.n	8000e5e <HAL_ADC_IRQHandler+0x136>
 8000e3c:	07f2      	lsls	r2, r6, #31
 8000e3e:	d50e      	bpl.n	8000e5e <HAL_ADC_IRQHandler+0x136>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e40:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000e42:	06db      	lsls	r3, r3, #27
 8000e44:	d403      	bmi.n	8000e4e <HAL_ADC_IRQHandler+0x126>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e46:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	67a3      	str	r3, [r4, #120]	@ 0x78
    HAL_ADC_ADCReadyCallback(hadc);
 8000e4e:	4620      	mov	r0, r4
 8000e50:	f7ff ff68 	bl	8000d24 <HAL_ADC_ADCReadyCallback>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8000e54:	6823      	ldr	r3, [r4, #0]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	f022 0201 	bic.w	r2, r2, #1
 8000e5c:	605a      	str	r2, [r3, #4]
  if (hadc->Instance == ADC4)  /* ADC4 */
 8000e5e:	4a4f      	ldr	r2, [pc, #316]	@ (8000f9c <HAL_ADC_IRQHandler+0x274>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d008      	beq.n	8000e76 <HAL_ADC_IRQHandler+0x14e>
}
 8000e64:	bd70      	pop	{r4, r5, r6, pc}
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000e66:	0668      	lsls	r0, r5, #25
 8000e68:	d5d6      	bpl.n	8000e18 <HAL_ADC_IRQHandler+0xf0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8000e6a:	0671      	lsls	r1, r6, #25
 8000e6c:	d5d4      	bpl.n	8000e18 <HAL_ADC_IRQHandler+0xf0>
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e6e:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 8000e70:	06d2      	lsls	r2, r2, #27
 8000e72:	d4a3      	bmi.n	8000dbc <HAL_ADC_IRQHandler+0x94>
 8000e74:	e79e      	b.n	8000db4 <HAL_ADC_IRQHandler+0x8c>
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8000e76:	0528      	lsls	r0, r5, #20
 8000e78:	d501      	bpl.n	8000e7e <HAL_ADC_IRQHandler+0x156>
 8000e7a:	0531      	lsls	r1, r6, #20
 8000e7c:	d47c      	bmi.n	8000f78 <HAL_ADC_IRQHandler+0x250>
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8000e7e:	04ea      	lsls	r2, r5, #19
 8000e80:	d5f0      	bpl.n	8000e64 <HAL_ADC_IRQHandler+0x13c>
 8000e82:	04f3      	lsls	r3, r6, #19
 8000e84:	d5ee      	bpl.n	8000e64 <HAL_ADC_IRQHandler+0x13c>
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8000e86:	4620      	mov	r0, r4
 8000e88:	f7ff ff4a 	bl	8000d20 <HAL_ADC_VoltageRegulatorCallback>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 8000e8c:	6822      	ldr	r2, [r4, #0]
 8000e8e:	6853      	ldr	r3, [r2, #4]
 8000e90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e94:	6053      	str	r3, [r2, #4]
}
 8000e96:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e98:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000e9a:	06d9      	lsls	r1, r3, #27
 8000e9c:	d403      	bmi.n	8000ea6 <HAL_ADC_IRQHandler+0x17e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8000e9e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000ea0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ea4:	67a3      	str	r3, [r4, #120]	@ 0x78
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	f000 feb0 	bl	8001c0c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8000eac:	2202      	movs	r2, #2
 8000eae:	6823      	ldr	r3, [r4, #0]
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	e743      	b.n	8000d3c <HAL_ADC_IRQHandler+0x14>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000eb4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8000eb6:	b112      	cbz	r2, 8000ebe <HAL_ADC_IRQHandler+0x196>
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 8000eb8:	68da      	ldr	r2, [r3, #12]
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 8000eba:	0790      	lsls	r0, r2, #30
 8000ebc:	d00b      	beq.n	8000ed6 <HAL_ADC_IRQHandler+0x1ae>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000ebe:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
      HAL_ADC_ErrorCallback(hadc);
 8000ec0:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ec6:	67a3      	str	r3, [r4, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000ec8:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8000eca:	f043 0302 	orr.w	r3, r3, #2
 8000ece:	67e3      	str	r3, [r4, #124]	@ 0x7c
      HAL_ADC_ErrorCallback(hadc);
 8000ed0:	f7ff ff22 	bl	8000d18 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	2210      	movs	r2, #16
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	e7ad      	b.n	8000e38 <HAL_ADC_IRQHandler+0x110>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000edc:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000ede:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ee4:	67a3      	str	r3, [r4, #120]	@ 0x78
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000ee6:	f7ff ff15 	bl	8000d14 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8000eea:	2280      	movs	r2, #128	@ 0x80
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e796      	b.n	8000e20 <HAL_ADC_IRQHandler+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000ef2:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8000ef4:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000efa:	67a3      	str	r3, [r4, #120]	@ 0x78
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8000efc:	f000 fe82 	bl	8001c04 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8000f00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f04:	6823      	ldr	r3, [r4, #0]
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	e78e      	b.n	8000e28 <HAL_ADC_IRQHandler+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8000f0a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8000f0c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8000f0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f12:	67a3      	str	r3, [r4, #120]	@ 0x78
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8000f14:	f000 fe78 	bl	8001c08 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8000f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f1c:	6823      	ldr	r3, [r4, #0]
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	e786      	b.n	8000e30 <HAL_ADC_IRQHandler+0x108>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000f22:	68db      	ldr	r3, [r3, #12]
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000f24:	4620      	mov	r0, r4
 8000f26:	f000 fe6b 	bl	8001c00 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000f2a:	2260      	movs	r2, #96	@ 0x60
 8000f2c:	6823      	ldr	r3, [r4, #0]
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	e772      	b.n	8000e18 <HAL_ADC_IRQHandler+0xf0>
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000f32:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8000f36:	f47f af2d 	bne.w	8000d94 <HAL_ADC_IRQHandler+0x6c>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 8000f3a:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 8000f3e:	2a00      	cmp	r2, #0
 8000f40:	f47f af28 	bne.w	8000d94 <HAL_ADC_IRQHandler+0x6c>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	0712      	lsls	r2, r2, #28
 8000f48:	f57f af24 	bpl.w	8000d94 <HAL_ADC_IRQHandler+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f4c:	689a      	ldr	r2, [r3, #8]
 8000f4e:	0750      	lsls	r0, r2, #29
 8000f50:	d428      	bmi.n	8000fa4 <HAL_ADC_IRQHandler+0x27c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000f52:	685a      	ldr	r2, [r3, #4]
 8000f54:	f022 020c 	bic.w	r2, r2, #12
 8000f58:	605a      	str	r2, [r3, #4]
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8000f5a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000f5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f60:	f023 0301 	bic.w	r3, r3, #1
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	67a3      	str	r3, [r4, #120]	@ 0x78
 8000f6a:	e713      	b.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8000f6c:	68d9      	ldr	r1, [r3, #12]
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <HAL_ADC_IRQHandler+0x278>)
 8000f70:	438a      	bics	r2, r1
 8000f72:	f47f af31 	bne.w	8000dd8 <HAL_ADC_IRQHandler+0xb0>
 8000f76:	e7d5      	b.n	8000f24 <HAL_ADC_IRQHandler+0x1fc>
      HAL_ADC_CalibrationCpltCallback(hadc);
 8000f78:	4620      	mov	r0, r4
 8000f7a:	f7ff fecf 	bl	8000d1c <HAL_ADC_CalibrationCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8000f7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f82:	6823      	ldr	r3, [r4, #0]
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	e77a      	b.n	8000e7e <HAL_ADC_IRQHandler+0x156>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f88:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000f8a:	f043 0310 	orr.w	r3, r3, #16
 8000f8e:	67a3      	str	r3, [r4, #120]	@ 0x78
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f90:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8000f98:	e6fc      	b.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
 8000f9a:	bf00      	nop
 8000f9c:	46021000 	.word	0x46021000
 8000fa0:	02002000 	.word	0x02002000
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fa4:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000fa6:	f043 0320 	orr.w	r3, r3, #32
 8000faa:	67a3      	str	r3, [r4, #120]	@ 0x78
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fac:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8000fb4:	e6ee      	b.n	8000d94 <HAL_ADC_IRQHandler+0x6c>
 8000fb6:	bf00      	nop

08000fb8 <HAL_ADC_ConfigChannel>:
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000fb8:	2300      	movs	r3, #0
{
 8000fba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fbe:	b084      	sub	sp, #16
  __IO uint32_t wait_loop_index = 0;
 8000fc0:	9303      	str	r3, [sp, #12]

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 8000fc2:	f890 3074 	ldrb.w	r3, [r0, #116]	@ 0x74
  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000fc6:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	f000 80d2 	beq.w	8001172 <HAL_ADC_ConfigChannel+0x1ba>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f880 3074 	strb.w	r3, [r0, #116]	@ 0x74
 8000fd4:	68aa      	ldr	r2, [r5, #8]
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	0752      	lsls	r2, r2, #29
 8000fda:	d50a      	bpl.n	8000ff2 <HAL_ADC_ConfigChannel+0x3a>
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    tmp_hal_status = HAL_ERROR;
 8000fdc:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fde:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8000fe0:	f043 0320 	orr.w	r3, r3, #32
 8000fe4:	67a3      	str	r3, [r4, #120]	@ 0x78
  }

  __HAL_UNLOCK(hadc);
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f884 3074 	strb.w	r3, [r4, #116]	@ 0x74

  return tmp_hal_status;
}
 8000fec:	b004      	add	sp, #16
 8000fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000ff2:	4aa3      	ldr	r2, [pc, #652]	@ (8001280 <HAL_ADC_ConfigChannel+0x2c8>)
 8000ff4:	460e      	mov	r6, r1
 8000ff6:	4295      	cmp	r5, r2
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8000ff8:	680f      	ldr	r7, [r1, #0]
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8000ffa:	f000 80be 	beq.w	800117a <HAL_ADC_ConfigChannel+0x1c2>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8000ffe:	f037 427f 	bics.w	r2, r7, #4278190080	@ 0xff000000
 8001002:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8001006:	d078      	beq.n	80010fa <HAL_ADC_ConfigChannel+0x142>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001008:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 800100c:	b117      	cbz	r7, 8001014 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 800100e:	fab7 f787 	clz	r7, r7
 8001012:	40bb      	lsls	r3, r7
    MODIFY_REG(*preg,
 8001014:	271f      	movs	r7, #31
 8001016:	69ea      	ldr	r2, [r5, #28]
 8001018:	4313      	orrs	r3, r2
 800101a:	61eb      	str	r3, [r5, #28]
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800101c:	6873      	ldr	r3, [r6, #4]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 800101e:	f105 0230 	add.w	r2, r5, #48	@ 0x30
 8001022:	0999      	lsrs	r1, r3, #6
 8001024:	f001 010c 	and.w	r1, r1, #12
    MODIFY_REG(*preg,
 8001028:	403b      	ands	r3, r7
 800102a:	4098      	lsls	r0, r3
 800102c:	409f      	lsls	r7, r3
 800102e:	5853      	ldr	r3, [r2, r1]
 8001030:	ea23 0307 	bic.w	r3, r3, r7
 8001034:	4303      	orrs	r3, r0
 8001036:	5053      	str	r3, [r2, r1]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001038:	68ab      	ldr	r3, [r5, #8]
 800103a:	f013 0f04 	tst.w	r3, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800103e:	68ab      	ldr	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001040:	d156      	bne.n	80010f0 <HAL_ADC_ConfigChannel+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001042:	071b      	lsls	r3, r3, #28
 8001044:	d454      	bmi.n	80010f0 <HAL_ADC_ConfigChannel+0x138>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001046:	6833      	ldr	r3, [r6, #0]
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001048:	f033 427f 	bics.w	r2, r3, #4278190080	@ 0xff000000
 800104c:	f000 8168 	beq.w	8001320 <HAL_ADC_ConfigChannel+0x368>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001050:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8001054:	fab2 f282 	clz	r2, r2
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001058:	2707      	movs	r7, #7
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 800105a:	f343 6140 	sbfx	r1, r3, #25, #1
 800105e:	f001 010a 	and.w	r1, r1, #10
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8001062:	0ddb      	lsrs	r3, r3, #23
 8001064:	f003 0304 	and.w	r3, r3, #4
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001068:	68b0      	ldr	r0, [r6, #8]
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 800106a:	1a52      	subs	r2, r2, r1
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 800106c:	f105 0c14 	add.w	ip, r5, #20
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001070:	f85c 1003 	ldr.w	r1, [ip, r3]
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001074:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001078:	4090      	lsls	r0, r2
 800107a:	fa07 f202 	lsl.w	r2, r7, r2
 800107e:	ea21 0202 	bic.w	r2, r1, r2
 8001082:	4302      	orrs	r2, r0
 8001084:	f84c 2003 	str.w	r2, [ip, r3]
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001088:	e9d6 1304 	ldrd	r1, r3, [r6, #16]
        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800108c:	2904      	cmp	r1, #4
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800108e:	68ea      	ldr	r2, [r5, #12]
        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001090:	f000 81ee 	beq.w	8001470 <HAL_ADC_ConfigChannel+0x4b8>
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001094:	f3c2 0281 	ubfx	r2, r2, #2, #2
 8001098:	0052      	lsls	r2, r2, #1
 800109a:	fa03 f202 	lsl.w	r2, r3, r2
  MODIFY_REG(*preg,
 800109e:	6833      	ldr	r3, [r6, #0]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	f003 4378 	and.w	r3, r3, #4160749568	@ 0xf8000000
 80010a6:	431a      	orrs	r2, r3
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010a8:	f105 0360 	add.w	r3, r5, #96	@ 0x60
  MODIFY_REG(*preg,
 80010ac:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80010b0:	f000 60e0 	and.w	r0, r0, #117440512	@ 0x7000000
 80010b4:	4302      	orrs	r2, r0
 80010b6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010ba:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 80010bc:	69f0      	ldr	r0, [r6, #28]
 80010be:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80010c2:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80010c6:	4302      	orrs	r2, r0
 80010c8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
          if (pConfig->OffsetSaturation == ENABLE)
 80010cc:	7eb2      	ldrb	r2, [r6, #26]
 80010ce:	2a01      	cmp	r2, #1
 80010d0:	f000 823b 	beq.w	800154a <HAL_ADC_ConfigChannel+0x592>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010d4:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 80010d6:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80010da:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80010de:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010e2:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 80010e4:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80010e8:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 80010ec:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f0:	68ab      	ldr	r3, [r5, #8]
 80010f2:	07df      	lsls	r7, r3, #31
 80010f4:	d503      	bpl.n	80010fe <HAL_ADC_ConfigChannel+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010f6:	2000      	movs	r0, #0
 80010f8:	e775      	b.n	8000fe6 <HAL_ADC_ConfigChannel+0x2e>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 80010fa:	4083      	lsls	r3, r0
 80010fc:	e78a      	b.n	8001014 <HAL_ADC_ConfigChannel+0x5c>
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80010fe:	68f0      	ldr	r0, [r6, #12]
 8001100:	6832      	ldr	r2, [r6, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8001102:	4b60      	ldr	r3, [pc, #384]	@ (8001284 <HAL_ADC_ConfigChannel+0x2cc>)
 8001104:	f8d5 10c0 	ldr.w	r1, [r5, #192]	@ 0xc0
 8001108:	f000 0718 	and.w	r7, r0, #24
 800110c:	40fb      	lsrs	r3, r7
 800110e:	f022 477f 	bic.w	r7, r2, #4278190080	@ 0xff000000
 8001112:	4013      	ands	r3, r2
 8001114:	ea21 0107 	bic.w	r1, r1, r7
 8001118:	430b      	orrs	r3, r1
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800111a:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 800111e:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8001122:	f000 80c5 	beq.w	80012b0 <HAL_ADC_ConfigChannel+0x2f8>
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001126:	2a00      	cmp	r2, #0
 8001128:	dae5      	bge.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800112a:	4b57      	ldr	r3, [pc, #348]	@ (8001288 <HAL_ADC_ConfigChannel+0x2d0>)
 800112c:	429d      	cmp	r5, r3
 800112e:	f000 8188 	beq.w	8001442 <HAL_ADC_ConfigChannel+0x48a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001132:	4b53      	ldr	r3, [pc, #332]	@ (8001280 <HAL_ADC_ConfigChannel+0x2c8>)
 8001134:	f8d3 1308 	ldr.w	r1, [r3, #776]	@ 0x308
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	07de      	lsls	r6, r3, #31
 800113c:	f53f af4e 	bmi.w	8000fdc <HAL_ADC_ConfigChannel+0x24>
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001140:	4b52      	ldr	r3, [pc, #328]	@ (800128c <HAL_ADC_ConfigChannel+0x2d4>)
 8001142:	429a      	cmp	r2, r3
 8001144:	d0d7      	beq.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8001146:	4b52      	ldr	r3, [pc, #328]	@ (8001290 <HAL_ADC_ConfigChannel+0x2d8>)
 8001148:	429a      	cmp	r2, r3
 800114a:	d0d4      	beq.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800114c:	4e51      	ldr	r6, [pc, #324]	@ (8001294 <HAL_ADC_ConfigChannel+0x2dc>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 800114e:	f001 70e0 	and.w	r0, r1, #29360128	@ 0x1c00000
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001152:	4b51      	ldr	r3, [pc, #324]	@ (8001298 <HAL_ADC_ConfigChannel+0x2e0>)
 8001154:	429a      	cmp	r2, r3
 8001156:	d1ce      	bne.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001158:	024f      	lsls	r7, r1, #9
 800115a:	d4cc      	bmi.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
              if (ADC_VREFINT_INSTANCE(hadc))
 800115c:	4b4a      	ldr	r3, [pc, #296]	@ (8001288 <HAL_ADC_ConfigChannel+0x2d0>)
 800115e:	429d      	cmp	r5, r3
 8001160:	d1c9      	bne.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8001162:	6833      	ldr	r3, [r6, #0]
 8001164:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8001168:	4303      	orrs	r3, r0
 800116a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800116e:	6033      	str	r3, [r6, #0]
}
 8001170:	e7c1      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
  __HAL_LOCK(hadc);
 8001172:	2002      	movs	r0, #2
}
 8001174:	b004      	add	sp, #16
 8001176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (HAL_GetREVID() == REV_ID_A)
 800117a:	f7ff fb8d 	bl	8000898 <HAL_GetREVID>
 800117e:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8001182:	f000 8148 	beq.w	8001416 <HAL_ADC_ConfigChannel+0x45e>
      if (pConfig->Rank != ADC4_RANK_NONE)
 8001186:	6872      	ldr	r2, [r6, #4]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8001188:	6923      	ldr	r3, [r4, #16]
      if (pConfig->Rank != ADC4_RANK_NONE)
 800118a:	2a02      	cmp	r2, #2
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 800118c:	f023 0310 	bic.w	r3, r3, #16
      if (pConfig->Rank != ADC4_RANK_NONE)
 8001190:	f000 8104 	beq.w	800139c <HAL_ADC_ConfigChannel+0x3e4>
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8001194:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8001198:	f027 417f 	bic.w	r1, r7, #4278190080	@ 0xff000000
 800119c:	f000 80d2 	beq.w	8001344 <HAL_ADC_ConfigChannel+0x38c>
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80011a0:	200f      	movs	r0, #15
 80011a2:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 80011a6:	f002 0c1f 	and.w	ip, r2, #31
 80011aa:	fa00 f00c 	lsl.w	r0, r0, ip
 80011ae:	ea23 0000 	bic.w	r0, r3, r0
 80011b2:	2900      	cmp	r1, #0
 80011b4:	f040 81e5 	bne.w	8001582 <HAL_ADC_ConfigChannel+0x5ca>
 80011b8:	f3c7 6384 	ubfx	r3, r7, #26, #5
 80011bc:	fa03 f30c 	lsl.w	r3, r3, ip
 80011c0:	4303      	orrs	r3, r0
 80011c2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80011c6:	0892      	lsrs	r2, r2, #2
 80011c8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80011ca:	3201      	adds	r2, #1
 80011cc:	429a      	cmp	r2, r3
 80011ce:	f240 821b 	bls.w	8001608 <HAL_ADC_ConfigChannel+0x650>
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 80011d2:	6822      	ldr	r2, [r4, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80011d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001280 <HAL_ADC_ConfigChannel+0x2c8>)
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80011d6:	68b0      	ldr	r0, [r6, #8]
 80011d8:	429a      	cmp	r2, r3
 80011da:	f000 80d0 	beq.w	800137e <HAL_ADC_ConfigChannel+0x3c6>
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80011de:	2900      	cmp	r1, #0
 80011e0:	f040 818c 	bne.w	80014fc <HAL_ADC_ConfigChannel+0x544>
 80011e4:	f3c7 6384 	ubfx	r3, r7, #26, #5
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 80011e8:	2107      	movs	r1, #7
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80011ea:	f347 6540 	sbfx	r5, r7, #25, #1
 80011ee:	f005 050a 	and.w	r5, r5, #10
 80011f2:	1b5b      	subs	r3, r3, r5
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 80011f4:	0dff      	lsrs	r7, r7, #23
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80011f6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 80011fa:	f007 0704 	and.w	r7, r7, #4
 80011fe:	f102 0514 	add.w	r5, r2, #20
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001202:	4098      	lsls	r0, r3
 8001204:	4099      	lsls	r1, r3
 8001206:	59eb      	ldr	r3, [r5, r7]
 8001208:	ea23 0301 	bic.w	r3, r3, r1
 800120c:	4303      	orrs	r3, r0
 800120e:	51eb      	str	r3, [r5, r7]
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001210:	6833      	ldr	r3, [r6, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	f6bf af6f 	bge.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001218:	4d1b      	ldr	r5, [pc, #108]	@ (8001288 <HAL_ADC_ConfigChannel+0x2d0>)
 800121a:	491e      	ldr	r1, [pc, #120]	@ (8001294 <HAL_ADC_ConfigChannel+0x2dc>)
 800121c:	481f      	ldr	r0, [pc, #124]	@ (800129c <HAL_ADC_ConfigChannel+0x2e4>)
 800121e:	42aa      	cmp	r2, r5
 8001220:	bf08      	it	eq
 8001222:	4601      	moveq	r1, r0
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8001224:	481e      	ldr	r0, [pc, #120]	@ (80012a0 <HAL_ADC_ConfigChannel+0x2e8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001226:	680d      	ldr	r5, [r1, #0]
 8001228:	4283      	cmp	r3, r0
 800122a:	f005 77e0 	and.w	r7, r5, #29360128	@ 0x1c00000
 800122e:	f000 8235 	beq.w	800169c <HAL_ADC_ConfigChannel+0x6e4>
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8001232:	481c      	ldr	r0, [pc, #112]	@ (80012a4 <HAL_ADC_ConfigChannel+0x2ec>)
 8001234:	4283      	cmp	r3, r0
 8001236:	f000 8285 	beq.w	8001744 <HAL_ADC_ConfigChannel+0x78c>
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 800123a:	4817      	ldr	r0, [pc, #92]	@ (8001298 <HAL_ADC_ConfigChannel+0x2e0>)
 800123c:	4283      	cmp	r3, r0
 800123e:	f000 828c 	beq.w	800175a <HAL_ADC_ConfigChannel+0x7a2>
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 8001242:	4819      	ldr	r0, [pc, #100]	@ (80012a8 <HAL_ADC_ConfigChannel+0x2f0>)
 8001244:	4283      	cmp	r3, r0
 8001246:	d105      	bne.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001248:	0268      	lsls	r0, r5, #9
 800124a:	d403      	bmi.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
            if (ADC_VCORE_INSTANCE(hadc))
 800124c:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <HAL_ADC_ConfigChannel+0x2c8>)
 800124e:	429a      	cmp	r2, r3
 8001250:	f000 8302 	beq.w	8001858 <HAL_ADC_ConfigChannel+0x8a0>
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8001254:	f7ff fb20 	bl	8000898 <HAL_GetREVID>
 8001258:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 800125c:	f47f af4b 	bne.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <HAL_ADC_ConfigChannel+0x2f4>)
 8001262:	6832      	ldr	r2, [r6, #0]
 8001264:	429a      	cmp	r2, r3
 8001266:	f47f af46 	bne.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800126a:	026b      	lsls	r3, r5, #9
 800126c:	f53f af43 	bmi.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8001270:	6822      	ldr	r2, [r4, #0]
 8001272:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 800127e:	e73a      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
 8001280:	46021000 	.word	0x46021000
 8001284:	000fffff 	.word	0x000fffff
 8001288:	42028000 	.word	0x42028000
 800128c:	ce080000 	.word	0xce080000
 8001290:	ca040000 	.word	0xca040000
 8001294:	46021308 	.word	0x46021308
 8001298:	80000001 	.word	0x80000001
 800129c:	42028308 	.word	0x42028308
 80012a0:	b6002000 	.word	0xb6002000
 80012a4:	ba004000 	.word	0xba004000
 80012a8:	b2001000 	.word	0xb2001000
 80012ac:	d7200000 	.word	0xd7200000
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 80012b0:	b3cf      	cbz	r7, 8001326 <HAL_ADC_ConfigChannel+0x36e>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	fa92 f3a2 	rbit	r3, r2
  if (value == 0U)
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f000 8125 	beq.w	8001506 <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 80012bc:	fab3 f183 	clz	r1, r3
 80012c0:	3101      	adds	r1, #1
 80012c2:	f001 001f 	and.w	r0, r1, #31
 80012c6:	2809      	cmp	r0, #9
 80012c8:	f240 811d 	bls.w	8001506 <HAL_ADC_ConfigChannel+0x54e>
 80012cc:	fab3 f283 	clz	r2, r3
 80012d0:	2301      	movs	r3, #1
 80012d2:	441a      	add	r2, r3
 80012d4:	0689      	lsls	r1, r1, #26
 80012d6:	f002 021f 	and.w	r2, r2, #31
 80012da:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80012de:	4093      	lsls	r3, r2
 80012e0:	430b      	orrs	r3, r1
 80012e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80012e6:	f033 427f 	bics.w	r2, r3, #4278190080	@ 0xff000000
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80012ea:	68b1      	ldr	r1, [r6, #8]
 80012ec:	f040 80bb 	bne.w	8001466 <HAL_ADC_ConfigChannel+0x4ae>
 80012f0:	f3c3 6284 	ubfx	r2, r3, #26, #5
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 80012f4:	2007      	movs	r0, #7
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80012f6:	f343 6740 	sbfx	r7, r3, #25, #1
 80012fa:	f007 070a 	and.w	r7, r7, #10
 80012fe:	1bd2      	subs	r2, r2, r7
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8001300:	0ddb      	lsrs	r3, r3, #23
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001302:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	f105 0714 	add.w	r7, r5, #20
    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 800130e:	4091      	lsls	r1, r2
 8001310:	4090      	lsls	r0, r2
 8001312:	58fa      	ldr	r2, [r7, r3]
 8001314:	ea22 0200 	bic.w	r2, r2, r0
 8001318:	430a      	orrs	r2, r1
 800131a:	50fa      	str	r2, [r7, r3]
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800131c:	6832      	ldr	r2, [r6, #0]
}
 800131e:	e702      	b.n	8001126 <HAL_ADC_ConfigChannel+0x16e>
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001320:	f3c3 6284 	ubfx	r2, r3, #26, #5
 8001324:	e698      	b.n	8001058 <HAL_ADC_ConfigChannel+0xa0>
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8001326:	2301      	movs	r3, #1
 8001328:	0e91      	lsrs	r1, r2, #26
 800132a:	3101      	adds	r1, #1
 800132c:	f001 021f 	and.w	r2, r1, #31
 8001330:	2a09      	cmp	r2, #9
 8001332:	ea4f 6181 	mov.w	r1, r1, lsl #26
 8001336:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800133a:	fa03 f302 	lsl.w	r3, r3, r2
 800133e:	d8cf      	bhi.n	80012e0 <HAL_ADC_ConfigChannel+0x328>
 8001340:	430b      	orrs	r3, r1
 8001342:	e7d0      	b.n	80012e6 <HAL_ADC_ConfigChannel+0x32e>
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8001344:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8001346:	2900      	cmp	r1, #0
 8001348:	f040 80f5 	bne.w	8001536 <HAL_ADC_ConfigChannel+0x57e>
 800134c:	2001      	movs	r0, #1
 800134e:	f3c7 6384 	ubfx	r3, r7, #26, #5
 8001352:	4098      	lsls	r0, r3
 8001354:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8001356:	4303      	orrs	r3, r0
 8001358:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800135a:	e73b      	b.n	80011d4 <HAL_ADC_ConfigChannel+0x21c>
    MODIFY_REG(ADCx->CHSELR,
 800135c:	230f      	movs	r3, #15
 800135e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001360:	fa03 f30c 	lsl.w	r3, r3, ip
 8001364:	ea22 0203 	bic.w	r2, r2, r3
 8001368:	2900      	cmp	r1, #0
 800136a:	f040 8270 	bne.w	800184e <HAL_ADC_ConfigChannel+0x896>
 800136e:	f3c7 6384 	ubfx	r3, r7, #26, #5
 8001372:	fa03 f30c 	lsl.w	r3, r3, ip
 8001376:	4313      	orrs	r3, r2
 8001378:	4abb      	ldr	r2, [pc, #748]	@ (8001668 <HAL_ADC_ConfigChannel+0x6b0>)
 800137a:	6293      	str	r3, [r2, #40]	@ 0x28
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 800137c:	68b0      	ldr	r0, [r6, #8]
    MODIFY_REG(ADCx->SMPR1,
 800137e:	4aba      	ldr	r2, [pc, #744]	@ (8001668 <HAL_ADC_ConfigChannel+0x6b0>)
 8001380:	6951      	ldr	r1, [r2, #20]
 8001382:	ea81 0300 	eor.w	r3, r1, r0
 8001386:	ea03 2307 	and.w	r3, r3, r7, lsl #8
 800138a:	404b      	eors	r3, r1
 800138c:	6153      	str	r3, [r2, #20]
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800138e:	6833      	ldr	r3, [r6, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	f6bf aeb0 	bge.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
 8001396:	462a      	mov	r2, r5
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001398:	49b4      	ldr	r1, [pc, #720]	@ (800166c <HAL_ADC_ConfigChannel+0x6b4>)
 800139a:	e743      	b.n	8001224 <HAL_ADC_ConfigChannel+0x26c>
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 800139c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80013a0:	d108      	bne.n	80013b4 <HAL_ADC_ConfigChannel+0x3fc>
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 80013a2:	2201      	movs	r2, #1
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 80013a4:	6821      	ldr	r1, [r4, #0]
 80013a6:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80013aa:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80013ac:	40ba      	lsls	r2, r7
 80013ae:	ea23 0302 	bic.w	r3, r3, r2
 80013b2:	628b      	str	r3, [r1, #40]	@ 0x28
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80013b4:	6833      	ldr	r3, [r6, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f6bf ae9d 	bge.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80013bc:	6825      	ldr	r5, [r4, #0]
 80013be:	49ac      	ldr	r1, [pc, #688]	@ (8001670 <HAL_ADC_ConfigChannel+0x6b8>)
 80013c0:	48ac      	ldr	r0, [pc, #688]	@ (8001674 <HAL_ADC_ConfigChannel+0x6bc>)
 80013c2:	4aaa      	ldr	r2, [pc, #680]	@ (800166c <HAL_ADC_ConfigChannel+0x6b4>)
 80013c4:	4285      	cmp	r5, r0
 80013c6:	bf08      	it	eq
 80013c8:	460a      	moveq	r2, r1
          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013ca:	49ab      	ldr	r1, [pc, #684]	@ (8001678 <HAL_ADC_ConfigChannel+0x6c0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 80013cc:	6815      	ldr	r5, [r2, #0]
 80013ce:	428b      	cmp	r3, r1
 80013d0:	f000 81f1 	beq.w	80017b6 <HAL_ADC_ConfigChannel+0x7fe>
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80013d4:	49a9      	ldr	r1, [pc, #676]	@ (800167c <HAL_ADC_ConfigChannel+0x6c4>)
 80013d6:	428b      	cmp	r3, r1
 80013d8:	f000 820b 	beq.w	80017f2 <HAL_ADC_ConfigChannel+0x83a>
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80013dc:	49a8      	ldr	r1, [pc, #672]	@ (8001680 <HAL_ADC_ConfigChannel+0x6c8>)
 80013de:	428b      	cmp	r3, r1
 80013e0:	f000 822d 	beq.w	800183e <HAL_ADC_ConfigChannel+0x886>
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 80013e4:	49a7      	ldr	r1, [pc, #668]	@ (8001684 <HAL_ADC_ConfigChannel+0x6cc>)
 80013e6:	428b      	cmp	r3, r1
 80013e8:	f47f af34 	bne.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 80013ec:	6811      	ldr	r1, [r2, #0]
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013ee:	f005 73c0 	and.w	r3, r5, #25165824	@ 0x1800000
 80013f2:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 80013f6:	430b      	orrs	r3, r1
 80013f8:	6013      	str	r3, [r2, #0]
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80013fa:	f7ff fa4d 	bl	8000898 <HAL_GetREVID>
 80013fe:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8001402:	f63f af27 	bhi.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8001406:	6822      	ldr	r2, [r4, #0]
 8001408:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
 8001414:	e71e      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 8001416:	6837      	ldr	r7, [r6, #0]
 8001418:	4b9b      	ldr	r3, [pc, #620]	@ (8001688 <HAL_ADC_ConfigChannel+0x6d0>)
 800141a:	429f      	cmp	r7, r3
 800141c:	f000 80f2 	beq.w	8001604 <HAL_ADC_ConfigChannel+0x64c>
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 8001420:	4b9a      	ldr	r3, [pc, #616]	@ (800168c <HAL_ADC_ConfigChannel+0x6d4>)
 8001422:	429f      	cmp	r7, r3
 8001424:	f000 818c 	beq.w	8001740 <HAL_ADC_ConfigChannel+0x788>
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8001428:	4b96      	ldr	r3, [pc, #600]	@ (8001684 <HAL_ADC_ConfigChannel+0x6cc>)
 800142a:	429f      	cmp	r7, r3
 800142c:	f000 81c1 	beq.w	80017b2 <HAL_ADC_ConfigChannel+0x7fa>
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 8001430:	4b97      	ldr	r3, [pc, #604]	@ (8001690 <HAL_ADC_ConfigChannel+0x6d8>)
 8001432:	429f      	cmp	r7, r3
 8001434:	f000 81db 	beq.w	80017ee <HAL_ADC_ConfigChannel+0x836>
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 8001438:	4a96      	ldr	r2, [pc, #600]	@ (8001694 <HAL_ADC_ConfigChannel+0x6dc>)
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 800143a:	4297      	cmp	r7, r2
 800143c:	bf08      	it	eq
 800143e:	461f      	moveq	r7, r3
 8001440:	e6a1      	b.n	8001186 <HAL_ADC_ConfigChannel+0x1ce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001442:	f8d5 1308 	ldr.w	r1, [r5, #776]	@ 0x308
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001446:	68ab      	ldr	r3, [r5, #8]
 8001448:	07d8      	lsls	r0, r3, #31
 800144a:	f53f adc7 	bmi.w	8000fdc <HAL_ADC_ConfigChannel+0x24>
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800144e:	4b8a      	ldr	r3, [pc, #552]	@ (8001678 <HAL_ADC_ConfigChannel+0x6c0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001450:	f001 70e0 	and.w	r0, r1, #29360128	@ 0x1c00000
 8001454:	429a      	cmp	r2, r3
 8001456:	f000 818b 	beq.w	8001770 <HAL_ADC_ConfigChannel+0x7b8>
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 800145a:	4b88      	ldr	r3, [pc, #544]	@ (800167c <HAL_ADC_ConfigChannel+0x6c4>)
 800145c:	429a      	cmp	r2, r3
 800145e:	f000 81b9 	beq.w	80017d4 <HAL_ADC_ConfigChannel+0x81c>
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001462:	4e83      	ldr	r6, [pc, #524]	@ (8001670 <HAL_ADC_ConfigChannel+0x6b8>)
 8001464:	e675      	b.n	8001152 <HAL_ADC_ConfigChannel+0x19a>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001466:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 800146a:	fab2 f282 	clz	r2, r2
 800146e:	e741      	b.n	80012f4 <HAL_ADC_ConfigChannel+0x33c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001470:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001472:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001474:	6833      	ldr	r3, [r6, #0]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001476:	0e92      	lsrs	r2, r2, #26
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001478:	f033 477f 	bics.w	r7, r3, #4278190080	@ 0xff000000
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800147c:	f002 021e 	and.w	r2, r2, #30
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001480:	f040 8084 	bne.w	800158c <HAL_ADC_ConfigChannel+0x5d4>
 8001484:	f3c3 6184 	ubfx	r1, r3, #26, #5
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001488:	4291      	cmp	r1, r2
 800148a:	d10a      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x4ea>
  MODIFY_REG(*preg,
 800148c:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	f003 4378 	and.w	r3, r3, #4160749568	@ 0xf8000000
 8001494:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
 8001498:	4313      	orrs	r3, r2
 800149a:	662b      	str	r3, [r5, #96]	@ 0x60
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800149c:	6833      	ldr	r3, [r6, #0]
 800149e:	f023 477f 	bic.w	r7, r3, #4278190080	@ 0xff000000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014a2:	6e6a      	ldr	r2, [r5, #100]	@ 0x64
 80014a4:	6e6a      	ldr	r2, [r5, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014a6:	f105 0060 	add.w	r0, r5, #96	@ 0x60
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80014aa:	0e92      	lsrs	r2, r2, #26
 80014ac:	f002 021e 	and.w	r2, r2, #30
 80014b0:	f105 0e64 	add.w	lr, r5, #100	@ 0x64
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80014b4:	2f00      	cmp	r7, #0
 80014b6:	d178      	bne.n	80015aa <HAL_ADC_ConfigChannel+0x5f2>
 80014b8:	f3c3 6784 	ubfx	r7, r3, #26, #5
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80014bc:	42ba      	cmp	r2, r7
 80014be:	f000 8125 	beq.w	800170c <HAL_ADC_ConfigChannel+0x754>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014c2:	6eaa      	ldr	r2, [r5, #104]	@ 0x68
 80014c4:	6eaa      	ldr	r2, [r5, #104]	@ 0x68
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c6:	f105 0c68 	add.w	ip, r5, #104	@ 0x68
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80014ca:	0e92      	lsrs	r2, r2, #26
 80014cc:	f002 021e 	and.w	r2, r2, #30
 80014d0:	42ba      	cmp	r2, r7
 80014d2:	f000 8101 	beq.w	80016d8 <HAL_ADC_ConfigChannel+0x720>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014d6:	68c2      	ldr	r2, [r0, #12]
 80014d8:	68c2      	ldr	r2, [r0, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014da:	f100 010c 	add.w	r1, r0, #12
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80014de:	0e92      	lsrs	r2, r2, #26
 80014e0:	f002 021e 	and.w	r2, r2, #30
 80014e4:	4297      	cmp	r7, r2
 80014e6:	f47f ae03 	bne.w	80010f0 <HAL_ADC_ConfigChannel+0x138>
  MODIFY_REG(*preg,
 80014ea:	680a      	ldr	r2, [r1, #0]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	f003 4378 	and.w	r3, r3, #4160749568	@ 0xf8000000
 80014f2:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
 80014f6:	4313      	orrs	r3, r2
 80014f8:	600b      	str	r3, [r1, #0]
}
 80014fa:	e5f9      	b.n	80010f0 <HAL_ADC_ConfigChannel+0x138>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fc:	fa97 f3a7 	rbit	r3, r7
  return __builtin_clz(value);
 8001500:	fab3 f383 	clz	r3, r3
 8001504:	e670      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x230>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001506:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 800150a:	2900      	cmp	r1, #0
 800150c:	f000 815d 	beq.w	80017ca <HAL_ADC_ConfigChannel+0x812>
  return __builtin_clz(value);
 8001510:	fab1 f181 	clz	r1, r1
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8001514:	3101      	adds	r1, #1
 8001516:	0689      	lsls	r1, r1, #26
 8001518:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001520:	2a00      	cmp	r2, #0
 8001522:	f000 8150 	beq.w	80017c6 <HAL_ADC_ConfigChannel+0x80e>
 8001526:	2301      	movs	r3, #1
  return __builtin_clz(value);
 8001528:	fab2 f282 	clz	r2, r2
 800152c:	441a      	add	r2, r3
 800152e:	f002 021f 	and.w	r2, r2, #31
 8001532:	4093      	lsls	r3, r2
 8001534:	e704      	b.n	8001340 <HAL_ADC_ConfigChannel+0x388>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001536:	fa97 f3a7 	rbit	r3, r7
  if (value == 0U)
 800153a:	2b00      	cmp	r3, #0
 800153c:	f000 8148 	beq.w	80017d0 <HAL_ADC_ConfigChannel+0x818>
  return __builtin_clz(value);
 8001540:	fab3 f383 	clz	r3, r3
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8001544:	2001      	movs	r0, #1
 8001546:	4098      	lsls	r0, r3
 8001548:	e704      	b.n	8001354 <HAL_ADC_ConfigChannel+0x39c>
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 800154a:	7e72      	ldrb	r2, [r6, #25]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800154c:	6937      	ldr	r7, [r6, #16]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800154e:	fab2 f082 	clz	r0, r2
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001552:	f1a2 0101 	sub.w	r1, r2, #1
 8001556:	fab1 f181 	clz	r1, r1
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 800155a:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800155e:	0940      	lsrs	r0, r0, #5
 8001560:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8001564:	ea42 6240 	orr.w	r2, r2, r0, lsl #25
 8001568:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800156c:	6930      	ldr	r0, [r6, #16]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800156e:	0949      	lsrs	r1, r1, #5
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 8001570:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8001574:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001578:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 800157c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8001580:	e5b6      	b.n	80010f0 <HAL_ADC_ConfigChannel+0x138>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001582:	fa97 f3a7 	rbit	r3, r7
  return __builtin_clz(value);
 8001586:	fab3 f383 	clz	r3, r3
 800158a:	e617      	b.n	80011bc <HAL_ADC_ConfigChannel+0x204>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8001590:	b111      	cbz	r1, 8001598 <HAL_ADC_ConfigChannel+0x5e0>
  return __builtin_clz(value);
 8001592:	fab1 f181 	clz	r1, r1
 8001596:	e777      	b.n	8001488 <HAL_ADC_ConfigChannel+0x4d0>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001598:	6e6a      	ldr	r2, [r5, #100]	@ 0x64
 800159a:	6e6a      	ldr	r2, [r5, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800159c:	f105 0060 	add.w	r0, r5, #96	@ 0x60
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80015a0:	0e92      	lsrs	r2, r2, #26
 80015a2:	f002 021e 	and.w	r2, r2, #30
 80015a6:	f105 0e64 	add.w	lr, r5, #100	@ 0x64
 80015aa:	f100 0c08 	add.w	ip, r0, #8
 80015ae:	4667      	mov	r7, ip
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 80015b4:	2900      	cmp	r1, #0
 80015b6:	f000 8124 	beq.w	8001802 <HAL_ADC_ConfigChannel+0x84a>
  return __builtin_clz(value);
 80015ba:	fab1 f181 	clz	r1, r1
 80015be:	4291      	cmp	r1, r2
 80015c0:	f000 80a6 	beq.w	8001710 <HAL_ADC_ConfigChannel+0x758>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015c4:	f8dc 2000 	ldr.w	r2, [ip]
 80015c8:	f8dc 2000 	ldr.w	r2, [ip]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80015cc:	0e92      	lsrs	r2, r2, #26
 80015ce:	f002 021e 	and.w	r2, r2, #30
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015d2:	f100 010c 	add.w	r1, r0, #12
 80015d6:	468e      	mov	lr, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d8:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80015dc:	2f00      	cmp	r7, #0
 80015de:	f000 8116 	beq.w	800180e <HAL_ADC_ConfigChannel+0x856>
  return __builtin_clz(value);
 80015e2:	fab7 f787 	clz	r7, r7
 80015e6:	4297      	cmp	r7, r2
 80015e8:	d078      	beq.n	80016dc <HAL_ADC_ConfigChannel+0x724>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015ea:	680a      	ldr	r2, [r1, #0]
 80015ec:	680a      	ldr	r2, [r1, #0]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80015ee:	0e92      	lsrs	r2, r2, #26
 80015f0:	f002 021e 	and.w	r2, r2, #30
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f4:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80015f8:	2f00      	cmp	r7, #0
 80015fa:	f43f ad79 	beq.w	80010f0 <HAL_ADC_ConfigChannel+0x138>
  return __builtin_clz(value);
 80015fe:	fab7 f787 	clz	r7, r7
 8001602:	e76f      	b.n	80014e4 <HAL_ADC_ConfigChannel+0x52c>
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 8001604:	4f24      	ldr	r7, [pc, #144]	@ (8001698 <HAL_ADC_ConfigChannel+0x6e0>)
 8001606:	e5be      	b.n	8001186 <HAL_ADC_ConfigChannel+0x1ce>
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8001608:	9101      	str	r1, [sp, #4]
 800160a:	f7ff f945 	bl	8000898 <HAL_GetREVID>
 800160e:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8001612:	9901      	ldr	r1, [sp, #4]
 8001614:	d80a      	bhi.n	800162c <HAL_ADC_ConfigChannel+0x674>
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8001616:	2900      	cmp	r1, #0
 8001618:	f040 80ff 	bne.w	800181a <HAL_ADC_ConfigChannel+0x862>
 800161c:	f3c7 6384 	ubfx	r3, r7, #26, #5
 8001620:	2b13      	cmp	r3, #19
 8001622:	d903      	bls.n	800162c <HAL_ADC_ConfigChannel+0x674>
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 8001624:	2701      	movs	r7, #1
 8001626:	3b09      	subs	r3, #9
 8001628:	409f      	lsls	r7, r3
 800162a:	4639      	mov	r1, r7
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 800162c:	6822      	ldr	r2, [r4, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 800162e:	480e      	ldr	r0, [pc, #56]	@ (8001668 <HAL_ADC_ConfigChannel+0x6b0>)
 8001630:	6873      	ldr	r3, [r6, #4]
 8001632:	4282      	cmp	r2, r0
    MODIFY_REG(*preg,
 8001634:	f003 0c1f 	and.w	ip, r3, #31
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001638:	f43f ae90 	beq.w	800135c <HAL_ADC_ConfigChannel+0x3a4>
    MODIFY_REG(*preg,
 800163c:	f04f 081f 	mov.w	r8, #31
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8001640:	099b      	lsrs	r3, r3, #6
 8001642:	f003 000c 	and.w	r0, r3, #12
 8001646:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
    MODIFY_REG(*preg,
 800164a:	f85e 3000 	ldr.w	r3, [lr, r0]
 800164e:	f3c7 6584 	ubfx	r5, r7, #26, #5
 8001652:	fa05 f50c 	lsl.w	r5, r5, ip
 8001656:	fa08 fc0c 	lsl.w	ip, r8, ip
 800165a:	ea23 030c 	bic.w	r3, r3, ip
 800165e:	432b      	orrs	r3, r5
 8001660:	f84e 3000 	str.w	r3, [lr, r0]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8001664:	68b0      	ldr	r0, [r6, #8]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001666:	e5ba      	b.n	80011de <HAL_ADC_ConfigChannel+0x226>
 8001668:	46021000 	.word	0x46021000
 800166c:	46021308 	.word	0x46021308
 8001670:	42028308 	.word	0x42028308
 8001674:	42028000 	.word	0x42028000
 8001678:	ce080000 	.word	0xce080000
 800167c:	ca040000 	.word	0xca040000
 8001680:	80000001 	.word	0x80000001
 8001684:	b2001000 	.word	0xb2001000
 8001688:	b6002000 	.word	0xb6002000
 800168c:	ba004000 	.word	0xba004000
 8001690:	d6200000 	.word	0xd6200000
 8001694:	d7200000 	.word	0xd7200000
 8001698:	da400000 	.word	0xda400000
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800169c:	0228      	lsls	r0, r5, #8
 800169e:	f53f add9 	bmi.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 80016a2:	680b      	ldr	r3, [r1, #0]
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80016a4:	4a73      	ldr	r2, [pc, #460]	@ (8001874 <HAL_ADC_ConfigChannel+0x8bc>)
 80016a6:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80016aa:	433b      	orrs	r3, r7
 80016ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80016b0:	600b      	str	r3, [r1, #0]
 80016b2:	4b71      	ldr	r3, [pc, #452]	@ (8001878 <HAL_ADC_ConfigChannel+0x8c0>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	099b      	lsrs	r3, r3, #6
 80016b8:	fba2 2303 	umull	r2, r3, r2, r3
 80016bc:	099b      	lsrs	r3, r3, #6
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	9303      	str	r3, [sp, #12]
            while (wait_loop_index != 0UL)
 80016c2:	9b03      	ldr	r3, [sp, #12]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f43f adc5 	beq.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
              wait_loop_index--;
 80016ca:	9b03      	ldr	r3, [sp, #12]
 80016cc:	3b01      	subs	r3, #1
 80016ce:	9303      	str	r3, [sp, #12]
            while (wait_loop_index != 0UL)
 80016d0:	9b03      	ldr	r3, [sp, #12]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f9      	bne.n	80016ca <HAL_ADC_ConfigChannel+0x712>
 80016d6:	e5bd      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
 80016d8:	f100 0e0c 	add.w	lr, r0, #12
  MODIFY_REG(*preg,
 80016dc:	f8dc 2000 	ldr.w	r2, [ip]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
 80016e6:	f003 4378 	and.w	r3, r3, #4160749568	@ 0xf8000000
 80016ea:	4313      	orrs	r3, r2
 80016ec:	f8cc 3000 	str.w	r3, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016f0:	68c3      	ldr	r3, [r0, #12]
 80016f2:	68c2      	ldr	r2, [r0, #12]
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80016f4:	6833      	ldr	r3, [r6, #0]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80016f6:	0e92      	lsrs	r2, r2, #26
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80016f8:	f033 407f 	bics.w	r0, r3, #4278190080	@ 0xff000000
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016fc:	4671      	mov	r1, lr
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80016fe:	f002 021e 	and.w	r2, r2, #30
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001702:	f47f af77 	bne.w	80015f4 <HAL_ADC_ConfigChannel+0x63c>
 8001706:	f3c3 6784 	ubfx	r7, r3, #26, #5
 800170a:	e6eb      	b.n	80014e4 <HAL_ADC_ConfigChannel+0x52c>
 800170c:	f105 0768 	add.w	r7, r5, #104	@ 0x68
  MODIFY_REG(*preg,
 8001710:	f8de 2000 	ldr.w	r2, [lr]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
 800171a:	f003 4378 	and.w	r3, r3, #4160749568	@ 0xf8000000
 800171e:	4313      	orrs	r3, r2
 8001720:	f8ce 3000 	str.w	r3, [lr]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001724:	6883      	ldr	r3, [r0, #8]
 8001726:	6882      	ldr	r2, [r0, #8]
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001728:	6833      	ldr	r3, [r6, #0]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800172a:	0e92      	lsrs	r2, r2, #26
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800172c:	f033 417f 	bics.w	r1, r3, #4278190080	@ 0xff000000
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001730:	46bc      	mov	ip, r7
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001732:	f002 021e 	and.w	r2, r2, #30
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001736:	f47f af4c 	bne.w	80015d2 <HAL_ADC_ConfigChannel+0x61a>
 800173a:	f3c3 6784 	ubfx	r7, r3, #26, #5
 800173e:	e6c7      	b.n	80014d0 <HAL_ADC_ConfigChannel+0x518>
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 8001740:	4f4e      	ldr	r7, [pc, #312]	@ (800187c <HAL_ADC_ConfigChannel+0x8c4>)
 8001742:	e520      	b.n	8001186 <HAL_ADC_ConfigChannel+0x1ce>
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8001744:	01ea      	lsls	r2, r5, #7
 8001746:	f53f ad85 	bmi.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 800174a:	680b      	ldr	r3, [r1, #0]
 800174c:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8001750:	433b      	orrs	r3, r7
 8001752:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001756:	600b      	str	r3, [r1, #0]
}
 8001758:	e57c      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800175a:	026b      	lsls	r3, r5, #9
 800175c:	f53f ad7a 	bmi.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8001760:	680b      	ldr	r3, [r1, #0]
 8001762:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8001766:	433b      	orrs	r3, r7
 8001768:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800176c:	600b      	str	r3, [r1, #0]
}
 800176e:	e571      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001770:	020a      	lsls	r2, r1, #8
 8001772:	f53f acc0 	bmi.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8001776:	f8d5 3308 	ldr.w	r3, [r5, #776]	@ 0x308
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800177a:	4a3f      	ldr	r2, [pc, #252]	@ (8001878 <HAL_ADC_ConfigChannel+0x8c0>)
 800177c:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8001780:	4303      	orrs	r3, r0
 8001782:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001786:	f8c5 3308 	str.w	r3, [r5, #776]	@ 0x308
 800178a:	6813      	ldr	r3, [r2, #0]
 800178c:	4a39      	ldr	r2, [pc, #228]	@ (8001874 <HAL_ADC_ConfigChannel+0x8bc>)
 800178e:	099b      	lsrs	r3, r3, #6
 8001790:	fba2 2303 	umull	r2, r3, r2, r3
 8001794:	099b      	lsrs	r3, r3, #6
 8001796:	3301      	adds	r3, #1
 8001798:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 800179a:	9303      	str	r3, [sp, #12]
                while (wait_loop_index != 0UL)
 800179c:	9b03      	ldr	r3, [sp, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f43f aca9 	beq.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
                  wait_loop_index--;
 80017a4:	9b03      	ldr	r3, [sp, #12]
 80017a6:	3b01      	subs	r3, #1
 80017a8:	9303      	str	r3, [sp, #12]
                while (wait_loop_index != 0UL)
 80017aa:	9b03      	ldr	r3, [sp, #12]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1f9      	bne.n	80017a4 <HAL_ADC_ConfigChannel+0x7ec>
 80017b0:	e4a1      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 80017b2:	4f33      	ldr	r7, [pc, #204]	@ (8001880 <HAL_ADC_ConfigChannel+0x8c8>)
 80017b4:	e4e7      	b.n	8001186 <HAL_ADC_ConfigChannel+0x1ce>
 80017b6:	6811      	ldr	r1, [r2, #0]
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017b8:	f005 73a0 	and.w	r3, r5, #20971520	@ 0x1400000
 80017bc:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 80017c0:	430b      	orrs	r3, r1
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	e546      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
 80017c6:	2302      	movs	r3, #2
 80017c8:	e5ba      	b.n	8001340 <HAL_ADC_ConfigChannel+0x388>
 80017ca:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80017ce:	e6a5      	b.n	800151c <HAL_ADC_ConfigChannel+0x564>
 80017d0:	2001      	movs	r0, #1
 80017d2:	e5bf      	b.n	8001354 <HAL_ADC_ConfigChannel+0x39c>
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80017d4:	01cb      	lsls	r3, r1, #7
 80017d6:	f53f ac8e 	bmi.w	80010f6 <HAL_ADC_ConfigChannel+0x13e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 80017da:	f8d5 3308 	ldr.w	r3, [r5, #776]	@ 0x308
 80017de:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80017e2:	4303      	orrs	r3, r0
 80017e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017e8:	f8c5 3308 	str.w	r3, [r5, #776]	@ 0x308
}
 80017ec:	e483      	b.n	80010f6 <HAL_ADC_ConfigChannel+0x13e>
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 80017ee:	4f25      	ldr	r7, [pc, #148]	@ (8001884 <HAL_ADC_ConfigChannel+0x8cc>)
 80017f0:	e4c9      	b.n	8001186 <HAL_ADC_ConfigChannel+0x1ce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 80017f2:	6811      	ldr	r1, [r2, #0]
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017f4:	f405 0340 	and.w	r3, r5, #12582912	@ 0xc00000
 80017f8:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 80017fc:	430b      	orrs	r3, r1
 80017fe:	6013      	str	r3, [r2, #0]
}
 8001800:	e528      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001802:	6882      	ldr	r2, [r0, #8]
 8001804:	6882      	ldr	r2, [r0, #8]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001806:	0e92      	lsrs	r2, r2, #26
 8001808:	f002 021e 	and.w	r2, r2, #30
 800180c:	e6e1      	b.n	80015d2 <HAL_ADC_ConfigChannel+0x61a>
 800180e:	68c2      	ldr	r2, [r0, #12]
 8001810:	68c2      	ldr	r2, [r0, #12]
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001812:	0e92      	lsrs	r2, r2, #26
 8001814:	f002 021e 	and.w	r2, r2, #30
 8001818:	e6ec      	b.n	80015f4 <HAL_ADC_ConfigChannel+0x63c>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800181a:	fa97 f3a7 	rbit	r3, r7
  if (value == 0U)
 800181e:	b123      	cbz	r3, 800182a <HAL_ADC_ConfigChannel+0x872>
  return __builtin_clz(value);
 8001820:	fab3 f383 	clz	r3, r3
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8001824:	2b13      	cmp	r3, #19
 8001826:	f77f af01 	ble.w	800162c <HAL_ADC_ConfigChannel+0x674>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182a:	fa97 f7a7 	rbit	r7, r7
  return __builtin_clz(value);
 800182e:	fab7 f787 	clz	r7, r7
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 8001832:	2301      	movs	r3, #1
 8001834:	3f09      	subs	r7, #9
 8001836:	fa03 f707 	lsl.w	r7, r3, r7
 800183a:	4639      	mov	r1, r7
 800183c:	e6f6      	b.n	800162c <HAL_ADC_ConfigChannel+0x674>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 800183e:	6811      	ldr	r1, [r2, #0]
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001840:	f005 73c0 	and.w	r3, r5, #25165824	@ 0x1800000
 8001844:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 8001848:	430b      	orrs	r3, r1
 800184a:	6013      	str	r3, [r2, #0]
}
 800184c:	e502      	b.n	8001254 <HAL_ADC_ConfigChannel+0x29c>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184e:	fa97 f3a7 	rbit	r3, r7
  return __builtin_clz(value);
 8001852:	fab3 f383 	clz	r3, r3
 8001856:	e58c      	b.n	8001372 <HAL_ADC_ConfigChannel+0x3ba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8001858:	680b      	ldr	r3, [r1, #0]
 800185a:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800185e:	433b      	orrs	r3, r7
 8001860:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001864:	600b      	str	r3, [r1, #0]
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8001866:	f7ff f817 	bl	8000898 <HAL_GetREVID>
 800186a:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 800186e:	f63f acf1 	bhi.w	8001254 <HAL_ADC_ConfigChannel+0x29c>
 8001872:	e5c8      	b.n	8001406 <HAL_ADC_ConfigChannel+0x44e>
 8001874:	053e2d63 	.word	0x053e2d63
 8001878:	20000000 	.word	0x20000000
 800187c:	de800000 	.word	0xde800000
 8001880:	81000001 	.word	0x81000001
 8001884:	d2100000 	.word	0xd2100000

08001888 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001888:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	07d2      	lsls	r2, r2, #31
 800188e:	d501      	bpl.n	8001894 <ADC_Enable+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8001890:	2000      	movs	r0, #0
}
 8001892:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001894:	6899      	ldr	r1, [r3, #8]
 8001896:	4a1e      	ldr	r2, [pc, #120]	@ (8001910 <ADC_Enable+0x88>)
{
 8001898:	b570      	push	{r4, r5, r6, lr}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800189a:	4211      	tst	r1, r2
 800189c:	4606      	mov	r6, r0
 800189e:	d12c      	bne.n	80018fa <ADC_Enable+0x72>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 80018a0:	2201      	movs	r2, #1
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 80018a2:	6a01      	ldr	r1, [r0, #32]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 80018a4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80018ac:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80018b0:	f042 0201 	orr.w	r2, r2, #1
 80018b4:	609a      	str	r2, [r3, #8]
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 80018b6:	b111      	cbz	r1, 80018be <ADC_Enable+0x36>
 80018b8:	4a16      	ldr	r2, [pc, #88]	@ (8001914 <ADC_Enable+0x8c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d01b      	beq.n	80018f6 <ADC_Enable+0x6e>
      tickstart = HAL_GetTick();
 80018be:	f7fe ffe5 	bl	800088c <HAL_GetTick>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80018c2:	6833      	ldr	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80018c4:	4604      	mov	r4, r0
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	07d5      	lsls	r5, r2, #31
 80018ca:	d414      	bmi.n	80018f6 <ADC_Enable+0x6e>
 80018cc:	4d12      	ldr	r5, [pc, #72]	@ (8001918 <ADC_Enable+0x90>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	07d0      	lsls	r0, r2, #31
 80018d2:	d404      	bmi.n	80018de <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	402a      	ands	r2, r5
 80018d8:	f042 0201 	orr.w	r2, r2, #1
 80018dc:	609a      	str	r2, [r3, #8]
          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80018de:	f7fe ffd5 	bl	800088c <HAL_GetTick>
 80018e2:	1b03      	subs	r3, r0, r4
 80018e4:	2b02      	cmp	r3, #2
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80018e6:	6833      	ldr	r3, [r6, #0]
          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80018e8:	d902      	bls.n	80018f0 <ADC_Enable+0x68>
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	07d1      	lsls	r1, r2, #31
 80018ee:	d504      	bpl.n	80018fa <ADC_Enable+0x72>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	07d2      	lsls	r2, r2, #31
 80018f4:	d5eb      	bpl.n	80018ce <ADC_Enable+0x46>
  return HAL_OK;
 80018f6:	2000      	movs	r0, #0
}
 80018f8:	bd70      	pop	{r4, r5, r6, pc}
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018fa:	6fb3      	ldr	r3, [r6, #120]	@ 0x78
      return HAL_ERROR;
 80018fc:	2001      	movs	r0, #1
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018fe:	f043 0310 	orr.w	r3, r3, #16
 8001902:	67b3      	str	r3, [r6, #120]	@ 0x78
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001904:	6ff3      	ldr	r3, [r6, #124]	@ 0x7c
 8001906:	f043 0301 	orr.w	r3, r3, #1
 800190a:	67f3      	str	r3, [r6, #124]	@ 0x7c
}
 800190c:	bd70      	pop	{r4, r5, r6, pc}
 800190e:	bf00      	nop
 8001910:	8000003f 	.word	0x8000003f
 8001914:	46021000 	.word	0x46021000
 8001918:	7fffffc0 	.word	0x7fffffc0

0800191c <HAL_ADC_Start_IT>:
{
 800191c:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800191e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001920:	689d      	ldr	r5, [r3, #8]
 8001922:	f015 0504 	ands.w	r5, r5, #4
 8001926:	d150      	bne.n	80019ca <HAL_ADC_Start_IT+0xae>
    __HAL_LOCK(hadc);
 8001928:	f890 3074 	ldrb.w	r3, [r0, #116]	@ 0x74
 800192c:	4604      	mov	r4, r0
 800192e:	2b01      	cmp	r3, #1
 8001930:	d04b      	beq.n	80019ca <HAL_ADC_Start_IT+0xae>
 8001932:	2301      	movs	r3, #1
 8001934:	f880 3074 	strb.w	r3, [r0, #116]	@ 0x74
    tmp_hal_status = ADC_Enable(hadc);
 8001938:	f7ff ffa6 	bl	8001888 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800193c:	2800      	cmp	r0, #0
 800193e:	d146      	bne.n	80019ce <HAL_ADC_Start_IT+0xb2>
      __HAL_UNLOCK(hadc);
 8001940:	2200      	movs	r2, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001942:	251c      	movs	r5, #28
      ADC_STATE_CLR_SET(hadc->State,
 8001944:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8001946:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800194a:	f023 0301 	bic.w	r3, r3, #1
 800194e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001952:	67a3      	str	r3, [r4, #120]	@ 0x78
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001954:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8001956:	04d9      	lsls	r1, r3, #19
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001958:	bf49      	itett	mi
 800195a:	6fe3      	ldrmi	r3, [r4, #124]	@ 0x7c
        ADC_CLEAR_ERRORCODE(hadc);
 800195c:	67e0      	strpl	r0, [r4, #124]	@ 0x7c
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800195e:	f023 0306 	bicmi.w	r3, r3, #6
 8001962:	67e3      	strmi	r3, [r4, #124]	@ 0x7c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001964:	6823      	ldr	r3, [r4, #0]
      switch (hadc->Init.EOCSelection)
 8001966:	69a1      	ldr	r1, [r4, #24]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001968:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 800196a:	f884 2074 	strb.w	r2, [r4, #116]	@ 0x74
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800196e:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8001970:	2908      	cmp	r1, #8
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001972:	f022 021c 	bic.w	r2, r2, #28
 8001976:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001978:	685a      	ldr	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800197a:	bf0c      	ite	eq
 800197c:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001980:	f042 0204 	orrne.w	r2, r2, #4
 8001984:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001986:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001988:	b91a      	cbnz	r2, 8001992 <HAL_ADC_Start_IT+0x76>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	f042 0210 	orr.w	r2, r2, #16
 8001990:	605a      	str	r2, [r3, #4]
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_JAUTO) != 0UL)
 8001992:	68da      	ldr	r2, [r3, #12]
 8001994:	0192      	lsls	r2, r2, #6
 8001996:	d50f      	bpl.n	80019b8 <HAL_ADC_Start_IT+0x9c>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001998:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
        switch (hadc->Init.EOCSelection)
 800199a:	2908      	cmp	r1, #8
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800199c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80019a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80019a4:	67a2      	str	r2, [r4, #120]	@ 0x78
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80019a6:	685a      	ldr	r2, [r3, #4]
        switch (hadc->Init.EOCSelection)
 80019a8:	d014      	beq.n	80019d4 <HAL_ADC_Start_IT+0xb8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80019aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80019ae:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	f042 0220 	orr.w	r2, r2, #32
 80019b6:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80019be:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80019c2:	f042 0204 	orr.w	r2, r2, #4
 80019c6:	609a      	str	r2, [r3, #8]
}
 80019c8:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 80019ca:	2002      	movs	r0, #2
}
 80019cc:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_UNLOCK(hadc);
 80019ce:	f884 5074 	strb.w	r5, [r4, #116]	@ 0x74
}
 80019d2:	bd38      	pop	{r3, r4, r5, pc}
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80019d4:	f022 0220 	bic.w	r2, r2, #32
 80019d8:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019e0:	605a      	str	r2, [r3, #4]
            break;
 80019e2:	e7e9      	b.n	80019b8 <HAL_ADC_Start_IT+0x9c>

080019e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80019e4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80019e6:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80019e8:	689a      	ldr	r2, [r3, #8]
 80019ea:	0795      	lsls	r5, r2, #30
 80019ec:	d502      	bpl.n	80019f4 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019ee:	689b      	ldr	r3, [r3, #8]
        }
      }
    }
  }

  return HAL_OK;
 80019f0:	2000      	movs	r0, #0
}
 80019f2:	bd38      	pop	{r3, r4, r5, pc}
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	07d4      	lsls	r4, r2, #31
 80019f8:	d5fa      	bpl.n	80019f0 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	4604      	mov	r4, r0
 80019fe:	f002 020d 	and.w	r2, r2, #13
 8001a02:	2a01      	cmp	r2, #1
 8001a04:	d009      	beq.n	8001a1a <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a06:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
      return HAL_ERROR;
 8001a08:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0a:	f043 0310 	orr.w	r3, r3, #16
 8001a0e:	67a3      	str	r3, [r4, #120]	@ 0x78
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a10:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 8001a18:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001a1a:	2103      	movs	r1, #3
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001a22:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001a26:	f042 0202 	orr.w	r2, r2, #2
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8001a2e:	f7fe ff2d 	bl	800088c <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001a32:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001a34:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	07d9      	lsls	r1, r3, #31
 8001a3a:	d403      	bmi.n	8001a44 <ADC_Disable+0x60>
 8001a3c:	e7d8      	b.n	80019f0 <ADC_Disable+0xc>
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	07db      	lsls	r3, r3, #31
 8001a42:	d5d5      	bpl.n	80019f0 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a44:	f7fe ff22 	bl	800088c <HAL_GetTick>
 8001a48:	1b40      	subs	r0, r0, r5
 8001a4a:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001a4c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a4e:	d9f6      	bls.n	8001a3e <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	07d2      	lsls	r2, r2, #31
 8001a54:	d5f3      	bpl.n	8001a3e <ADC_Disable+0x5a>
 8001a56:	e7d6      	b.n	8001a06 <ADC_Disable+0x22>

08001a58 <HAL_ADCEx_Calibration_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001a58:	2300      	movs	r3, #0
{
 8001a5a:	b570      	push	{r4, r5, r6, lr}
 8001a5c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8001a5e:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 8001a60:	f890 3074 	ldrb.w	r3, [r0, #116]	@ 0x74
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d041      	beq.n	8001aec <HAL_ADCEx_Calibration_Start+0x94>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	f880 3074 	strb.w	r3, [r0, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001a6e:	4604      	mov	r4, r0
 8001a70:	460d      	mov	r5, r1
 8001a72:	f7ff ffb7 	bl	80019e4 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 8001a76:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
  if (tmp_hal_status == HAL_OK)
 8001a78:	bb80      	cbnz	r0, 8001adc <HAL_ADCEx_Calibration_Start+0x84>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 8001a7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a7e:	f023 0302 	bic.w	r3, r3, #2
 8001a82:	f043 0302 	orr.w	r3, r3, #2

    if (hadc->Instance == ADC4)
 8001a86:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 8001a88:	67a3      	str	r3, [r4, #120]	@ 0x78
    if (hadc->Instance == ADC4)
 8001a8a:	4b58      	ldr	r3, [pc, #352]	@ (8001bec <HAL_ADCEx_Calibration_Start+0x194>)
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d07d      	beq.n	8001b8c <HAL_ADCEx_Calibration_Start+0x134>
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8001a90:	f240 4c55 	movw	ip, #1109	@ 0x455
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 8001a94:	4956      	ldr	r1, [pc, #344]	@ (8001bf0 <HAL_ADCEx_Calibration_Start+0x198>)
 8001a96:	680b      	ldr	r3, [r1, #0]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 8001a98:	680e      	ldr	r6, [r1, #0]
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 8001a9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8001a9e:	4563      	cmp	r3, ip
 8001aa0:	d02a      	beq.n	8001af8 <HAL_ADCEx_Calibration_Start+0xa0>
 8001aa2:	f240 4176 	movw	r1, #1142	@ 0x476
 8001aa6:	428b      	cmp	r3, r1
 8001aa8:	d026      	beq.n	8001af8 <HAL_ADCEx_Calibration_Start+0xa0>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8001aaa:	f46f 6190 	mvn.w	r1, #1152	@ 0x480
 8001aae:	440b      	add	r3, r1
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d91e      	bls.n	8001af2 <HAL_ADCEx_Calibration_Start+0x9a>
    MODIFY_REG(ADCx->CR,
 8001ab4:	6891      	ldr	r1, [r2, #8]
 8001ab6:	4b4f      	ldr	r3, [pc, #316]	@ (8001bf4 <HAL_ADCEx_Calibration_Start+0x19c>)
 8001ab8:	f405 3580 	and.w	r5, r5, #65536	@ 0x10000
 8001abc:	400b      	ands	r3, r1
 8001abe:	432b      	orrs	r3, r5
 8001ac0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001ac4:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001ac6:	6893      	ldr	r3, [r2, #8]

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
        {
          wait_loop_index++;
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001ac8:	494b      	ldr	r1, [pc, #300]	@ (8001bf8 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	db57      	blt.n	8001b7e <HAL_ADCEx_Calibration_Start+0x126>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ace:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8001ad0:	f023 0303 	bic.w	r3, r3, #3
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	67a3      	str	r3, [r4, #120]	@ 0x78
 8001ada:	e002      	b.n	8001ae2 <HAL_ADCEx_Calibration_Start+0x8a>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001adc:	f043 0310 	orr.w	r3, r3, #16
 8001ae0:	67a3      	str	r3, [r4, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f884 3074 	strb.w	r3, [r4, #116]	@ 0x74

  return tmp_hal_status;
}
 8001ae8:	b002      	add	sp, #8
 8001aea:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8001aec:	2002      	movs	r0, #2
}
 8001aee:	b002      	add	sp, #8
 8001af0:	bd70      	pop	{r4, r5, r6, pc}
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8001af2:	f1b6 5f40 	cmp.w	r6, #805306368	@ 0x30000000
 8001af6:	d3dd      	bcc.n	8001ab4 <HAL_ADCEx_Calibration_Start+0x5c>
        tmp_hal_status = ADC_Enable(hadc);
 8001af8:	4620      	mov	r0, r4
 8001afa:	f7ff fec5 	bl	8001888 <ADC_Enable>
        if (tmp_hal_status == HAL_OK)
 8001afe:	2800      	cmp	r0, #0
 8001b00:	d1e5      	bne.n	8001ace <HAL_ADCEx_Calibration_Start+0x76>
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 8001b02:	6822      	ldr	r2, [r4, #0]
 8001b04:	6893      	ldr	r3, [r2, #8]
 8001b06:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001b0a:	f043 6310 	orr.w	r3, r3, #150994944	@ 0x9000000
 8001b0e:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8001b10:	f3bf 8f5f 	dmb	sy
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 8001b14:	6821      	ldr	r1, [r4, #0]
 8001b16:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <HAL_ADCEx_Calibration_Start+0x1a4>)
 8001b18:	f8d1 20c8 	ldr.w	r2, [r1, #200]	@ 0xc8
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
 8001b24:	f3bf 8f5f 	dmb	sy
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8001b28:	6822      	ldr	r2, [r4, #0]
          tmp_hal_status = ADC_Disable(hadc);
 8001b2a:	4620      	mov	r0, r4
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8001b2c:	f8d2 30c4 	ldr.w	r3, [r2, #196]	@ 0xc4
 8001b30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b34:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
          tmp_hal_status = ADC_Disable(hadc);
 8001b38:	f7ff ff54 	bl	80019e4 <ADC_Disable>
          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8001b3c:	f1b5 1f01 	cmp.w	r5, #65537	@ 0x10001
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 8001b40:	6822      	ldr	r2, [r4, #0]
          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8001b42:	d044      	beq.n	8001bce <HAL_ADCEx_Calibration_Start+0x176>
          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8001b44:	6893      	ldr	r3, [r2, #8]
 8001b46:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b4a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001b52:	6093      	str	r3, [r2, #8]
 8001b54:	6893      	ldr	r3, [r2, #8]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001b56:	4928      	ldr	r1, [pc, #160]	@ (8001bf8 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	dab8      	bge.n	8001ace <HAL_ADCEx_Calibration_Start+0x76>
            wait_loop_index++;
 8001b5c:	9b01      	ldr	r3, [sp, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	9301      	str	r3, [sp, #4]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001b62:	9b01      	ldr	r3, [sp, #4]
 8001b64:	428b      	cmp	r3, r1
 8001b66:	d9f5      	bls.n	8001b54 <HAL_ADCEx_Calibration_Start+0xfc>
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b68:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
          return HAL_ERROR;
 8001b6a:	2001      	movs	r0, #1
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b6c:	f023 0312 	bic.w	r3, r3, #18
 8001b70:	f043 0310 	orr.w	r3, r3, #16
 8001b74:	67a3      	str	r3, [r4, #120]	@ 0x78
              __HAL_UNLOCK(hadc);
 8001b76:	2300      	movs	r3, #0
 8001b78:	f884 3074 	strb.w	r3, [r4, #116]	@ 0x74
 8001b7c:	e7b4      	b.n	8001ae8 <HAL_ADCEx_Calibration_Start+0x90>
          wait_loop_index++;
 8001b7e:	9b01      	ldr	r3, [sp, #4]
 8001b80:	3301      	adds	r3, #1
 8001b82:	9301      	str	r3, [sp, #4]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001b84:	9b01      	ldr	r3, [sp, #4]
 8001b86:	428b      	cmp	r3, r1
 8001b88:	d99d      	bls.n	8001ac6 <HAL_ADCEx_Calibration_Start+0x6e>
 8001b8a:	e7ed      	b.n	8001b68 <HAL_ADCEx_Calibration_Start+0x110>
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8001b8c:	6c51      	ldr	r1, [r2, #68]	@ 0x44
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8001b8e:	68d5      	ldr	r5, [r2, #12]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8001b90:	68d3      	ldr	r3, [r2, #12]
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8001b92:	f001 0101 	and.w	r1, r1, #1
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8001b96:	f023 0303 	bic.w	r3, r3, #3
 8001b9a:	60d3      	str	r3, [r2, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8001b9c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8001b9e:	f005 0503 	and.w	r5, r5, #3
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8001ba2:	f023 0301 	bic.w	r3, r3, #1
 8001ba6:	6453      	str	r3, [r2, #68]	@ 0x44
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 8001ba8:	6893      	ldr	r3, [r2, #8]
 8001baa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001bb6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001bb8:	6893      	ldr	r3, [r2, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001bba:	4e0f      	ldr	r6, [pc, #60]	@ (8001bf8 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	db0d      	blt.n	8001bdc <HAL_ADCEx_Calibration_Start+0x184>
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8001bc0:	68d3      	ldr	r3, [r2, #12]
 8001bc2:	432b      	orrs	r3, r5
 8001bc4:	60d3      	str	r3, [r2, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 8001bc6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8001bc8:	430b      	orrs	r3, r1
 8001bca:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bcc:	e77f      	b.n	8001ace <HAL_ADCEx_Calibration_Start+0x76>
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 8001bce:	6891      	ldr	r1, [r2, #8]
 8001bd0:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <HAL_ADCEx_Calibration_Start+0x19c>)
 8001bd2:	400b      	ands	r3, r1
 8001bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bd8:	6093      	str	r3, [r2, #8]
 8001bda:	e7b3      	b.n	8001b44 <HAL_ADCEx_Calibration_Start+0xec>
        wait_loop_index++;
 8001bdc:	9b01      	ldr	r3, [sp, #4]
 8001bde:	3301      	adds	r3, #1
 8001be0:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001be2:	9b01      	ldr	r3, [sp, #4]
 8001be4:	42b3      	cmp	r3, r6
 8001be6:	d9e7      	bls.n	8001bb8 <HAL_ADCEx_Calibration_Start+0x160>
 8001be8:	e7be      	b.n	8001b68 <HAL_ADCEx_Calibration_Start+0x110>
 8001bea:	bf00      	nop
 8001bec:	46021000 	.word	0x46021000
 8001bf0:	e0044000 	.word	0xe0044000
 8001bf4:	7ffeffc0 	.word	0x7ffeffc0
 8001bf8:	022b6b7f 	.word	0x022b6b7f
 8001bfc:	03021100 	.word	0x03021100

08001c00 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop

08001c04 <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop

08001c08 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop

08001c0c <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop

08001c10 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c10:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c14:	4906      	ldr	r1, [pc, #24]	@ (8001c30 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c16:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c18:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c1a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c1e:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001c2c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca4 <HAL_NVIC_SetPriority+0x70>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c36:	b500      	push	{lr}
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c3e:	f1c3 0e07 	rsb	lr, r3, #7
 8001c42:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c46:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4a:	bf28      	it	cs
 8001c4c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c50:	f1bc 0f06 	cmp.w	ip, #6
 8001c54:	d91c      	bls.n	8001c90 <HAL_NVIC_SetPriority+0x5c>
 8001c56:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c5e:	fa03 f30c 	lsl.w	r3, r3, ip
 8001c62:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c6a:	fa03 f30e 	lsl.w	r3, r3, lr
 8001c6e:	ea21 0303 	bic.w	r3, r1, r3
 8001c72:	fa03 f30c 	lsl.w	r3, r3, ip
 8001c76:	4313      	orrs	r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c78:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8001c7a:	2800      	cmp	r0, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001c7e:	db0a      	blt.n	8001c96 <HAL_NVIC_SetPriority+0x62>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c80:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001c84:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001c88:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c90:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c92:	4694      	mov	ip, r2
 8001c94:	e7e7      	b.n	8001c66 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c96:	4a04      	ldr	r2, [pc, #16]	@ (8001ca8 <HAL_NVIC_SetPriority+0x74>)
 8001c98:	f000 000f 	and.w	r0, r0, #15
 8001c9c:	4402      	add	r2, r0
 8001c9e:	7613      	strb	r3, [r2, #24]
 8001ca0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ca4:	e000ed00 	.word	0xe000ed00
 8001ca8:	e000ecfc 	.word	0xe000ecfc

08001cac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001cac:	2800      	cmp	r0, #0
 8001cae:	db07      	blt.n	8001cc0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	f000 011f 	and.w	r1, r0, #31
 8001cb6:	4a03      	ldr	r2, [pc, #12]	@ (8001cc4 <HAL_NVIC_EnableIRQ+0x18>)
 8001cb8:	0940      	lsrs	r0, r0, #5
 8001cba:	408b      	lsls	r3, r1
 8001cbc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000e100 	.word	0xe000e100

08001cc8 <HAL_SYSTICK_Config>:
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc8:	1e43      	subs	r3, r0, #1
 8001cca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cce:	d209      	bcs.n	8001ce4 <HAL_SYSTICK_Config+0x1c>
    /* Reload value impossible */
    return (1UL);
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001cd0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001cd4:	2000      	movs	r0, #0
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001cd6:	6153      	str	r3, [r2, #20]
  WRITE_REG(SysTick->VAL, 0UL);
 8001cd8:	6190      	str	r0, [r2, #24]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001cda:	6913      	ldr	r3, [r2, #16]
 8001cdc:	f043 0303 	orr.w	r3, r3, #3
 8001ce0:	6113      	str	r3, [r2, #16]

  /* Function successful */
  return (0UL);
 8001ce2:	4770      	bx	lr
    return (1UL);
 8001ce4:	2001      	movs	r0, #1
}
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001ce8:	2804      	cmp	r0, #4
 8001cea:	d813      	bhi.n	8001d14 <HAL_SYSTICK_CLKSourceConfig+0x2c>
 8001cec:	e8df f000 	tbb	[pc, r0]
 8001cf0:	12031a2a 	.word	0x12031a2a
 8001cf4:	13          	.byte	0x13
 8001cf5:	00          	.byte	0x00
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001cf6:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8001cfa:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001cfc:	4a18      	ldr	r2, [pc, #96]	@ (8001d60 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001cfe:	f023 0304 	bic.w	r3, r3, #4
 8001d02:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001d04:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8001d08:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001d0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8001d14:	4770      	bx	lr
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001d16:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8001d1a:	6913      	ldr	r3, [r2, #16]
 8001d1c:	f043 0304 	orr.w	r3, r3, #4
 8001d20:	6113      	str	r3, [r2, #16]
      break;
 8001d22:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001d24:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8001d28:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d60 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001d2c:	f023 0304 	bic.w	r3, r3, #4
 8001d30:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001d32:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8001d36:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001d3a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001d42:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001d44:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8001d48:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001d4a:	4a05      	ldr	r2, [pc, #20]	@ (8001d60 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001d4c:	f023 0304 	bic.w	r3, r3, #4
 8001d50:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001d52:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8001d56:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001d5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001d5e:	4770      	bx	lr
 8001d60:	46020c00 	.word	0x46020c00

08001d64 <HAL_SYSTICK_GetCLKSourceConfig>:
{
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001d64:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	075b      	lsls	r3, r3, #29
 8001d6c:	d410      	bmi.n	8001d90 <HAL_SYSTICK_GetCLKSourceConfig+0x2c>
    systick_source = SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001d6e:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_SYSTICK_GetCLKSourceConfig+0x30>)
 8001d70:	f8d3 00e0 	ldr.w	r0, [r3, #224]	@ 0xe0
 8001d74:	f400 0040 	and.w	r0, r0, #12582912	@ 0xc00000

    switch (systick_rcc_source)
 8001d78:	f5b0 0f80 	cmp.w	r0, #4194304	@ 0x400000
 8001d7c:	d006      	beq.n	8001d8c <HAL_SYSTICK_GetCLKSourceConfig+0x28>
 8001d7e:	f5a0 0000 	sub.w	r0, r0, #8388608	@ 0x800000
 8001d82:	fab0 f080 	clz	r0, r0
 8001d86:	0940      	lsrs	r0, r0, #5
 8001d88:	0040      	lsls	r0, r0, #1
 8001d8a:	4770      	bx	lr
 8001d8c:	2001      	movs	r0, #1
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
        break;
    }
  }
  return systick_source;
}
 8001d8e:	4770      	bx	lr
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001d90:	2004      	movs	r0, #4
 8001d92:	4770      	bx	lr
 8001d94:	46020c00 	.word	0x46020c00

08001d98 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Save GPIO port address */
  p_gpio = GPIOx;

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d9c:	f8d1 b000 	ldr.w	fp, [r1]
{
 8001da0:	b085      	sub	sp, #20
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001da2:	f1bb 0f00 	cmp.w	fp, #0
 8001da6:	f000 80b4 	beq.w	8001f12 <HAL_GPIO_Init+0x17a>
 8001daa:	4bbb      	ldr	r3, [pc, #748]	@ (8002098 <HAL_GPIO_Init+0x300>)
 8001dac:	468a      	mov	sl, r1
 8001dae:	4298      	cmp	r0, r3
 8001db0:	f000 80be 	beq.w	8001f30 <HAL_GPIO_Init+0x198>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001db4:	4bb9      	ldr	r3, [pc, #740]	@ (800209c <HAL_GPIO_Init+0x304>)
  uint32_t position = 0U;
 8001db6:	2200      	movs	r2, #0
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001db8:	ea03 2390 	and.w	r3, r3, r0, lsr #10
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001dbc:	f04f 0801 	mov.w	r8, #1
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001dc0:	9303      	str	r3, [sp, #12]
 8001dc2:	e029      	b.n	8001e18 <HAL_GPIO_Init+0x80>
        tmp = p_gpio->MODER;
 8001dc4:	6806      	ldr	r6, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dc6:	f1b9 0f01 	cmp.w	r9, #1
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001dca:	ea05 0c06 	and.w	ip, r5, r6
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001dce:	f003 0603 	and.w	r6, r3, #3
 8001dd2:	fa06 f607 	lsl.w	r6, r6, r7
 8001dd6:	ea46 060c 	orr.w	r6, r6, ip
        p_gpio->MODER = tmp;
 8001dda:	6006      	str	r6, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ddc:	d901      	bls.n	8001de2 <HAL_GPIO_Init+0x4a>
 8001dde:	2b11      	cmp	r3, #17
 8001de0:	d153      	bne.n	8001e8a <HAL_GPIO_Init+0xf2>
        tmp = p_gpio->OSPEEDR;
 8001de2:	6886      	ldr	r6, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001de4:	091b      	lsrs	r3, r3, #4
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001de6:	ea06 0c05 	and.w	ip, r6, r5
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001dea:	f8da 600c 	ldr.w	r6, [sl, #12]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001dee:	4093      	lsls	r3, r2
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001df0:	40be      	lsls	r6, r7
 8001df2:	ea46 060c 	orr.w	r6, r6, ip
        p_gpio->OSPEEDR = tmp;
 8001df6:	6086      	str	r6, [r0, #8]
        tmp = p_gpio->OTYPER;
 8001df8:	6846      	ldr	r6, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001dfa:	ea26 0101 	bic.w	r1, r6, r1
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001dfe:	430b      	orrs	r3, r1
        p_gpio->OTYPER = tmp;
 8001e00:	6043      	str	r3, [r0, #4]
        tmp = p_gpio->PUPDR;
 8001e02:	68c1      	ldr	r1, [r0, #12]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001e04:	f8da 3008 	ldr.w	r3, [sl, #8]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001e08:	4029      	ands	r1, r5
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001e0a:	40bb      	lsls	r3, r7
 8001e0c:	430b      	orrs	r3, r1
        p_gpio->PUPDR = tmp;
 8001e0e:	60c3      	str	r3, [r0, #12]
          tmp |= iocurrent;
        }
        EXTI->IMR1 = tmp;
      }
    }
    position++;
 8001e10:	3201      	adds	r2, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001e12:	fa3b f302 	lsrs.w	r3, fp, r2
 8001e16:	d07c      	beq.n	8001f12 <HAL_GPIO_Init+0x17a>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001e18:	fa08 f102 	lsl.w	r1, r8, r2
    if (iocurrent != 0U)
 8001e1c:	ea1b 0e01 	ands.w	lr, fp, r1
 8001e20:	d0f6      	beq.n	8001e10 <HAL_GPIO_Init+0x78>
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e22:	2403      	movs	r4, #3
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001e24:	f8da 3004 	ldr.w	r3, [sl, #4]
 8001e28:	0057      	lsls	r7, r2, #1
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e2a:	f023 0610 	bic.w	r6, r3, #16
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e2e:	fa04 f507 	lsl.w	r5, r4, r7
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e32:	2e02      	cmp	r6, #2
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e34:	ea6f 0505 	mvn.w	r5, r5
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e38:	f103 39ff 	add.w	r9, r3, #4294967295	@ 0xffffffff
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e3c:	d1c2      	bne.n	8001dc4 <HAL_GPIO_Init+0x2c>
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e3e:	fa06 f407 	lsl.w	r4, r6, r7
        tmp = GPIOx->AFR[position >> 3U];
 8001e42:	08d6      	lsrs	r6, r2, #3
 8001e44:	eb00 0686 	add.w	r6, r0, r6, lsl #2
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e48:	9402      	str	r4, [sp, #8]
 8001e4a:	4634      	mov	r4, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001e4c:	f8da 6010 	ldr.w	r6, [sl, #16]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001e50:	f002 0c07 	and.w	ip, r2, #7
 8001e54:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001e58:	f006 060f 	and.w	r6, r6, #15
 8001e5c:	fa06 f60c 	lsl.w	r6, r6, ip
 8001e60:	9601      	str	r6, [sp, #4]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001e62:	260f      	movs	r6, #15
 8001e64:	fa06 fc0c 	lsl.w	ip, r6, ip
        tmp = GPIOx->AFR[position >> 3U];
 8001e68:	6a26      	ldr	r6, [r4, #32]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e6a:	f1b9 0f01 	cmp.w	r9, #1
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001e6e:	ea26 0c0c 	bic.w	ip, r6, ip
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001e72:	9e01      	ldr	r6, [sp, #4]
 8001e74:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = tmp;
 8001e78:	6226      	str	r6, [r4, #32]
        tmp = p_gpio->MODER;
 8001e7a:	6806      	ldr	r6, [r0, #0]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e7c:	9c02      	ldr	r4, [sp, #8]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e7e:	ea06 0605 	and.w	r6, r6, r5
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001e82:	ea46 0604 	orr.w	r6, r6, r4
        p_gpio->MODER = tmp;
 8001e86:	6006      	str	r6, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e88:	d0ab      	beq.n	8001de2 <HAL_GPIO_Init+0x4a>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e8a:	2b12      	cmp	r3, #18
 8001e8c:	d0a9      	beq.n	8001de2 <HAL_GPIO_Init+0x4a>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d0be      	beq.n	8001e10 <HAL_GPIO_Init+0x78>
        tmp = p_gpio->PUPDR;
 8001e92:	68c1      	ldr	r1, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001e94:	400d      	ands	r5, r1
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001e96:	f8da 1008 	ldr.w	r1, [sl, #8]
 8001e9a:	40b9      	lsls	r1, r7
 8001e9c:	4329      	orrs	r1, r5
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e9e:	00dd      	lsls	r5, r3, #3
        p_gpio->PUPDR = tmp;
 8001ea0:	60c1      	str	r1, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea2:	d5b5      	bpl.n	8001e10 <HAL_GPIO_Init+0x78>
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001ea4:	240f      	movs	r4, #15
 8001ea6:	f022 0503 	bic.w	r5, r2, #3
 8001eaa:	f105 458c 	add.w	r5, r5, #1174405120	@ 0x46000000
 8001eae:	f002 0103 	and.w	r1, r2, #3
 8001eb2:	f505 3508 	add.w	r5, r5, #139264	@ 0x22000
 8001eb6:	00c9      	lsls	r1, r1, #3
        tmp = EXTI->EXTICR[position >> 2U];
 8001eb8:	6e2e      	ldr	r6, [r5, #96]	@ 0x60
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001eba:	fa04 f701 	lsl.w	r7, r4, r1
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001ebe:	9c03      	ldr	r4, [sp, #12]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001ec0:	ea26 0607 	bic.w	r6, r6, r7
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001ec4:	fa04 f101 	lsl.w	r1, r4, r1
 8001ec8:	4331      	orrs	r1, r6
        EXTI->EXTICR[position >> 2U] = tmp;
 8001eca:	6629      	str	r1, [r5, #96]	@ 0x60
        tmp = EXTI->RTSR1;
 8001ecc:	4974      	ldr	r1, [pc, #464]	@ (80020a0 <HAL_GPIO_Init+0x308>)
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ece:	02dc      	lsls	r4, r3, #11
        tmp &= ~((uint32_t)iocurrent);
 8001ed0:	ea6f 050e 	mvn.w	r5, lr
        tmp = EXTI->RTSR1;
 8001ed4:	6809      	ldr	r1, [r1, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed6:	d428      	bmi.n	8001f2a <HAL_GPIO_Init+0x192>
        tmp &= ~((uint32_t)iocurrent);
 8001ed8:	4029      	ands	r1, r5
        EXTI->RTSR1 = tmp;
 8001eda:	4c71      	ldr	r4, [pc, #452]	@ (80020a0 <HAL_GPIO_Init+0x308>)
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001edc:	029f      	lsls	r7, r3, #10
        EXTI->RTSR1 = tmp;
 8001ede:	6021      	str	r1, [r4, #0]
        tmp = EXTI->FTSR1;
 8001ee0:	6861      	ldr	r1, [r4, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee2:	d41f      	bmi.n	8001f24 <HAL_GPIO_Init+0x18c>
        tmp &= ~((uint32_t)iocurrent);
 8001ee4:	4029      	ands	r1, r5
        EXTI->FTSR1 = tmp;
 8001ee6:	4c6e      	ldr	r4, [pc, #440]	@ (80020a0 <HAL_GPIO_Init+0x308>)
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ee8:	039e      	lsls	r6, r3, #14
        EXTI->FTSR1 = tmp;
 8001eea:	6061      	str	r1, [r4, #4]
        tmp = EXTI->EMR1;
 8001eec:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ef0:	d415      	bmi.n	8001f1e <HAL_GPIO_Init+0x186>
        tmp &= ~((uint32_t)iocurrent);
 8001ef2:	4029      	ands	r1, r5
        EXTI->EMR1 = tmp;
 8001ef4:	4c6a      	ldr	r4, [pc, #424]	@ (80020a0 <HAL_GPIO_Init+0x308>)
 8001ef6:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        tmp = EXTI->IMR1;
 8001efa:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001efe:	03dc      	lsls	r4, r3, #15
 8001f00:	d40a      	bmi.n	8001f18 <HAL_GPIO_Init+0x180>
        tmp &= ~((uint32_t)iocurrent);
 8001f02:	4029      	ands	r1, r5
        EXTI->IMR1 = tmp;
 8001f04:	4b66      	ldr	r3, [pc, #408]	@ (80020a0 <HAL_GPIO_Init+0x308>)
    position++;
 8001f06:	3201      	adds	r2, #1
        EXTI->IMR1 = tmp;
 8001f08:	f8c3 1080 	str.w	r1, [r3, #128]	@ 0x80
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001f0c:	fa3b f302 	lsrs.w	r3, fp, r2
 8001f10:	d182      	bne.n	8001e18 <HAL_GPIO_Init+0x80>
  }
}
 8001f12:	b005      	add	sp, #20
 8001f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          tmp |= iocurrent;
 8001f18:	ea41 010e 	orr.w	r1, r1, lr
 8001f1c:	e7f2      	b.n	8001f04 <HAL_GPIO_Init+0x16c>
          tmp |= iocurrent;
 8001f1e:	ea41 010e 	orr.w	r1, r1, lr
 8001f22:	e7e7      	b.n	8001ef4 <HAL_GPIO_Init+0x15c>
          tmp |= iocurrent;
 8001f24:	ea41 010e 	orr.w	r1, r1, lr
 8001f28:	e7dd      	b.n	8001ee6 <HAL_GPIO_Init+0x14e>
          tmp |= iocurrent;
 8001f2a:	ea4e 0101 	orr.w	r1, lr, r1
 8001f2e:	e7d4      	b.n	8001eda <HAL_GPIO_Init+0x142>
  uint32_t position = 0U;
 8001f30:	2300      	movs	r3, #0
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001f32:	2701      	movs	r7, #1
        tmp = EXTI->RTSR1;
 8001f34:	4e5a      	ldr	r6, [pc, #360]	@ (80020a0 <HAL_GPIO_Init+0x308>)
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001f36:	fa07 f103 	lsl.w	r1, r7, r3
    if (iocurrent != 0U)
 8001f3a:	ea11 050b 	ands.w	r5, r1, fp
 8001f3e:	d059      	beq.n	8001ff4 <HAL_GPIO_Init+0x25c>
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001f40:	f04f 090f 	mov.w	r9, #15
        tmp = GPIOx->MODER;
 8001f44:	6804      	ldr	r4, [r0, #0]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001f46:	f8da 2004 	ldr.w	r2, [sl, #4]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001f4a:	ea24 0401 	bic.w	r4, r4, r1
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001f4e:	4955      	ldr	r1, [pc, #340]	@ (80020a4 <HAL_GPIO_Init+0x30c>)
 8001f50:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001f54:	f002 0101 	and.w	r1, r2, #1
 8001f58:	4099      	lsls	r1, r3
 8001f5a:	4321      	orrs	r1, r4
        GPIOx->MODER = tmp;
 8001f5c:	6001      	str	r1, [r0, #0]
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001f5e:	4952      	ldr	r1, [pc, #328]	@ (80020a8 <HAL_GPIO_Init+0x310>)
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001f60:	ea4f 0edc 	mov.w	lr, ip, lsr #3
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001f64:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001f68:	f00c 0407 	and.w	r4, ip, #7
 8001f6c:	eb01 0e8e 	add.w	lr, r1, lr, lsl #2
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001f70:	f8de 8020 	ldr.w	r8, [lr, #32]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001f74:	00a4      	lsls	r4, r4, #2
 8001f76:	fa09 f904 	lsl.w	r9, r9, r4
 8001f7a:	ea28 0809 	bic.w	r8, r8, r9
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001f7e:	f04f 090b 	mov.w	r9, #11
 8001f82:	fa09 f404 	lsl.w	r4, r9, r4
 8001f86:	ea44 0408 	orr.w	r4, r4, r8
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f8a:	f04f 0803 	mov.w	r8, #3
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001f8e:	f8ce 4020 	str.w	r4, [lr, #32]
        tmp = p_gpio->MODER;
 8001f92:	680c      	ldr	r4, [r1, #0]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001f94:	ea4f 0e4c 	mov.w	lr, ip, lsl #1
 8001f98:	fa08 f80e 	lsl.w	r8, r8, lr
 8001f9c:	ea24 0908 	bic.w	r9, r4, r8
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001fa0:	2402      	movs	r4, #2
 8001fa2:	fa04 f40e 	lsl.w	r4, r4, lr
 8001fa6:	ea44 0409 	orr.w	r4, r4, r9
        p_gpio->MODER = tmp;
 8001faa:	600c      	str	r4, [r1, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fac:	1e54      	subs	r4, r2, #1
 8001fae:	2c01      	cmp	r4, #1
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001fb0:	ea6f 0808 	mvn.w	r8, r8
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fb4:	d901      	bls.n	8001fba <HAL_GPIO_Init+0x222>
 8001fb6:	2a11      	cmp	r2, #17
 8001fb8:	d123      	bne.n	8002002 <HAL_GPIO_Init+0x26a>
        tmp = p_gpio->OSPEEDR;
 8001fba:	688c      	ldr	r4, [r1, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001fbc:	0912      	lsrs	r2, r2, #4
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001fbe:	fa07 f50c 	lsl.w	r5, r7, ip
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001fc2:	fa02 f20c 	lsl.w	r2, r2, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001fc6:	ea08 0c04 	and.w	ip, r8, r4
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001fca:	f8da 400c 	ldr.w	r4, [sl, #12]
 8001fce:	fa04 f40e 	lsl.w	r4, r4, lr
 8001fd2:	ea44 040c 	orr.w	r4, r4, ip
        p_gpio->OSPEEDR = tmp;
 8001fd6:	608c      	str	r4, [r1, #8]
        tmp = p_gpio->OTYPER;
 8001fd8:	684c      	ldr	r4, [r1, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001fda:	ea24 0405 	bic.w	r4, r4, r5
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001fde:	4322      	orrs	r2, r4
        p_gpio->OTYPER = tmp;
 8001fe0:	604a      	str	r2, [r1, #4]
        tmp = p_gpio->PUPDR;
 8001fe2:	68cc      	ldr	r4, [r1, #12]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001fe4:	f8da 2008 	ldr.w	r2, [sl, #8]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001fe8:	ea08 0404 	and.w	r4, r8, r4
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001fec:	fa02 f20e 	lsl.w	r2, r2, lr
 8001ff0:	4322      	orrs	r2, r4
        p_gpio->PUPDR = tmp;
 8001ff2:	60ca      	str	r2, [r1, #12]
    position++;
 8001ff4:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001ff6:	fa3b f203 	lsrs.w	r2, fp, r3
 8001ffa:	d19c      	bne.n	8001f36 <HAL_GPIO_Init+0x19e>
}
 8001ffc:	b005      	add	sp, #20
 8001ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002002:	2a12      	cmp	r2, #18
 8002004:	d0d9      	beq.n	8001fba <HAL_GPIO_Init+0x222>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002006:	2a03      	cmp	r2, #3
 8002008:	d0f4      	beq.n	8001ff4 <HAL_GPIO_Init+0x25c>
        tmp = p_gpio->PUPDR;
 800200a:	68cc      	ldr	r4, [r1, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800200c:	ea08 0804 	and.w	r8, r8, r4
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002010:	f8da 4008 	ldr.w	r4, [sl, #8]
 8002014:	fa04 f40e 	lsl.w	r4, r4, lr
 8002018:	ea44 0408 	orr.w	r4, r4, r8
        p_gpio->PUPDR = tmp;
 800201c:	60cc      	str	r4, [r1, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800201e:	00d1      	lsls	r1, r2, #3
 8002020:	d5e8      	bpl.n	8001ff4 <HAL_GPIO_Init+0x25c>
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002022:	f04f 080f 	mov.w	r8, #15
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002026:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800202a:	f023 0103 	bic.w	r1, r3, #3
 800202e:	f101 418c 	add.w	r1, r1, #1174405120	@ 0x46000000
 8002032:	f501 3108 	add.w	r1, r1, #139264	@ 0x22000
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002036:	f003 0c03 	and.w	ip, r3, #3
        tmp = EXTI->EXTICR[position >> 2U];
 800203a:	f8d1 e060 	ldr.w	lr, [r1, #96]	@ 0x60
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800203e:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8002042:	fa08 f80c 	lsl.w	r8, r8, ip
 8002046:	ea2e 0e08 	bic.w	lr, lr, r8
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800204a:	fa04 f40c 	lsl.w	r4, r4, ip
 800204e:	ea44 040e 	orr.w	r4, r4, lr
        EXTI->EXTICR[position >> 2U] = tmp;
 8002052:	660c      	str	r4, [r1, #96]	@ 0x60
        tmp &= ~((uint32_t)iocurrent);
 8002054:	43ec      	mvns	r4, r5
        tmp = EXTI->RTSR1;
 8002056:	6831      	ldr	r1, [r6, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002058:	f412 1f80 	tst.w	r2, #1048576	@ 0x100000
        tmp &= ~((uint32_t)iocurrent);
 800205c:	bf0c      	ite	eq
 800205e:	4021      	andeq	r1, r4
          tmp |= iocurrent;
 8002060:	4329      	orrne	r1, r5
        EXTI->RTSR1 = tmp;
 8002062:	6031      	str	r1, [r6, #0]
        tmp = EXTI->FTSR1;
 8002064:	6871      	ldr	r1, [r6, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002066:	f412 1f00 	tst.w	r2, #2097152	@ 0x200000
        tmp &= ~((uint32_t)iocurrent);
 800206a:	bf0c      	ite	eq
 800206c:	4021      	andeq	r1, r4
          tmp |= iocurrent;
 800206e:	4329      	orrne	r1, r5
        EXTI->FTSR1 = tmp;
 8002070:	6071      	str	r1, [r6, #4]
        tmp = EXTI->EMR1;
 8002072:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002076:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
        tmp &= ~((uint32_t)iocurrent);
 800207a:	bf0c      	ite	eq
 800207c:	4021      	andeq	r1, r4
          tmp |= iocurrent;
 800207e:	4329      	orrne	r1, r5
        EXTI->EMR1 = tmp;
 8002080:	f8c6 1084 	str.w	r1, [r6, #132]	@ 0x84
        tmp = EXTI->IMR1;
 8002084:	f8d6 1080 	ldr.w	r1, [r6, #128]	@ 0x80
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002088:	03d2      	lsls	r2, r2, #15
        tmp &= ~((uint32_t)iocurrent);
 800208a:	bf54      	ite	pl
 800208c:	4021      	andpl	r1, r4
          tmp |= iocurrent;
 800208e:	4329      	orrmi	r1, r5
        EXTI->IMR1 = tmp;
 8002090:	f8c6 1080 	str.w	r1, [r6, #128]	@ 0x80
 8002094:	e7ae      	b.n	8001ff4 <HAL_GPIO_Init+0x25c>
 8002096:	bf00      	nop
 8002098:	46020000 	.word	0x46020000
 800209c:	002f7f7f 	.word	0x002f7f7f
 80020a0:	46022000 	.word	0x46022000
 80020a4:	080038dc 	.word	0x080038dc
 80020a8:	080038d8 	.word	0x080038d8

080020ac <HAL_ICACHE_ConfigAssociativityMode>:

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80020ac:	4908      	ldr	r1, [pc, #32]	@ (80020d0 <HAL_ICACHE_ConfigAssociativityMode+0x24>)
 80020ae:	680b      	ldr	r3, [r1, #0]
 80020b0:	f013 0301 	ands.w	r3, r3, #1
 80020b4:	d10a      	bne.n	80020cc <HAL_ICACHE_ConfigAssociativityMode+0x20>
 80020b6:	4602      	mov	r2, r0
{
 80020b8:	b410      	push	{r4}
  {
    status = HAL_ERROR;
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80020ba:	680c      	ldr	r4, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020bc:	4618      	mov	r0, r3
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80020be:	f024 0304 	bic.w	r3, r4, #4
 80020c2:	4313      	orrs	r3, r2
  }

  return status;
}
 80020c4:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80020c8:	600b      	str	r3, [r1, #0]
}
 80020ca:	4770      	bx	lr
    status = HAL_ERROR;
 80020cc:	2001      	movs	r0, #1
}
 80020ce:	4770      	bx	lr
 80020d0:	40030400 	.word	0x40030400

080020d4 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80020d4:	4a03      	ldr	r2, [pc, #12]	@ (80020e4 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 80020d6:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80020d8:	6813      	ldr	r3, [r2, #0]
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	6013      	str	r3, [r2, #0]
}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	40030400 	.word	0x40030400

080020e8 <HAL_PWREx_ControlVoltageScaling>:

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80020e8:	4a21      	ldr	r2, [pc, #132]	@ (8002170 <HAL_PWREx_ControlVoltageScaling+0x88>)
 80020ea:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80020ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80020f0:	4283      	cmp	r3, r0
 80020f2:	d034      	beq.n	800215e <HAL_PWREx_ControlVoltageScaling+0x76>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80020f4:	f04f 0c32 	mov.w	ip, #50	@ 0x32
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80020f8:	68d3      	ldr	r3, [r2, #12]
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80020fa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80020fe:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002102:	ea43 0300 	orr.w	r3, r3, r0
 8002106:	bf88      	it	hi
 8002108:	f443 2380 	orrhi.w	r3, r3, #262144	@ 0x40000
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800210c:	60d3      	str	r3, [r2, #12]
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800210e:	4b19      	ldr	r3, [pc, #100]	@ (8002174 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8002110:	4a19      	ldr	r2, [pc, #100]	@ (8002178 <HAL_PWREx_ControlVoltageScaling+0x90>)
 8002112:	681b      	ldr	r3, [r3, #0]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002114:	4816      	ldr	r0, [pc, #88]	@ (8002170 <HAL_PWREx_ControlVoltageScaling+0x88>)
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002116:	fba2 1303 	umull	r1, r3, r2, r3
 800211a:	099b      	lsrs	r3, r3, #6
 800211c:	fb0c f303 	mul.w	r3, ip, r3
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002124:	68c1      	ldr	r1, [r0, #12]
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002126:	099b      	lsrs	r3, r3, #6
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002128:	040a      	lsls	r2, r1, #16
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800212a:	f103 0301 	add.w	r3, r3, #1
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800212e:	d407      	bmi.n	8002140 <HAL_PWREx_ControlVoltageScaling+0x58>
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002130:	461a      	mov	r2, r3
 8002132:	e000      	b.n	8002136 <HAL_PWREx_ControlVoltageScaling+0x4e>
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002134:	b18a      	cbz	r2, 800215a <HAL_PWREx_ControlVoltageScaling+0x72>
 8002136:	68c1      	ldr	r1, [r0, #12]
  {
    timeout--;
 8002138:	3a01      	subs	r2, #1
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800213a:	0409      	lsls	r1, r1, #16
 800213c:	d5fa      	bpl.n	8002134 <HAL_PWREx_ControlVoltageScaling+0x4c>
  }

  /* Check time out */
  if (timeout != 0U)
 800213e:	b162      	cbz	r2, 800215a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002140:	490b      	ldr	r1, [pc, #44]	@ (8002170 <HAL_PWREx_ControlVoltageScaling+0x88>)
 8002142:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 8002144:	0410      	lsls	r0, r2, #16
 8002146:	d406      	bmi.n	8002156 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002148:	e000      	b.n	800214c <HAL_PWREx_ControlVoltageScaling+0x64>
 800214a:	b133      	cbz	r3, 800215a <HAL_PWREx_ControlVoltageScaling+0x72>
 800214c:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
    {
      timeout--;
 800214e:	3b01      	subs	r3, #1
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002150:	0412      	lsls	r2, r2, #16
 8002152:	d5fa      	bpl.n	800214a <HAL_PWREx_ControlVoltageScaling+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8002154:	b10b      	cbz	r3, 800215a <HAL_PWREx_ControlVoltageScaling+0x72>
    return HAL_OK;
 8002156:	2000      	movs	r0, #0
 8002158:	4770      	bx	lr
  {
    return HAL_TIMEOUT;
 800215a:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 800215c:	4770      	bx	lr
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800215e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002162:	d9f8      	bls.n	8002156 <HAL_PWREx_ControlVoltageScaling+0x6e>
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002164:	68d3      	ldr	r3, [r2, #12]
    return HAL_OK;
 8002166:	2000      	movs	r0, #0
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800216c:	60d3      	str	r3, [r2, #12]
 800216e:	4770      	bx	lr
 8002170:	46020800 	.word	0x46020800
 8002174:	20000000 	.word	0x20000000
 8002178:	10624dd3 	.word	0x10624dd3

0800217c <HAL_PWREx_GetVoltageRange>:
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 800217c:	4b02      	ldr	r3, [pc, #8]	@ (8002188 <HAL_PWREx_GetVoltageRange+0xc>)
 800217e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
}
 8002180:	f400 3040 	and.w	r0, r0, #196608	@ 0x30000
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	46020800 	.word	0x46020800

0800218c <HAL_PWREx_ConfigSupply>:

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800218c:	2132      	movs	r1, #50	@ 0x32
 800218e:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <HAL_PWREx_ConfigSupply+0x68>)
 8002190:	4a19      	ldr	r2, [pc, #100]	@ (80021f8 <HAL_PWREx_ConfigSupply+0x6c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	fba2 c303 	umull	ip, r3, r2, r3
 8002198:	099b      	lsrs	r3, r3, #6
 800219a:	fb01 f303 	mul.w	r3, r1, r3
 800219e:	fba2 2303 	umull	r2, r3, r2, r3

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80021a2:	4916      	ldr	r1, [pc, #88]	@ (80021fc <HAL_PWREx_ConfigSupply+0x70>)
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80021a4:	099b      	lsrs	r3, r3, #6
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80021a6:	688a      	ldr	r2, [r1, #8]
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80021a8:	3301      	adds	r3, #1
  if (SupplySource == PWR_LDO_SUPPLY)
 80021aa:	b980      	cbnz	r0, 80021ce <HAL_PWREx_ConfigSupply+0x42>
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80021ac:	f022 0202 	bic.w	r2, r2, #2
 80021b0:	608a      	str	r2, [r1, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021b2:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 80021b4:	0790      	lsls	r0, r2, #30
 80021b6:	d402      	bmi.n	80021be <HAL_PWREx_ConfigSupply+0x32>
  if (timeout == 0U)
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 80021b8:	2000      	movs	r0, #0
 80021ba:	4770      	bx	lr
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021bc:	b12b      	cbz	r3, 80021ca <HAL_PWREx_ConfigSupply+0x3e>
 80021be:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
      timeout--;
 80021c0:	3b01      	subs	r3, #1
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021c2:	0792      	lsls	r2, r2, #30
 80021c4:	d4fa      	bmi.n	80021bc <HAL_PWREx_ConfigSupply+0x30>
  if (timeout == 0U)
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f6      	bne.n	80021b8 <HAL_PWREx_ConfigSupply+0x2c>
    return HAL_TIMEOUT;
 80021ca:	2003      	movs	r0, #3
}
 80021cc:	4770      	bx	lr
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80021ce:	f042 0202 	orr.w	r2, r2, #2
 80021d2:	608a      	str	r2, [r1, #8]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021d4:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 80021d6:	0790      	lsls	r0, r2, #30
 80021d8:	d4ee      	bmi.n	80021b8 <HAL_PWREx_ConfigSupply+0x2c>
 80021da:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
      timeout--;
 80021dc:	3b01      	subs	r3, #1
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021de:	0792      	lsls	r2, r2, #30
 80021e0:	d4f1      	bmi.n	80021c6 <HAL_PWREx_ConfigSupply+0x3a>
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0f1      	beq.n	80021ca <HAL_PWREx_ConfigSupply+0x3e>
 80021e6:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
      timeout--;
 80021e8:	3b01      	subs	r3, #1
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80021ea:	0792      	lsls	r2, r2, #30
 80021ec:	d5f9      	bpl.n	80021e2 <HAL_PWREx_ConfigSupply+0x56>
  if (timeout == 0U)
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1e2      	bne.n	80021b8 <HAL_PWREx_ConfigSupply+0x2c>
 80021f2:	e7ea      	b.n	80021ca <HAL_PWREx_ConfigSupply+0x3e>
 80021f4:	20000000 	.word	0x20000000
 80021f8:	10624dd3 	.word	0x10624dd3
 80021fc:	46020800 	.word	0x46020800

08002200 <HAL_PWREx_EnableVddA>:
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8002200:	4a02      	ldr	r2, [pc, #8]	@ (800220c <HAL_PWREx_EnableVddA+0xc>)
 8002202:	6913      	ldr	r3, [r2, #16]
 8002204:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002208:	6113      	str	r3, [r2, #16]
}
 800220a:	4770      	bx	lr
 800220c:	46020800 	.word	0x46020800

08002210 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8002210:	4a02      	ldr	r2, [pc, #8]	@ (800221c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8002212:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800221a:	4770      	bx	lr
 800221c:	46020800 	.word	0x46020800

08002220 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002220:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002222:	4d2c      	ldr	r5, [pc, #176]	@ (80022d4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
{
 8002224:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002226:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
{
 800222a:	b083      	sub	sp, #12
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800222c:	075b      	lsls	r3, r3, #29
 800222e:	d52b      	bpl.n	8002288 <RCC_SetFlashLatencyFromMSIRange+0x68>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002230:	f7ff ffa4 	bl	800217c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002234:	f420 3380 	bic.w	r3, r0, #65536	@ 0x10000
 8002238:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800223c:	d007      	beq.n	800224e <RCC_SetFlashLatencyFromMSIRange+0x2e>
      latency = FLASH_LATENCY_0; /* 0WS */
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800223e:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 8002242:	d217      	bcs.n	8002274 <RCC_SetFlashLatencyFromMSIRange+0x54>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002244:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8002248:	d133      	bne.n	80022b2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800224a:	2203      	movs	r2, #3
 800224c:	e004      	b.n	8002258 <RCC_SetFlashLatencyFromMSIRange+0x38>
    if (msirange < RCC_MSIRANGE_1)
 800224e:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 8002252:	bf2c      	ite	cs
 8002254:	2200      	movcs	r2, #0
 8002256:	2201      	movcc	r2, #1
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002258:	491f      	ldr	r1, [pc, #124]	@ (80022d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800225a:	680b      	ldr	r3, [r1, #0]
 800225c:	f023 030f 	bic.w	r3, r3, #15
 8002260:	4313      	orrs	r3, r2
 8002262:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002264:	6808      	ldr	r0, [r1, #0]
 8002266:	f000 000f 	and.w	r0, r0, #15
 800226a:	1a80      	subs	r0, r0, r2
 800226c:	bf18      	it	ne
 800226e:	2001      	movne	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002270:	b003      	add	sp, #12
 8002272:	bd30      	pop	{r4, r5, pc}
      if (msirange > RCC_MSIRANGE_2)
 8002274:	f1b4 5f00 	cmp.w	r4, #536870912	@ 0x20000000
 8002278:	d91e      	bls.n	80022b8 <RCC_SetFlashLatencyFromMSIRange+0x98>
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800227a:	bb10      	cbnz	r0, 80022c2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
          if (msirange > RCC_MSIRANGE_3)
 800227c:	f1b4 5f40 	cmp.w	r4, #805306368	@ 0x30000000
 8002280:	bf8c      	ite	hi
 8002282:	2200      	movhi	r2, #0
 8002284:	2201      	movls	r2, #1
 8002286:	e7e7      	b.n	8002258 <RCC_SetFlashLatencyFromMSIRange+0x38>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002288:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800228c:	f043 0304 	orr.w	r3, r3, #4
 8002290:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
 8002294:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80022a0:	f7ff ff6c 	bl	800217c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80022a4:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80022a8:	f023 0304 	bic.w	r3, r3, #4
 80022ac:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
 80022b0:	e7c0      	b.n	8002234 <RCC_SetFlashLatencyFromMSIRange+0x14>
        return HAL_ERROR;
 80022b2:	2001      	movs	r0, #1
}
 80022b4:	b003      	add	sp, #12
 80022b6:	bd30      	pop	{r4, r5, pc}
        if (msirange == RCC_MSIRANGE_1)
 80022b8:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 80022bc:	d003      	beq.n	80022c6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
          latency = FLASH_LATENCY_1; /* 1WS */
 80022be:	2201      	movs	r2, #1
 80022c0:	e7ca      	b.n	8002258 <RCC_SetFlashLatencyFromMSIRange+0x38>
      latency = FLASH_LATENCY_0; /* 0WS */
 80022c2:	2200      	movs	r2, #0
 80022c4:	e7c8      	b.n	8002258 <RCC_SetFlashLatencyFromMSIRange+0x38>
            latency = FLASH_LATENCY_2; /* 2WS */
 80022c6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80022ca:	bf0c      	ite	eq
 80022cc:	2201      	moveq	r2, #1
 80022ce:	2202      	movne	r2, #2
 80022d0:	e7c2      	b.n	8002258 <RCC_SetFlashLatencyFromMSIRange+0x38>
 80022d2:	bf00      	nop
 80022d4:	46020c00 	.word	0x46020c00
 80022d8:	40022000 	.word	0x40022000

080022dc <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022dc:	4a41      	ldr	r2, [pc, #260]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80022de:	69d3      	ldr	r3, [r2, #28]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80022e2:	f013 030c 	ands.w	r3, r3, #12
 80022e6:	d00b      	beq.n	8002300 <HAL_RCC_GetSysClockFreq+0x24>
 80022e8:	2b0c      	cmp	r3, #12
 80022ea:	d05f      	beq.n	80023ac <HAL_RCC_GetSysClockFreq+0xd0>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ec:	69d2      	ldr	r2, [r2, #28]
    sysclockfreq = HSI_VALUE;
 80022ee:	483e      	ldr	r0, [pc, #248]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x10c>)
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022f0:	f002 020c 	and.w	r2, r2, #12
 80022f4:	2a04      	cmp	r2, #4
 80022f6:	d072      	beq.n	80023de <HAL_RCC_GetSysClockFreq+0x102>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	bf18      	it	ne
 80022fc:	2000      	movne	r0, #0
 80022fe:	4770      	bx	lr
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002300:	4a38      	ldr	r2, [pc, #224]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002302:	6891      	ldr	r1, [r2, #8]
 8002304:	0209      	lsls	r1, r1, #8
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002306:	bf54      	ite	pl
 8002308:	f8d2 20f4 	ldrpl.w	r2, [r2, #244]	@ 0xf4
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800230c:	6892      	ldrmi	r2, [r2, #8]
    msirange = MSIRangeTable[msirange];
 800230e:	4937      	ldr	r1, [pc, #220]	@ (80023ec <HAL_RCC_GetSysClockFreq+0x110>)
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002310:	bf54      	ite	pl
 8002312:	f3c2 3203 	ubfxpl	r2, r2, #12, #4
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8002316:	0f12      	lsrmi	r2, r2, #28
    msirange = MSIRangeTable[msirange];
 8002318:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800231c:	2b00      	cmp	r3, #0
 800231e:	d05f      	beq.n	80023e0 <HAL_RCC_GetSysClockFreq+0x104>
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002320:	4930      	ldr	r1, [pc, #192]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x108>)
{
 8002322:	b510      	push	{r4, lr}
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002324:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002326:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002328:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800232a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800232e:	3301      	adds	r3, #1
 8002330:	ee07 3a10 	vmov	s14, r3
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002334:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002336:	f3c4 1e00 	ubfx	lr, r4, #4, #1
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800233a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800233e:	fb0e f303 	mul.w	r3, lr, r3
 8002342:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002346:	f002 0c03 	and.w	ip, r2, #3
    switch (pllsource)
 800234a:	f1bc 0f02 	cmp.w	ip, #2
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800234e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    switch (pllsource)
 8002352:	d002      	beq.n	800235a <HAL_RCC_GetSysClockFreq+0x7e>
 8002354:	f1bc 0f03 	cmp.w	ip, #3
 8002358:	d12f      	bne.n	80023ba <HAL_RCC_GetSysClockFreq+0xde>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800235a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800235c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002364:	ee06 3a10 	vmov	s12, r3
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002368:	eddf 5a21 	vldr	s11, [pc, #132]	@ 80023f0 <HAL_RCC_GetSysClockFreq+0x114>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800236c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8002370:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002374:	ed9f 5a1f 	vldr	s10, [pc, #124]	@ 80023f4 <HAL_RCC_GetSysClockFreq+0x118>
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002378:	ee36 6a26 	vadd.f32	s12, s12, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800237c:	eec5 6a07 	vdiv.f32	s13, s10, s14
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002380:	eeb0 7a46 	vmov.f32	s14, s12
    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002384:	4b17      	ldr	r3, [pc, #92]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x108>)
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002386:	eea7 7aa5 	vfma.f32	s14, s15, s11
    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800238a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800238c:	ee26 7a87 	vmul.f32	s14, s13, s14
    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002390:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002394:	3301      	adds	r3, #1
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002396:	ee07 3a90 	vmov	s15, r3
 800239a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800239e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80023a2:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80023a6:	ee17 0a90 	vmov	r0, s15
}
 80023aa:	bd10      	pop	{r4, pc}
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023ac:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023b0:	2901      	cmp	r1, #1
 80023b2:	d0a5      	beq.n	8002300 <HAL_RCC_GetSysClockFreq+0x24>
  uint32_t msirange = 0U;
 80023b4:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023b6:	69d3      	ldr	r3, [r2, #28]
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b8:	e7b2      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023ba:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80023bc:	ee05 0a90 	vmov	s11, r0
 80023c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023c4:	ee06 3a10 	vmov	s12, r3
 80023c8:	eeb8 5a65 	vcvt.f32.u32	s10, s11
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80023cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023d0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80023d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80023d8:	eddf 5a05 	vldr	s11, [pc, #20]	@ 80023f0 <HAL_RCC_GetSysClockFreq+0x114>
 80023dc:	e7cc      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0x9c>
 80023de:	4770      	bx	lr
}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	46020c00 	.word	0x46020c00
 80023e8:	00f42400 	.word	0x00f42400
 80023ec:	08003888 	.word	0x08003888
 80023f0:	39000000 	.word	0x39000000
 80023f4:	4b742400 	.word	0x4b742400

080023f8 <HAL_RCC_ClockConfig>:
  if (pRCC_ClkInitStruct == NULL)
 80023f8:	2800      	cmp	r0, #0
 80023fa:	f000 810e 	beq.w	800261a <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023fe:	4a9f      	ldr	r2, [pc, #636]	@ (800267c <HAL_RCC_ClockConfig+0x284>)
{
 8002400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002404:	6813      	ldr	r3, [r2, #0]
 8002406:	4604      	mov	r4, r0
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	428b      	cmp	r3, r1
 800240e:	460d      	mov	r5, r1
{
 8002410:	b082      	sub	sp, #8
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002412:	d20d      	bcs.n	8002430 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002414:	6813      	ldr	r3, [r2, #0]
 8002416:	f023 030f 	bic.w	r3, r3, #15
 800241a:	430b      	orrs	r3, r1
 800241c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241e:	6813      	ldr	r3, [r2, #0]
 8002420:	f003 030f 	and.w	r3, r3, #15
 8002424:	428b      	cmp	r3, r1
 8002426:	d003      	beq.n	8002430 <HAL_RCC_ClockConfig+0x38>
    return HAL_ERROR;
 8002428:	2001      	movs	r0, #1
}
 800242a:	b002      	add	sp, #8
 800242c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002430:	6823      	ldr	r3, [r4, #0]
 8002432:	06df      	lsls	r7, r3, #27
 8002434:	d50b      	bpl.n	800244e <HAL_RCC_ClockConfig+0x56>
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002436:	4992      	ldr	r1, [pc, #584]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002438:	6960      	ldr	r0, [r4, #20]
 800243a:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 800243c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002440:	4290      	cmp	r0, r2
 8002442:	d904      	bls.n	800244e <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8002444:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8002446:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800244a:	4302      	orrs	r2, r0
 800244c:	624a      	str	r2, [r1, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244e:	071e      	lsls	r6, r3, #28
 8002450:	d50d      	bpl.n	800246e <HAL_RCC_ClockConfig+0x76>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002452:	498b      	ldr	r1, [pc, #556]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002454:	6920      	ldr	r0, [r4, #16]
 8002456:	6a0a      	ldr	r2, [r1, #32]
 8002458:	0912      	lsrs	r2, r2, #4
 800245a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800245e:	4290      	cmp	r0, r2
 8002460:	d905      	bls.n	800246e <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002462:	6a0a      	ldr	r2, [r1, #32]
 8002464:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002468:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 800246c:	620a      	str	r2, [r1, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800246e:	0758      	lsls	r0, r3, #29
 8002470:	d50b      	bpl.n	800248a <HAL_RCC_ClockConfig+0x92>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002472:	4983      	ldr	r1, [pc, #524]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002474:	68e0      	ldr	r0, [r4, #12]
 8002476:	6a0a      	ldr	r2, [r1, #32]
 8002478:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800247c:	4290      	cmp	r0, r2
 800247e:	d904      	bls.n	800248a <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002480:	6a0a      	ldr	r2, [r1, #32]
 8002482:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002486:	4302      	orrs	r2, r0
 8002488:	620a      	str	r2, [r1, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800248a:	0799      	lsls	r1, r3, #30
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800248c:	f003 0201 	and.w	r2, r3, #1
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002490:	d530      	bpl.n	80024f4 <HAL_RCC_ClockConfig+0xfc>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002492:	4e7b      	ldr	r6, [pc, #492]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002494:	68a0      	ldr	r0, [r4, #8]
 8002496:	6a31      	ldr	r1, [r6, #32]
 8002498:	f001 010f 	and.w	r1, r1, #15
 800249c:	4288      	cmp	r0, r1
 800249e:	d904      	bls.n	80024aa <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80024a0:	6a31      	ldr	r1, [r6, #32]
 80024a2:	f021 010f 	bic.w	r1, r1, #15
 80024a6:	4301      	orrs	r1, r0
 80024a8:	6231      	str	r1, [r6, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024aa:	2a00      	cmp	r2, #0
 80024ac:	f000 8081 	beq.w	80025b2 <HAL_RCC_ClockConfig+0x1ba>
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024b0:	6863      	ldr	r3, [r4, #4]
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	f000 80b3 	beq.w	800261e <HAL_RCC_ClockConfig+0x226>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024b8:	4a71      	ldr	r2, [pc, #452]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ba:	2b02      	cmp	r3, #2
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024bc:	6812      	ldr	r2, [r2, #0]
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024be:	f000 8084 	beq.w	80025ca <HAL_RCC_ClockConfig+0x1d2>
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 80be 	bne.w	8002644 <HAL_RCC_ClockConfig+0x24c>
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80024c8:	0757      	lsls	r7, r2, #29
 80024ca:	d5ad      	bpl.n	8002428 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80024cc:	4e6c      	ldr	r6, [pc, #432]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ce:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80024d2:	69f2      	ldr	r2, [r6, #28]
 80024d4:	f022 0203 	bic.w	r2, r2, #3
 80024d8:	4313      	orrs	r3, r2
 80024da:	61f3      	str	r3, [r6, #28]
    tickstart = HAL_GetTick();
 80024dc:	f7fe f9d6 	bl	800088c <HAL_GetTick>
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024e0:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80024e2:	4607      	mov	r7, r0
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	d05b      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x1a8>
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d077      	beq.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f040 808a 	bne.w	8002606 <HAL_RCC_ClockConfig+0x20e>
 80024f2:	e07e      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1fa>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024f4:	2a00      	cmp	r2, #0
 80024f6:	d1db      	bne.n	80024b0 <HAL_RCC_ClockConfig+0xb8>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024f8:	4960      	ldr	r1, [pc, #384]	@ (800267c <HAL_RCC_ClockConfig+0x284>)
 80024fa:	680a      	ldr	r2, [r1, #0]
 80024fc:	f002 020f 	and.w	r2, r2, #15
 8002500:	42aa      	cmp	r2, r5
 8002502:	d909      	bls.n	8002518 <HAL_RCC_ClockConfig+0x120>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002504:	680a      	ldr	r2, [r1, #0]
 8002506:	f022 020f 	bic.w	r2, r2, #15
 800250a:	432a      	orrs	r2, r5
 800250c:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800250e:	680a      	ldr	r2, [r1, #0]
 8002510:	f002 020f 	and.w	r2, r2, #15
 8002514:	42aa      	cmp	r2, r5
 8002516:	d187      	bne.n	8002428 <HAL_RCC_ClockConfig+0x30>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	0759      	lsls	r1, r3, #29
 800251a:	d50b      	bpl.n	8002534 <HAL_RCC_ClockConfig+0x13c>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800251c:	4958      	ldr	r1, [pc, #352]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 800251e:	68e0      	ldr	r0, [r4, #12]
 8002520:	6a0a      	ldr	r2, [r1, #32]
 8002522:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002526:	4290      	cmp	r0, r2
 8002528:	d204      	bcs.n	8002534 <HAL_RCC_ClockConfig+0x13c>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800252a:	6a0a      	ldr	r2, [r1, #32]
 800252c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002530:	4302      	orrs	r2, r0
 8002532:	620a      	str	r2, [r1, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002534:	071a      	lsls	r2, r3, #28
 8002536:	d50d      	bpl.n	8002554 <HAL_RCC_ClockConfig+0x15c>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002538:	4951      	ldr	r1, [pc, #324]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 800253a:	6920      	ldr	r0, [r4, #16]
 800253c:	6a0a      	ldr	r2, [r1, #32]
 800253e:	0912      	lsrs	r2, r2, #4
 8002540:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002544:	4290      	cmp	r0, r2
 8002546:	d205      	bcs.n	8002554 <HAL_RCC_ClockConfig+0x15c>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002548:	6a0a      	ldr	r2, [r1, #32]
 800254a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800254e:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 8002552:	620a      	str	r2, [r1, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002554:	06db      	lsls	r3, r3, #27
 8002556:	d50b      	bpl.n	8002570 <HAL_RCC_ClockConfig+0x178>
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002558:	4a49      	ldr	r2, [pc, #292]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 800255a:	6961      	ldr	r1, [r4, #20]
 800255c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800255e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002562:	4299      	cmp	r1, r3
 8002564:	d204      	bcs.n	8002570 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8002566:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8002568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800256c:	430b      	orrs	r3, r1
 800256e:	6253      	str	r3, [r2, #36]	@ 0x24
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002570:	f7ff feb4 	bl	80022dc <HAL_RCC_GetSysClockFreq>
 8002574:	4603      	mov	r3, r0
 8002576:	4a42      	ldr	r2, [pc, #264]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002578:	4942      	ldr	r1, [pc, #264]	@ (8002684 <HAL_RCC_ClockConfig+0x28c>)
 800257a:	6a12      	ldr	r2, [r2, #32]
  status = HAL_InitTick(uwTickPrio);
 800257c:	4842      	ldr	r0, [pc, #264]	@ (8002688 <HAL_RCC_ClockConfig+0x290>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800257e:	f002 020f 	and.w	r2, r2, #15
 8002582:	5c89      	ldrb	r1, [r1, r2]
  status = HAL_InitTick(uwTickPrio);
 8002584:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002586:	4a41      	ldr	r2, [pc, #260]	@ (800268c <HAL_RCC_ClockConfig+0x294>)
 8002588:	40cb      	lsrs	r3, r1
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	b002      	add	sp, #8
 800258e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 8002592:	f7fe b8f3 	b.w	800077c <HAL_InitTick>
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002596:	f7fe f979 	bl	800088c <HAL_GetTick>
 800259a:	1bc3      	subs	r3, r0, r7
 800259c:	4543      	cmp	r3, r8
 800259e:	d838      	bhi.n	8002612 <HAL_RCC_ClockConfig+0x21a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025a0:	69f3      	ldr	r3, [r6, #28]
 80025a2:	f003 030c 	and.w	r3, r3, #12
 80025a6:	2b0c      	cmp	r3, #12
 80025a8:	d1f5      	bne.n	8002596 <HAL_RCC_ClockConfig+0x19e>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025aa:	6823      	ldr	r3, [r4, #0]
 80025ac:	0798      	lsls	r0, r3, #30
 80025ae:	d5a3      	bpl.n	80024f8 <HAL_RCC_ClockConfig+0x100>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80025b0:	68a0      	ldr	r0, [r4, #8]
 80025b2:	4933      	ldr	r1, [pc, #204]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 80025b4:	6a0a      	ldr	r2, [r1, #32]
 80025b6:	f002 020f 	and.w	r2, r2, #15
 80025ba:	4282      	cmp	r2, r0
 80025bc:	d99c      	bls.n	80024f8 <HAL_RCC_ClockConfig+0x100>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80025be:	6a0a      	ldr	r2, [r1, #32]
 80025c0:	f022 020f 	bic.w	r2, r2, #15
 80025c4:	4302      	orrs	r2, r0
 80025c6:	620a      	str	r2, [r1, #32]
 80025c8:	e796      	b.n	80024f8 <HAL_RCC_ClockConfig+0x100>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ca:	0392      	lsls	r2, r2, #14
 80025cc:	f53f af7e 	bmi.w	80024cc <HAL_RCC_ClockConfig+0xd4>
 80025d0:	e72a      	b.n	8002428 <HAL_RCC_ClockConfig+0x30>
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d2:	f7fe f95b 	bl	800088c <HAL_GetTick>
 80025d6:	1bc0      	subs	r0, r0, r7
 80025d8:	4540      	cmp	r0, r8
 80025da:	d81a      	bhi.n	8002612 <HAL_RCC_ClockConfig+0x21a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025dc:	69f3      	ldr	r3, [r6, #28]
 80025de:	f003 030c 	and.w	r3, r3, #12
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d1f5      	bne.n	80025d2 <HAL_RCC_ClockConfig+0x1da>
 80025e6:	e7e0      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b2>
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e8:	f7fe f950 	bl	800088c <HAL_GetTick>
 80025ec:	1bc0      	subs	r0, r0, r7
 80025ee:	4540      	cmp	r0, r8
 80025f0:	d80f      	bhi.n	8002612 <HAL_RCC_ClockConfig+0x21a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80025f2:	69f3      	ldr	r3, [r6, #28]
 80025f4:	f013 0f0c 	tst.w	r3, #12
 80025f8:	d1f6      	bne.n	80025e8 <HAL_RCC_ClockConfig+0x1f0>
 80025fa:	e7d6      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b2>
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025fc:	f7fe f946 	bl	800088c <HAL_GetTick>
 8002600:	1bc0      	subs	r0, r0, r7
 8002602:	4540      	cmp	r0, r8
 8002604:	d805      	bhi.n	8002612 <HAL_RCC_ClockConfig+0x21a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002606:	69f3      	ldr	r3, [r6, #28]
 8002608:	f003 030c 	and.w	r3, r3, #12
 800260c:	2b04      	cmp	r3, #4
 800260e:	d1f5      	bne.n	80025fc <HAL_RCC_ClockConfig+0x204>
 8002610:	e7cb      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b2>
            return HAL_TIMEOUT;
 8002612:	2003      	movs	r0, #3
}
 8002614:	b002      	add	sp, #8
 8002616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800261a:	2001      	movs	r0, #1
}
 800261c:	4770      	bx	lr
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800261e:	4b18      	ldr	r3, [pc, #96]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002620:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002624:	0752      	lsls	r2, r2, #29
 8002626:	d511      	bpl.n	800264c <HAL_RCC_ClockConfig+0x254>
      tickstart = HAL_GetTick();
 8002628:	f7fe f930 	bl	800088c <HAL_GetTick>
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800262c:	4b18      	ldr	r3, [pc, #96]	@ (8002690 <HAL_RCC_ClockConfig+0x298>)
      tickstart = HAL_GetTick();
 800262e:	4606      	mov	r6, r0
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	035b      	lsls	r3, r3, #13
 8002634:	d441      	bmi.n	80026ba <HAL_RCC_ClockConfig+0x2c2>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002636:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <HAL_RCC_ClockConfig+0x288>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	0199      	lsls	r1, r3, #6
 800263c:	f57f aef4 	bpl.w	8002428 <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002640:	6863      	ldr	r3, [r4, #4]
 8002642:	e743      	b.n	80024cc <HAL_RCC_ClockConfig+0xd4>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002644:	0556      	lsls	r6, r2, #21
 8002646:	f57f aeef 	bpl.w	8002428 <HAL_RCC_ClockConfig+0x30>
 800264a:	e73f      	b.n	80024cc <HAL_RCC_ClockConfig+0xd4>
        __HAL_RCC_PWR_CLK_ENABLE();
 800264c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002650:	f042 0204 	orr.w	r2, r2, #4
 8002654:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	9301      	str	r3, [sp, #4]
 8002662:	9b01      	ldr	r3, [sp, #4]
      tickstart = HAL_GetTick();
 8002664:	f7fe f912 	bl	800088c <HAL_GetTick>
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002668:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <HAL_RCC_ClockConfig+0x298>)
      tickstart = HAL_GetTick();
 800266a:	4606      	mov	r6, r0
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	035f      	lsls	r7, r3, #13
 8002670:	d51b      	bpl.n	80026aa <HAL_RCC_ClockConfig+0x2b2>
        pwrclkchanged = SET;
 8002672:	f04f 0801 	mov.w	r8, #1
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002676:	4f06      	ldr	r7, [pc, #24]	@ (8002690 <HAL_RCC_ClockConfig+0x298>)
 8002678:	e011      	b.n	800269e <HAL_RCC_ClockConfig+0x2a6>
 800267a:	bf00      	nop
 800267c:	40022000 	.word	0x40022000
 8002680:	46020c00 	.word	0x46020c00
 8002684:	080038c8 	.word	0x080038c8
 8002688:	20000008 	.word	0x20000008
 800268c:	20000000 	.word	0x20000000
 8002690:	46020800 	.word	0x46020800
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8002694:	f7fe f8fa 	bl	800088c <HAL_GetTick>
 8002698:	1b80      	subs	r0, r0, r6
 800269a:	2802      	cmp	r0, #2
 800269c:	d8b9      	bhi.n	8002612 <HAL_RCC_ClockConfig+0x21a>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	0458      	lsls	r0, r3, #17
 80026a2:	d5f7      	bpl.n	8002694 <HAL_RCC_ClockConfig+0x29c>
      if (pwrclkchanged == SET)
 80026a4:	f1b8 0f00 	cmp.w	r8, #0
 80026a8:	d0c5      	beq.n	8002636 <HAL_RCC_ClockConfig+0x23e>
        __HAL_RCC_PWR_CLK_DISABLE();
 80026aa:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <HAL_RCC_ClockConfig+0x2c8>)
 80026ac:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80026b0:	f023 0304 	bic.w	r3, r3, #4
 80026b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80026b8:	e7bd      	b.n	8002636 <HAL_RCC_ClockConfig+0x23e>
    FlagStatus  pwrclkchanged = RESET;
 80026ba:	f04f 0800 	mov.w	r8, #0
 80026be:	e7da      	b.n	8002676 <HAL_RCC_ClockConfig+0x27e>
 80026c0:	46020c00 	.word	0x46020c00

080026c4 <HAL_RCC_OscConfig>:
  if (pRCC_OscInitStruct == NULL)
 80026c4:	2800      	cmp	r0, #0
 80026c6:	f000 82a4 	beq.w	8002c12 <HAL_RCC_OscConfig+0x54e>
{
 80026ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ce:	4aae      	ldr	r2, [pc, #696]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026d0:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d2:	69d5      	ldr	r5, [r2, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026d4:	6a96      	ldr	r6, [r2, #40]	@ 0x28
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026d6:	06da      	lsls	r2, r3, #27
 80026d8:	4604      	mov	r4, r0
{
 80026da:	b084      	sub	sp, #16
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026dc:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026e0:	f006 0603 	and.w	r6, r6, #3
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026e4:	d531      	bpl.n	800274a <HAL_RCC_OscConfig+0x86>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80026e6:	2d00      	cmp	r5, #0
 80026e8:	f000 81b2 	beq.w	8002a50 <HAL_RCC_OscConfig+0x38c>
 80026ec:	2d0c      	cmp	r5, #12
 80026ee:	f000 81ac 	beq.w	8002a4a <HAL_RCC_OscConfig+0x386>
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026f2:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_MSI_ENABLE();
 80026f4:	4fa4      	ldr	r7, [pc, #656]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 822b 	beq.w	8002b52 <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_MSI_ENABLE();
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002704:	f7fe f8c2 	bl	800088c <HAL_GetTick>
 8002708:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800270a:	e006      	b.n	800271a <HAL_RCC_OscConfig+0x56>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800270c:	f7fe f8be 	bl	800088c <HAL_GetTick>
 8002710:	eba0 0008 	sub.w	r0, r0, r8
 8002714:	2802      	cmp	r0, #2
 8002716:	f200 820e 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	075a      	lsls	r2, r3, #29
 800271e:	d5f5      	bpl.n	800270c <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800272c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002730:	4313      	orrs	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002734:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 8002738:	6a21      	ldr	r1, [r4, #32]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f0c0 8367 	bcc.w	8002e0e <HAL_RCC_OscConfig+0x74a>
 8002740:	f023 031f 	bic.w	r3, r3, #31
 8002744:	430b      	orrs	r3, r1
 8002746:	60fb      	str	r3, [r7, #12]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002748:	6823      	ldr	r3, [r4, #0]
 800274a:	07df      	lsls	r7, r3, #31
 800274c:	d531      	bpl.n	80027b2 <HAL_RCC_OscConfig+0xee>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800274e:	2d08      	cmp	r5, #8
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002750:	6862      	ldr	r2, [r4, #4]
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002752:	f000 81bd 	beq.w	8002ad0 <HAL_RCC_OscConfig+0x40c>
 8002756:	2d0c      	cmp	r5, #12
 8002758:	f000 81b7 	beq.w	8002aca <HAL_RCC_OscConfig+0x406>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800275c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002760:	f000 825b 	beq.w	8002c1a <HAL_RCC_OscConfig+0x556>
 8002764:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8002768:	f000 833c 	beq.w	8002de4 <HAL_RCC_OscConfig+0x720>
 800276c:	f5b2 1fa8 	cmp.w	r2, #1376256	@ 0x150000
 8002770:	f000 82fb 	beq.w	8002d6a <HAL_RCC_OscConfig+0x6a6>
 8002774:	4f84      	ldr	r7, [pc, #528]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800277c:	603b      	str	r3, [r7, #0]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002784:	603b      	str	r3, [r7, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800278c:	603b      	str	r3, [r7, #0]
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800278e:	2a00      	cmp	r2, #0
 8002790:	f040 8248 	bne.w	8002c24 <HAL_RCC_OscConfig+0x560>
        tickstart = HAL_GetTick();
 8002794:	f7fe f87a 	bl	800088c <HAL_GetTick>
 8002798:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800279a:	e006      	b.n	80027aa <HAL_RCC_OscConfig+0xe6>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800279c:	f7fe f876 	bl	800088c <HAL_GetTick>
 80027a0:	eba0 0008 	sub.w	r0, r0, r8
 80027a4:	2864      	cmp	r0, #100	@ 0x64
 80027a6:	f200 81c6 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	0399      	lsls	r1, r3, #14
 80027ae:	d4f5      	bmi.n	800279c <HAL_RCC_OscConfig+0xd8>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	079a      	lsls	r2, r3, #30
 80027b4:	d50f      	bpl.n	80027d6 <HAL_RCC_OscConfig+0x112>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80027b6:	2d04      	cmp	r5, #4
 80027b8:	f040 81c4 	bne.w	8002b44 <HAL_RCC_OscConfig+0x480>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80027bc:	68e3      	ldr	r3, [r4, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 817f 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80027c4:	4a70      	ldr	r2, [pc, #448]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 80027c6:	6921      	ldr	r1, [r4, #16]
 80027c8:	6913      	ldr	r3, [r2, #16]
 80027ca:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80027ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80027d2:	6113      	str	r3, [r2, #16]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	0718      	lsls	r0, r3, #28
 80027d8:	d54d      	bpl.n	8002876 <HAL_RCC_OscConfig+0x1b2>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027da:	4b6b      	ldr	r3, [pc, #428]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 80027dc:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80027e0:	0751      	lsls	r1, r2, #29
 80027e2:	f100 81b4 	bmi.w	8002b4e <HAL_RCC_OscConfig+0x48a>
      pwrclkchanged = SET;
 80027e6:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80027ec:	f042 0204 	orr.w	r2, r2, #4
 80027f0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80027f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	9301      	str	r3, [sp, #4]
 80027fe:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002800:	4e62      	ldr	r6, [pc, #392]	@ (800298c <HAL_RCC_OscConfig+0x2c8>)
 8002802:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8002804:	07da      	lsls	r2, r3, #31
 8002806:	f140 8186 	bpl.w	8002b16 <HAL_RCC_OscConfig+0x452>
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800280a:	6963      	ldr	r3, [r4, #20]
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 825d 	beq.w	8002ccc <HAL_RCC_OscConfig+0x608>
      uint32_t bdcr_temp = RCC->BDCR;
 8002812:	4e5d      	ldr	r6, [pc, #372]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8002814:	69a2      	ldr	r2, [r4, #24]
      uint32_t bdcr_temp = RCC->BDCR;
 8002816:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800281a:	f003 5180 	and.w	r1, r3, #268435456	@ 0x10000000
 800281e:	428a      	cmp	r2, r1
 8002820:	d010      	beq.n	8002844 <HAL_RCC_OscConfig+0x180>
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002822:	f003 6140 	and.w	r1, r3, #201326592	@ 0xc000000
 8002826:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
 800282a:	f000 814a 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 800282e:	0158      	lsls	r0, r3, #5
 8002830:	f100 82b1 	bmi.w	8002d96 <HAL_RCC_OscConfig+0x6d2>
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002834:	4954      	ldr	r1, [pc, #336]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 8002836:	f8d1 30f0 	ldr.w	r3, [r1, #240]	@ 0xf0
 800283a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800283e:	4313      	orrs	r3, r2
 8002840:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      __HAL_RCC_LSI_ENABLE();
 8002844:	4e50      	ldr	r6, [pc, #320]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 8002846:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 800284a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800284e:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8002852:	f7fe f81b 	bl	800088c <HAL_GetTick>
 8002856:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002858:	e005      	b.n	8002866 <HAL_RCC_OscConfig+0x1a2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800285a:	f7fe f817 	bl	800088c <HAL_GetTick>
 800285e:	1bc0      	subs	r0, r0, r7
 8002860:	2805      	cmp	r0, #5
 8002862:	f200 8168 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002866:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 800286a:	011a      	lsls	r2, r3, #4
 800286c:	d5f5      	bpl.n	800285a <HAL_RCC_OscConfig+0x196>
    if (pwrclkchanged == SET)
 800286e:	2d00      	cmp	r5, #0
 8002870:	f040 8289 	bne.w	8002d86 <HAL_RCC_OscConfig+0x6c2>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002874:	6823      	ldr	r3, [r4, #0]
 8002876:	075d      	lsls	r5, r3, #29
 8002878:	d55e      	bpl.n	8002938 <HAL_RCC_OscConfig+0x274>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800287a:	4b43      	ldr	r3, [pc, #268]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 800287c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002880:	0750      	lsls	r0, r2, #29
 8002882:	f100 81c8 	bmi.w	8002c16 <HAL_RCC_OscConfig+0x552>
      pwrclkchanged = SET;
 8002886:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002888:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800288c:	f042 0204 	orr.w	r2, r2, #4
 8002890:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002894:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	9302      	str	r3, [sp, #8]
 800289e:	9b02      	ldr	r3, [sp, #8]
    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80028a0:	4e3a      	ldr	r6, [pc, #232]	@ (800298c <HAL_RCC_OscConfig+0x2c8>)
 80028a2:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 80028a4:	07d9      	lsls	r1, r3, #31
 80028a6:	f140 828c 	bpl.w	8002dc2 <HAL_RCC_OscConfig+0x6fe>
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80028aa:	68a3      	ldr	r3, [r4, #8]
 80028ac:	07da      	lsls	r2, r3, #31
 80028ae:	f140 81d3 	bpl.w	8002c58 <HAL_RCC_OscConfig+0x594>
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80028b2:	075e      	lsls	r6, r3, #29
 80028b4:	f140 8251 	bpl.w	8002d5a <HAL_RCC_OscConfig+0x696>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80028b8:	4b33      	ldr	r3, [pc, #204]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 80028ba:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80028be:	f042 0204 	orr.w	r2, r2, #4
 80028c2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80028c6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 80028d2:	f7fd ffdb 	bl	800088c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028d6:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80028da:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028dc:	4f2a      	ldr	r7, [pc, #168]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 80028de:	e005      	b.n	80028ec <HAL_RCC_OscConfig+0x228>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e0:	f7fd ffd4 	bl	800088c <HAL_GetTick>
 80028e4:	1b80      	subs	r0, r0, r6
 80028e6:	4540      	cmp	r0, r8
 80028e8:	f200 8125 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80028f0:	0798      	lsls	r0, r3, #30
 80028f2:	d5f5      	bpl.n	80028e0 <HAL_RCC_OscConfig+0x21c>
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80028f4:	68a3      	ldr	r3, [r4, #8]
 80028f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80028fa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80028fe:	f000 82c7 	beq.w	8002e90 <HAL_RCC_OscConfig+0x7cc>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002906:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290a:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800290e:	4f1e      	ldr	r7, [pc, #120]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 8002910:	e005      	b.n	800291e <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002912:	f7fd ffbb 	bl	800088c <HAL_GetTick>
 8002916:	1b80      	subs	r0, r0, r6
 8002918:	4540      	cmp	r0, r8
 800291a:	f200 810c 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800291e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002922:	0519      	lsls	r1, r3, #20
 8002924:	d5f5      	bpl.n	8002912 <HAL_RCC_OscConfig+0x24e>
    if (pwrclkchanged == SET)
 8002926:	b135      	cbz	r5, 8002936 <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002928:	4a17      	ldr	r2, [pc, #92]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
 800292a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800292e:	f023 0304 	bic.w	r3, r3, #4
 8002932:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	069a      	lsls	r2, r3, #26
 800293a:	d516      	bpl.n	800296a <HAL_RCC_OscConfig+0x2a6>
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800293c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
      __HAL_RCC_HSI48_ENABLE();
 800293e:	4d12      	ldr	r5, [pc, #72]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 81dc 	beq.w	8002cfe <HAL_RCC_OscConfig+0x63a>
      __HAL_RCC_HSI48_ENABLE();
 8002946:	682b      	ldr	r3, [r5, #0]
 8002948:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800294c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800294e:	f7fd ff9d 	bl	800088c <HAL_GetTick>
 8002952:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002954:	e005      	b.n	8002962 <HAL_RCC_OscConfig+0x29e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002956:	f7fd ff99 	bl	800088c <HAL_GetTick>
 800295a:	1b80      	subs	r0, r0, r6
 800295c:	2802      	cmp	r0, #2
 800295e:	f200 80ea 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002962:	682b      	ldr	r3, [r5, #0]
 8002964:	049b      	lsls	r3, r3, #18
 8002966:	d5f6      	bpl.n	8002956 <HAL_RCC_OscConfig+0x292>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002968:	6823      	ldr	r3, [r4, #0]
 800296a:	061d      	lsls	r5, r3, #24
 800296c:	d51a      	bpl.n	80029a4 <HAL_RCC_OscConfig+0x2e0>
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800296e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
      __HAL_RCC_SHSI_ENABLE();
 8002970:	4d05      	ldr	r5, [pc, #20]	@ (8002988 <HAL_RCC_OscConfig+0x2c4>)
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 81df 	beq.w	8002d36 <HAL_RCC_OscConfig+0x672>
      __HAL_RCC_SHSI_ENABLE();
 8002978:	682b      	ldr	r3, [r5, #0]
 800297a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800297e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002980:	f7fd ff84 	bl	800088c <HAL_GetTick>
 8002984:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002986:	e009      	b.n	800299c <HAL_RCC_OscConfig+0x2d8>
 8002988:	46020c00 	.word	0x46020c00
 800298c:	46020800 	.word	0x46020800
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002990:	f7fd ff7c 	bl	800088c <HAL_GetTick>
 8002994:	1b80      	subs	r0, r0, r6
 8002996:	2802      	cmp	r0, #2
 8002998:	f200 80cd 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800299c:	682b      	ldr	r3, [r5, #0]
 800299e:	0418      	lsls	r0, r3, #16
 80029a0:	d5f6      	bpl.n	8002990 <HAL_RCC_OscConfig+0x2cc>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80029a2:	6823      	ldr	r3, [r4, #0]
 80029a4:	065a      	lsls	r2, r3, #25
 80029a6:	d52b      	bpl.n	8002a00 <HAL_RCC_OscConfig+0x33c>
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80029a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 8257 	beq.w	8002e5e <HAL_RCC_OscConfig+0x79a>
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80029b0:	4ba5      	ldr	r3, [pc, #660]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80029b8:	609a      	str	r2, [r3, #8]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80029be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029c2:	430a      	orrs	r2, r1
 80029c4:	609a      	str	r2, [r3, #8]
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80029c6:	e9d4 1208 	ldrd	r1, r2, [r4, #32]
 80029ca:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 80029ce:	f0c0 8235 	bcc.w	8002e3c <HAL_RCC_OscConfig+0x778>
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	f022 021f 	bic.w	r2, r2, #31
 80029d8:	430a      	orrs	r2, r1
 80029da:	60da      	str	r2, [r3, #12]
      __HAL_RCC_MSIK_ENABLE();
 80029dc:	4d9a      	ldr	r5, [pc, #616]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
 80029de:	682b      	ldr	r3, [r5, #0]
 80029e0:	f043 0310 	orr.w	r3, r3, #16
 80029e4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80029e6:	f7fd ff51 	bl	800088c <HAL_GetTick>
 80029ea:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80029ec:	e005      	b.n	80029fa <HAL_RCC_OscConfig+0x336>
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80029ee:	f7fd ff4d 	bl	800088c <HAL_GetTick>
 80029f2:	1b80      	subs	r0, r0, r6
 80029f4:	2802      	cmp	r0, #2
 80029f6:	f200 809e 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80029fa:	682b      	ldr	r3, [r5, #0]
 80029fc:	069b      	lsls	r3, r3, #26
 80029fe:	d5f6      	bpl.n	80029ee <HAL_RCC_OscConfig+0x32a>
  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a00:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a02:	b303      	cbz	r3, 8002a46 <HAL_RCC_OscConfig+0x382>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a04:	4d90      	ldr	r5, [pc, #576]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
 8002a06:	69ea      	ldr	r2, [r5, #28]
 8002a08:	f002 020c 	and.w	r2, r2, #12
 8002a0c:	2a0c      	cmp	r2, #12
 8002a0e:	f000 8255 	beq.w	8002ebc <HAL_RCC_OscConfig+0x7f8>
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a12:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a1a:	602b      	str	r3, [r5, #0]
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a1c:	f000 82a6 	beq.w	8002f6c <HAL_RCC_OscConfig+0x8a8>
        tickstart = HAL_GetTick();
 8002a20:	f7fd ff34 	bl	800088c <HAL_GetTick>
 8002a24:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a26:	e005      	b.n	8002a34 <HAL_RCC_OscConfig+0x370>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a28:	f7fd ff30 	bl	800088c <HAL_GetTick>
 8002a2c:	1b00      	subs	r0, r0, r4
 8002a2e:	2802      	cmp	r0, #2
 8002a30:	f200 8081 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a34:	682b      	ldr	r3, [r5, #0]
 8002a36:	0199      	lsls	r1, r3, #6
 8002a38:	d4f6      	bmi.n	8002a28 <HAL_RCC_OscConfig+0x364>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002a3a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002a3c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002a40:	f023 0303 	bic.w	r3, r3, #3
 8002a44:	62ab      	str	r3, [r5, #40]	@ 0x28
  return HAL_OK;
 8002a46:	2000      	movs	r0, #0
 8002a48:	e03c      	b.n	8002ac4 <HAL_RCC_OscConfig+0x400>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a4a:	2e01      	cmp	r6, #1
 8002a4c:	f47f ae51 	bne.w	80026f2 <HAL_RCC_OscConfig+0x2e>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002a50:	69e3      	ldr	r3, [r4, #28]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d035      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x3fe>
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a56:	4b7c      	ldr	r3, [pc, #496]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
 8002a58:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	0217      	lsls	r7, r2, #8
 8002a5e:	bf56      	itet	pl
 8002a60:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	@ 0xf4
 8002a64:	689b      	ldrmi	r3, [r3, #8]
 8002a66:	041b      	lslpl	r3, r3, #16
 8002a68:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002a6c:	4298      	cmp	r0, r3
 8002a6e:	f240 8083 	bls.w	8002b78 <HAL_RCC_OscConfig+0x4b4>
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a72:	2d00      	cmp	r5, #0
 8002a74:	f000 81c4 	beq.w	8002e00 <HAL_RCC_OscConfig+0x73c>
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002a78:	4b73      	ldr	r3, [pc, #460]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002a7a:	f1b0 4f40 	cmp.w	r0, #3221225472	@ 0xc0000000
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a84:	609a      	str	r2, [r3, #8]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002a8c:	ea42 0200 	orr.w	r2, r2, r0
 8002a90:	609a      	str	r2, [r3, #8]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002a92:	6a21      	ldr	r1, [r4, #32]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	f080 8149 	bcs.w	8002d2c <HAL_RCC_OscConfig+0x668>
 8002a9a:	2800      	cmp	r0, #0
 8002a9c:	f2c0 81f2 	blt.w	8002e84 <HAL_RCC_OscConfig+0x7c0>
 8002aa0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002aa4:	bf2b      	itete	cs
 8002aa6:	f422 42f8 	biccs.w	r2, r2, #31744	@ 0x7c00
 8002aaa:	f422 2278 	biccc.w	r2, r2, #1015808	@ 0xf8000
 8002aae:	ea42 2281 	orrcs.w	r2, r2, r1, lsl #10
 8002ab2:	ea42 32c1 	orrcc.w	r2, r2, r1, lsl #15
 8002ab6:	60da      	str	r2, [r3, #12]
 8002ab8:	e081      	b.n	8002bbe <HAL_RCC_OscConfig+0x4fa>
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002aba:	f7ff fbb1 	bl	8002220 <RCC_SetFlashLatencyFromMSIRange>
 8002abe:	2800      	cmp	r0, #0
 8002ac0:	d07d      	beq.n	8002bbe <HAL_RCC_OscConfig+0x4fa>
    return HAL_ERROR;
 8002ac2:	2001      	movs	r0, #1
}
 8002ac4:	b004      	add	sp, #16
 8002ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002aca:	2e03      	cmp	r6, #3
 8002acc:	f47f ae46 	bne.w	800275c <HAL_RCC_OscConfig+0x98>
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002ad0:	2a00      	cmp	r2, #0
 8002ad2:	d0f6      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x3fe>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ad4:	079d      	lsls	r5, r3, #30
 8002ad6:	f57f ae7e 	bpl.w	80027d6 <HAL_RCC_OscConfig+0x112>
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ada:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8002adc:	4d5a      	ldr	r5, [pc, #360]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 8085 	beq.w	8002bee <HAL_RCC_OscConfig+0x52a>
        __HAL_RCC_HSI_ENABLE();
 8002ae4:	682b      	ldr	r3, [r5, #0]
 8002ae6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002aec:	f7fd fece 	bl	800088c <HAL_GetTick>
 8002af0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002af2:	e004      	b.n	8002afe <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af4:	f7fd feca 	bl	800088c <HAL_GetTick>
 8002af8:	1b80      	subs	r0, r0, r6
 8002afa:	2802      	cmp	r0, #2
 8002afc:	d81b      	bhi.n	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002afe:	682b      	ldr	r3, [r5, #0]
 8002b00:	055b      	lsls	r3, r3, #21
 8002b02:	d5f7      	bpl.n	8002af4 <HAL_RCC_OscConfig+0x430>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002b04:	692b      	ldr	r3, [r5, #16]
 8002b06:	6922      	ldr	r2, [r4, #16]
 8002b08:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002b0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002b10:	612b      	str	r3, [r5, #16]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	e65f      	b.n	80027d6 <HAL_RCC_OscConfig+0x112>
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002b16:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	62b3      	str	r3, [r6, #40]	@ 0x28
      tickstart = HAL_GetTick();
 8002b1e:	f7fd feb5 	bl	800088c <HAL_GetTick>
 8002b22:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002b24:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8002b26:	07db      	lsls	r3, r3, #31
 8002b28:	f53f ae6f 	bmi.w	800280a <HAL_RCC_OscConfig+0x146>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b2c:	f7fd feae 	bl	800088c <HAL_GetTick>
 8002b30:	1bc0      	subs	r0, r0, r7
 8002b32:	2802      	cmp	r0, #2
 8002b34:	d9f6      	bls.n	8002b24 <HAL_RCC_OscConfig+0x460>
            return HAL_TIMEOUT;
 8002b36:	2003      	movs	r0, #3
}
 8002b38:	b004      	add	sp, #16
 8002b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b3e:	079a      	lsls	r2, r3, #30
 8002b40:	f57f ae49 	bpl.w	80027d6 <HAL_RCC_OscConfig+0x112>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002b44:	2d0c      	cmp	r5, #12
 8002b46:	d1c8      	bne.n	8002ada <HAL_RCC_OscConfig+0x416>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b48:	2e02      	cmp	r6, #2
 8002b4a:	d1c6      	bne.n	8002ada <HAL_RCC_OscConfig+0x416>
 8002b4c:	e636      	b.n	80027bc <HAL_RCC_OscConfig+0xf8>
    FlagStatus  pwrclkchanged = RESET;
 8002b4e:	2500      	movs	r5, #0
 8002b50:	e656      	b.n	8002800 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_DISABLE();
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	f023 0301 	bic.w	r3, r3, #1
 8002b58:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002b5a:	f7fd fe97 	bl	800088c <HAL_GetTick>
 8002b5e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002b60:	e005      	b.n	8002b6e <HAL_RCC_OscConfig+0x4aa>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b62:	f7fd fe93 	bl	800088c <HAL_GetTick>
 8002b66:	eba0 0008 	sub.w	r0, r0, r8
 8002b6a:	2802      	cmp	r0, #2
 8002b6c:	d8e3      	bhi.n	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	075b      	lsls	r3, r3, #29
 8002b72:	d4f6      	bmi.n	8002b62 <HAL_RCC_OscConfig+0x49e>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b74:	6823      	ldr	r3, [r4, #0]
 8002b76:	e5e8      	b.n	800274a <HAL_RCC_OscConfig+0x86>
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002b78:	4b33      	ldr	r3, [pc, #204]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002b7a:	f1b0 4f40 	cmp.w	r0, #3221225472	@ 0xc0000000
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002b84:	609a      	str	r2, [r3, #8]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002b8c:	ea42 0200 	orr.w	r2, r2, r0
 8002b90:	609a      	str	r2, [r3, #8]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002b92:	6a21      	ldr	r1, [r4, #32]
 8002b94:	68da      	ldr	r2, [r3, #12]
 8002b96:	f080 80c4 	bcs.w	8002d22 <HAL_RCC_OscConfig+0x65e>
 8002b9a:	2800      	cmp	r0, #0
 8002b9c:	f2c0 8148 	blt.w	8002e30 <HAL_RCC_OscConfig+0x76c>
 8002ba0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002ba4:	bf2b      	itete	cs
 8002ba6:	f422 42f8 	biccs.w	r2, r2, #31744	@ 0x7c00
 8002baa:	f422 2278 	biccc.w	r2, r2, #1015808	@ 0xf8000
 8002bae:	ea42 2281 	orrcs.w	r2, r2, r1, lsl #10
 8002bb2:	ea42 32c1 	orrcc.w	r2, r2, r1, lsl #15
 8002bb6:	60da      	str	r2, [r3, #12]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002bb8:	2d00      	cmp	r5, #0
 8002bba:	f43f af7e 	beq.w	8002aba <HAL_RCC_OscConfig+0x3f6>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002bbe:	f7ff fb8d 	bl	80022dc <HAL_RCC_GetSysClockFreq>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	4a20      	ldr	r2, [pc, #128]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
 8002bc6:	4921      	ldr	r1, [pc, #132]	@ (8002c4c <HAL_RCC_OscConfig+0x588>)
 8002bc8:	6a12      	ldr	r2, [r2, #32]
 8002bca:	f002 020f 	and.w	r2, r2, #15
 8002bce:	5c89      	ldrb	r1, [r1, r2]
        status = HAL_InitTick(uwTickPrio);
 8002bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8002c50 <HAL_RCC_OscConfig+0x58c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002bd2:	40cb      	lsrs	r3, r1
        status = HAL_InitTick(uwTickPrio);
 8002bd4:	6810      	ldr	r0, [r2, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c54 <HAL_RCC_OscConfig+0x590>)
 8002bd8:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8002bda:	f7fd fdcf 	bl	800077c <HAL_InitTick>
        if (status != HAL_OK)
 8002bde:	2800      	cmp	r0, #0
 8002be0:	f47f af70 	bne.w	8002ac4 <HAL_RCC_OscConfig+0x400>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002be4:	6823      	ldr	r3, [r4, #0]
 8002be6:	07d9      	lsls	r1, r3, #31
 8002be8:	d5a9      	bpl.n	8002b3e <HAL_RCC_OscConfig+0x47a>
 8002bea:	6862      	ldr	r2, [r4, #4]
 8002bec:	e5b3      	b.n	8002756 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_DISABLE();
 8002bee:	682b      	ldr	r3, [r5, #0]
 8002bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bf4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002bf6:	f7fd fe49 	bl	800088c <HAL_GetTick>
 8002bfa:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bfc:	e004      	b.n	8002c08 <HAL_RCC_OscConfig+0x544>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bfe:	f7fd fe45 	bl	800088c <HAL_GetTick>
 8002c02:	1b80      	subs	r0, r0, r6
 8002c04:	2802      	cmp	r0, #2
 8002c06:	d896      	bhi.n	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	055f      	lsls	r7, r3, #21
 8002c0c:	d4f7      	bmi.n	8002bfe <HAL_RCC_OscConfig+0x53a>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c0e:	6823      	ldr	r3, [r4, #0]
 8002c10:	e5e1      	b.n	80027d6 <HAL_RCC_OscConfig+0x112>
    return HAL_ERROR;
 8002c12:	2001      	movs	r0, #1
}
 8002c14:	4770      	bx	lr
    FlagStatus pwrclkchanged = RESET;
 8002c16:	2500      	movs	r5, #0
 8002c18:	e642      	b.n	80028a0 <HAL_RCC_OscConfig+0x1dc>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8002c1a:	4a0b      	ldr	r2, [pc, #44]	@ (8002c48 <HAL_RCC_OscConfig+0x584>)
 8002c1c:	6813      	ldr	r3, [r2, #0]
 8002c1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c22:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c24:	f7fd fe32 	bl	800088c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c28:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 8002c48 <HAL_RCC_OscConfig+0x584>
        tickstart = HAL_GetTick();
 8002c2c:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c2e:	e005      	b.n	8002c3c <HAL_RCC_OscConfig+0x578>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c30:	f7fd fe2c 	bl	800088c <HAL_GetTick>
 8002c34:	1bc0      	subs	r0, r0, r7
 8002c36:	2864      	cmp	r0, #100	@ 0x64
 8002c38:	f63f af7d 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8002c40:	0398      	lsls	r0, r3, #14
 8002c42:	d5f5      	bpl.n	8002c30 <HAL_RCC_OscConfig+0x56c>
 8002c44:	e5b4      	b.n	80027b0 <HAL_RCC_OscConfig+0xec>
 8002c46:	bf00      	nop
 8002c48:	46020c00 	.word	0x46020c00
 8002c4c:	080038c8 	.word	0x080038c8
 8002c50:	20000008 	.word	0x20000008
 8002c54:	20000000 	.word	0x20000000
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c58:	4e97      	ldr	r6, [pc, #604]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002c5a:	f8d6 20f0 	ldr.w	r2, [r6, #240]	@ 0xf0
 8002c5e:	f022 0201 	bic.w	r2, r2, #1
 8002c62:	f8c6 20f0 	str.w	r2, [r6, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002c66:	f8d6 20f0 	ldr.w	r2, [r6, #240]	@ 0xf0
 8002c6a:	f022 0204 	bic.w	r2, r2, #4
 8002c6e:	f8c6 20f0 	str.w	r2, [r6, #240]	@ 0xf0
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f47f ae2d 	bne.w	80028d2 <HAL_RCC_OscConfig+0x20e>
      tickstart = HAL_GetTick();
 8002c78:	f7fd fe08 	bl	800088c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c7c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8002c80:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c82:	e005      	b.n	8002c90 <HAL_RCC_OscConfig+0x5cc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c84:	f7fd fe02 	bl	800088c <HAL_GetTick>
 8002c88:	1bc0      	subs	r0, r0, r7
 8002c8a:	4540      	cmp	r0, r8
 8002c8c:	f63f af53 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c90:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002c94:	079b      	lsls	r3, r3, #30
 8002c96:	d4f5      	bmi.n	8002c84 <HAL_RCC_OscConfig+0x5c0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002c98:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002c9c:	0618      	lsls	r0, r3, #24
 8002c9e:	f57f ae42 	bpl.w	8002926 <HAL_RCC_OscConfig+0x262>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002ca2:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ca6:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002caa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cae:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002cb2:	4e81      	ldr	r6, [pc, #516]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002cb4:	e005      	b.n	8002cc2 <HAL_RCC_OscConfig+0x5fe>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb6:	f7fd fde9 	bl	800088c <HAL_GetTick>
 8002cba:	1bc0      	subs	r0, r0, r7
 8002cbc:	4540      	cmp	r0, r8
 8002cbe:	f63f af3a 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002cc2:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002cc6:	0519      	lsls	r1, r3, #20
 8002cc8:	d4f5      	bmi.n	8002cb6 <HAL_RCC_OscConfig+0x5f2>
 8002cca:	e62c      	b.n	8002926 <HAL_RCC_OscConfig+0x262>
      __HAL_RCC_LSI_DISABLE();
 8002ccc:	4e7a      	ldr	r6, [pc, #488]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002cce:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002cd2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002cd6:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8002cda:	f7fd fdd7 	bl	800088c <HAL_GetTick>
 8002cde:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002ce0:	e005      	b.n	8002cee <HAL_RCC_OscConfig+0x62a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce2:	f7fd fdd3 	bl	800088c <HAL_GetTick>
 8002ce6:	1bc0      	subs	r0, r0, r7
 8002ce8:	2805      	cmp	r0, #5
 8002cea:	f63f af24 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002cee:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002cf2:	011b      	lsls	r3, r3, #4
 8002cf4:	d4f5      	bmi.n	8002ce2 <HAL_RCC_OscConfig+0x61e>
    if (pwrclkchanged == SET)
 8002cf6:	2d00      	cmp	r5, #0
 8002cf8:	f43f adbc 	beq.w	8002874 <HAL_RCC_OscConfig+0x1b0>
 8002cfc:	e043      	b.n	8002d86 <HAL_RCC_OscConfig+0x6c2>
      __HAL_RCC_HSI48_DISABLE();
 8002cfe:	682b      	ldr	r3, [r5, #0]
 8002d00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d04:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002d06:	f7fd fdc1 	bl	800088c <HAL_GetTick>
 8002d0a:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002d0c:	e005      	b.n	8002d1a <HAL_RCC_OscConfig+0x656>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d0e:	f7fd fdbd 	bl	800088c <HAL_GetTick>
 8002d12:	1b80      	subs	r0, r0, r6
 8002d14:	2802      	cmp	r0, #2
 8002d16:	f63f af0e 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002d1a:	682b      	ldr	r3, [r5, #0]
 8002d1c:	049f      	lsls	r7, r3, #18
 8002d1e:	d4f6      	bmi.n	8002d0e <HAL_RCC_OscConfig+0x64a>
 8002d20:	e622      	b.n	8002968 <HAL_RCC_OscConfig+0x2a4>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002d22:	f022 021f 	bic.w	r2, r2, #31
 8002d26:	430a      	orrs	r2, r1
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	e745      	b.n	8002bb8 <HAL_RCC_OscConfig+0x4f4>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002d2c:	f022 021f 	bic.w	r2, r2, #31
 8002d30:	430a      	orrs	r2, r1
 8002d32:	60da      	str	r2, [r3, #12]
 8002d34:	e743      	b.n	8002bbe <HAL_RCC_OscConfig+0x4fa>
      __HAL_RCC_SHSI_DISABLE();
 8002d36:	682b      	ldr	r3, [r5, #0]
 8002d38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d3c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002d3e:	f7fd fda5 	bl	800088c <HAL_GetTick>
 8002d42:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002d44:	e005      	b.n	8002d52 <HAL_RCC_OscConfig+0x68e>
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002d46:	f7fd fda1 	bl	800088c <HAL_GetTick>
 8002d4a:	1b80      	subs	r0, r0, r6
 8002d4c:	2802      	cmp	r0, #2
 8002d4e:	f63f aef2 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002d52:	682b      	ldr	r3, [r5, #0]
 8002d54:	0419      	lsls	r1, r3, #16
 8002d56:	d4f6      	bmi.n	8002d46 <HAL_RCC_OscConfig+0x682>
 8002d58:	e623      	b.n	80029a2 <HAL_RCC_OscConfig+0x2de>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d5a:	4a57      	ldr	r2, [pc, #348]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002d5c:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d68:	e5b3      	b.n	80028d2 <HAL_RCC_OscConfig+0x20e>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8002d6a:	4b53      	ldr	r3, [pc, #332]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002d82:	601a      	str	r2, [r3, #0]
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d84:	e74e      	b.n	8002c24 <HAL_RCC_OscConfig+0x560>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d86:	4a4c      	ldr	r2, [pc, #304]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002d88:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002d8c:	f023 0304 	bic.w	r3, r3, #4
 8002d90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002d94:	e56e      	b.n	8002874 <HAL_RCC_OscConfig+0x1b0>
          __HAL_RCC_LSI_DISABLE();
 8002d96:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002d9a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002d9e:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
          tickstart = HAL_GetTick();
 8002da2:	f7fd fd73 	bl	800088c <HAL_GetTick>
 8002da6:	4607      	mov	r7, r0
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002da8:	e005      	b.n	8002db6 <HAL_RCC_OscConfig+0x6f2>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002daa:	f7fd fd6f 	bl	800088c <HAL_GetTick>
 8002dae:	1bc0      	subs	r0, r0, r7
 8002db0:	2805      	cmp	r0, #5
 8002db2:	f63f aec0 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002db6:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8002dba:	0119      	lsls	r1, r3, #4
 8002dbc:	d4f5      	bmi.n	8002daa <HAL_RCC_OscConfig+0x6e6>
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002dbe:	69a2      	ldr	r2, [r4, #24]
 8002dc0:	e538      	b.n	8002834 <HAL_RCC_OscConfig+0x170>
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002dc2:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8002dc4:	f043 0301 	orr.w	r3, r3, #1
 8002dc8:	62b3      	str	r3, [r6, #40]	@ 0x28
      tickstart = HAL_GetTick();
 8002dca:	f7fd fd5f 	bl	800088c <HAL_GetTick>
 8002dce:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002dd0:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8002dd2:	07db      	lsls	r3, r3, #31
 8002dd4:	f53f ad69 	bmi.w	80028aa <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd8:	f7fd fd58 	bl	800088c <HAL_GetTick>
 8002ddc:	1bc0      	subs	r0, r0, r7
 8002dde:	2802      	cmp	r0, #2
 8002de0:	d9f6      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x70c>
 8002de2:	e6a8      	b.n	8002b36 <HAL_RCC_OscConfig+0x472>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8002de4:	4b34      	ldr	r3, [pc, #208]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002dfc:	601a      	str	r2, [r3, #0]
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dfe:	e711      	b.n	8002c24 <HAL_RCC_OscConfig+0x560>
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e00:	f7ff fa0e 	bl	8002220 <RCC_SetFlashLatencyFromMSIRange>
 8002e04:	2800      	cmp	r0, #0
 8002e06:	f47f ae5c 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002e0a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002e0c:	e634      	b.n	8002a78 <HAL_RCC_OscConfig+0x3b4>
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002e0e:	2a00      	cmp	r2, #0
 8002e10:	f2c0 80a4 	blt.w	8002f5c <HAL_RCC_OscConfig+0x898>
 8002e14:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002e18:	bf2b      	itete	cs
 8002e1a:	f423 43f8 	biccs.w	r3, r3, #31744	@ 0x7c00
 8002e1e:	f423 2378 	biccc.w	r3, r3, #1015808	@ 0xf8000
 8002e22:	ea43 2381 	orrcs.w	r3, r3, r1, lsl #10
 8002e26:	ea43 33c1 	orrcc.w	r3, r3, r1, lsl #15
 8002e2a:	60fb      	str	r3, [r7, #12]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	e48c      	b.n	800274a <HAL_RCC_OscConfig+0x86>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002e30:	f422 7278 	bic.w	r2, r2, #992	@ 0x3e0
 8002e34:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
 8002e38:	60da      	str	r2, [r3, #12]
 8002e3a:	e6bd      	b.n	8002bb8 <HAL_RCC_OscConfig+0x4f4>
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002e3c:	2a00      	cmp	r2, #0
 8002e3e:	f2c0 811e 	blt.w	800307e <HAL_RCC_OscConfig+0x9ba>
 8002e42:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002e46:	68da      	ldr	r2, [r3, #12]
 8002e48:	bf2b      	itete	cs
 8002e4a:	f422 42f8 	biccs.w	r2, r2, #31744	@ 0x7c00
 8002e4e:	f422 2278 	biccc.w	r2, r2, #1015808	@ 0xf8000
 8002e52:	ea42 2281 	orrcs.w	r2, r2, r1, lsl #10
 8002e56:	ea42 32c1 	orrcc.w	r2, r2, r1, lsl #15
 8002e5a:	60da      	str	r2, [r3, #12]
 8002e5c:	e5be      	b.n	80029dc <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_MSIK_DISABLE();
 8002e5e:	4d16      	ldr	r5, [pc, #88]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002e60:	682b      	ldr	r3, [r5, #0]
 8002e62:	f023 0310 	bic.w	r3, r3, #16
 8002e66:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002e68:	f7fd fd10 	bl	800088c <HAL_GetTick>
 8002e6c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002e6e:	e005      	b.n	8002e7c <HAL_RCC_OscConfig+0x7b8>
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002e70:	f7fd fd0c 	bl	800088c <HAL_GetTick>
 8002e74:	1b80      	subs	r0, r0, r6
 8002e76:	2802      	cmp	r0, #2
 8002e78:	f63f ae5d 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002e7c:	682b      	ldr	r3, [r5, #0]
 8002e7e:	069f      	lsls	r7, r3, #26
 8002e80:	d4f6      	bmi.n	8002e70 <HAL_RCC_OscConfig+0x7ac>
 8002e82:	e5bd      	b.n	8002a00 <HAL_RCC_OscConfig+0x33c>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002e84:	f422 7278 	bic.w	r2, r2, #992	@ 0x3e0
 8002e88:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	e696      	b.n	8002bbe <HAL_RCC_OscConfig+0x4fa>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002e90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e94:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e98:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e9c:	4f06      	ldr	r7, [pc, #24]	@ (8002eb8 <HAL_RCC_OscConfig+0x7f4>)
 8002e9e:	e005      	b.n	8002eac <HAL_RCC_OscConfig+0x7e8>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea0:	f7fd fcf4 	bl	800088c <HAL_GetTick>
 8002ea4:	1b80      	subs	r0, r0, r6
 8002ea6:	4540      	cmp	r0, r8
 8002ea8:	f63f ae45 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002eac:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002eb0:	051a      	lsls	r2, r3, #20
 8002eb2:	d4f5      	bmi.n	8002ea0 <HAL_RCC_OscConfig+0x7dc>
 8002eb4:	e537      	b.n	8002926 <HAL_RCC_OscConfig+0x262>
 8002eb6:	bf00      	nop
 8002eb8:	46020c00 	.word	0x46020c00
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ebc:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002ebe:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002ec0:	6b68      	ldr	r0, [r5, #52]	@ 0x34
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ec2:	f43f adfe 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
 8002ec6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002ec8:	f002 0103 	and.w	r1, r2, #3
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ecc:	4299      	cmp	r1, r3
 8002ece:	f47f adf8 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002ed2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002ed4:	f3c2 2103 	ubfx	r1, r2, #8, #4
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002ed8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002eda:	4299      	cmp	r1, r3
 8002edc:	f47f adf1 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002ee0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002ee2:	f402 4270 	and.w	r2, r2, #61440	@ 0xf000
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	f47f adeb 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002eec:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002eee:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002ef2:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	f47f ade4 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002efa:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002efc:	f3c0 2246 	ubfx	r2, r0, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f00:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	f47f addd 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f08:	6d23      	ldr	r3, [r4, #80]	@ 0x50
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002f0a:	f3c0 4206 	ubfx	r2, r0, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f0e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f10:	429a      	cmp	r2, r3
 8002f12:	f47f add6 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8002f16:	6d63      	ldr	r3, [r4, #84]	@ 0x54
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002f18:	f3c0 6006 	ubfx	r0, r0, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8002f1c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f1e:	4298      	cmp	r0, r3
 8002f20:	f47f adcf 	bne.w	8002ac2 <HAL_RCC_OscConfig+0x3fe>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002f24:	4b59      	ldr	r3, [pc, #356]	@ (800308c <HAL_RCC_OscConfig+0x9c8>)
 8002f26:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f2a:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8002f2e:	428a      	cmp	r2, r1
 8002f30:	f43f ad89 	beq.w	8002a46 <HAL_RCC_OscConfig+0x382>
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002f34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f36:	f022 0210 	bic.w	r2, r2, #16
 8002f3a:	629a      	str	r2, [r3, #40]	@ 0x28
        tickstart = HAL_GetTick();
 8002f3c:	f7fd fca6 	bl	800088c <HAL_GetTick>
 8002f40:	4605      	mov	r5, r0
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8002f42:	f7fd fca3 	bl	800088c <HAL_GetTick>
 8002f46:	42a8      	cmp	r0, r5
 8002f48:	d0fb      	beq.n	8002f42 <HAL_RCC_OscConfig+0x87e>
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002f4a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002f4c:	4b4f      	ldr	r3, [pc, #316]	@ (800308c <HAL_RCC_OscConfig+0x9c8>)
 8002f4e:	00d2      	lsls	r2, r2, #3
 8002f50:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002f52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f54:	f042 0210 	orr.w	r2, r2, #16
 8002f58:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f5a:	e574      	b.n	8002a46 <HAL_RCC_OscConfig+0x382>
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002f5c:	f423 7378 	bic.w	r3, r3, #992	@ 0x3e0
 8002f60:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
 8002f64:	60fb      	str	r3, [r7, #12]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f66:	6823      	ldr	r3, [r4, #0]
 8002f68:	f7ff bbef 	b.w	800274a <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 8002f6c:	f7fd fc8e 	bl	800088c <HAL_GetTick>
 8002f70:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002f72:	e005      	b.n	8002f80 <HAL_RCC_OscConfig+0x8bc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fd fc8a 	bl	800088c <HAL_GetTick>
 8002f78:	1b80      	subs	r0, r0, r6
 8002f7a:	2802      	cmp	r0, #2
 8002f7c:	f63f addb 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002f80:	682b      	ldr	r3, [r5, #0]
 8002f82:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8002f86:	d1f5      	bne.n	8002f74 <HAL_RCC_OscConfig+0x8b0>
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f88:	f8d5 2094 	ldr.w	r2, [r5, #148]	@ 0x94
 8002f8c:	0756      	lsls	r6, r2, #29
 8002f8e:	d40c      	bmi.n	8002faa <HAL_RCC_OscConfig+0x8e6>
          pwrclkchanged = SET;
 8002f90:	2301      	movs	r3, #1
          __HAL_RCC_PWR_CLK_ENABLE();
 8002f92:	f8d5 2094 	ldr.w	r2, [r5, #148]	@ 0x94
 8002f96:	f042 0204 	orr.w	r2, r2, #4
 8002f9a:	f8c5 2094 	str.w	r2, [r5, #148]	@ 0x94
 8002f9e:	f8d5 2094 	ldr.w	r2, [r5, #148]	@ 0x94
 8002fa2:	f002 0204 	and.w	r2, r2, #4
 8002fa6:	9203      	str	r2, [sp, #12]
 8002fa8:	9a03      	ldr	r2, [sp, #12]
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002faa:	4d39      	ldr	r5, [pc, #228]	@ (8003090 <HAL_RCC_OscConfig+0x9cc>)
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002fac:	4937      	ldr	r1, [pc, #220]	@ (800308c <HAL_RCC_OscConfig+0x9c8>)
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002fae:	68ee      	ldr	r6, [r5, #12]
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002fb0:	68ea      	ldr	r2, [r5, #12]
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002fb2:	f8df c0e0 	ldr.w	ip, [pc, #224]	@ 8003094 <HAL_RCC_OscConfig+0x9d0>
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002fb6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fba:	60ea      	str	r2, [r5, #12]
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002fbc:	6a88      	ldr	r0, [r1, #40]	@ 0x28
 8002fbe:	6c67      	ldr	r7, [r4, #68]	@ 0x44
 8002fc0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002fc2:	f420 407f 	bic.w	r0, r0, #65280	@ 0xff00
 8002fc6:	f020 0003 	bic.w	r0, r0, #3
 8002fca:	433a      	orrs	r2, r7
 8002fcc:	4302      	orrs	r2, r0
 8002fce:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002fd0:	3801      	subs	r0, #1
 8002fd2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002fd6:	628a      	str	r2, [r1, #40]	@ 0x28
 8002fd8:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8002fda:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002fdc:	f8d1 e034 	ldr.w	lr, [r1, #52]	@ 0x34
 8002fe0:	1e47      	subs	r7, r0, #1
 8002fe2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002fe4:	3a01      	subs	r2, #1
 8002fe6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fea:	027f      	lsls	r7, r7, #9
 8002fec:	3801      	subs	r0, #1
 8002fee:	ea0e 0c0c 	and.w	ip, lr, ip
 8002ff2:	b2bf      	uxth	r7, r7
 8002ff4:	0400      	lsls	r0, r0, #16
 8002ff6:	ea42 020c 	orr.w	r2, r2, ip
 8002ffa:	f400 00fe 	and.w	r0, r0, #8323072	@ 0x7f0000
 8002ffe:	433a      	orrs	r2, r7
 8003000:	4302      	orrs	r2, r0
 8003002:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8003004:	3801      	subs	r0, #1
 8003006:	0600      	lsls	r0, r0, #24
 8003008:	f000 40fe 	and.w	r0, r0, #2130706432	@ 0x7f000000
 800300c:	4302      	orrs	r2, r0
 800300e:	634a      	str	r2, [r1, #52]	@ 0x34
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003010:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003012:	f022 0210 	bic.w	r2, r2, #16
 8003016:	628a      	str	r2, [r1, #40]	@ 0x28
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003018:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800301a:	00d2      	lsls	r2, r2, #3
 800301c:	638a      	str	r2, [r1, #56]	@ 0x38
        __HAL_RCC_PLL_FRACN_ENABLE();
 800301e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003020:	f042 0210 	orr.w	r2, r2, #16
 8003024:	628a      	str	r2, [r1, #40]	@ 0x28
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003026:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800302a:	f022 020c 	bic.w	r2, r2, #12
 800302e:	4302      	orrs	r2, r0
        if (pwrboosten == SET)
 8003030:	0374      	lsls	r4, r6, #13
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003032:	628a      	str	r2, [r1, #40]	@ 0x28
        if (pwrboosten == SET)
 8003034:	d41e      	bmi.n	8003074 <HAL_RCC_OscConfig+0x9b0>
        if (pwrclkchanged == SET)
 8003036:	b133      	cbz	r3, 8003046 <HAL_RCC_OscConfig+0x982>
          __HAL_RCC_PWR_CLK_DISABLE();
 8003038:	4a14      	ldr	r2, [pc, #80]	@ (800308c <HAL_RCC_OscConfig+0x9c8>)
 800303a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800303e:	f023 0304 	bic.w	r3, r3, #4
 8003042:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        __HAL_RCC_PLL_ENABLE();
 8003046:	4c11      	ldr	r4, [pc, #68]	@ (800308c <HAL_RCC_OscConfig+0x9c8>)
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003050:	f7fd fc1c 	bl	800088c <HAL_GetTick>
 8003054:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003056:	e005      	b.n	8003064 <HAL_RCC_OscConfig+0x9a0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003058:	f7fd fc18 	bl	800088c <HAL_GetTick>
 800305c:	1b40      	subs	r0, r0, r5
 800305e:	2802      	cmp	r0, #2
 8003060:	f63f ad69 	bhi.w	8002b36 <HAL_RCC_OscConfig+0x472>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003064:	6823      	ldr	r3, [r4, #0]
 8003066:	0198      	lsls	r0, r3, #6
 8003068:	d5f6      	bpl.n	8003058 <HAL_RCC_OscConfig+0x994>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800306a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800306c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003070:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003072:	e4e8      	b.n	8002a46 <HAL_RCC_OscConfig+0x382>
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003074:	68ea      	ldr	r2, [r5, #12]
 8003076:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800307a:	60ea      	str	r2, [r5, #12]
 800307c:	e7db      	b.n	8003036 <HAL_RCC_OscConfig+0x972>
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800307e:	68da      	ldr	r2, [r3, #12]
 8003080:	f422 7278 	bic.w	r2, r2, #992	@ 0x3e0
 8003084:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
 8003088:	60da      	str	r2, [r3, #12]
 800308a:	e4a7      	b.n	80029dc <HAL_RCC_OscConfig+0x318>
 800308c:	46020c00 	.word	0x46020c00
 8003090:	46020800 	.word	0x46020800
 8003094:	80800000 	.word	0x80800000

08003098 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8003098:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800309a:	4c33      	ldr	r4, [pc, #204]	@ (8003168 <RCCEx_PLL3_Config+0xd0>)
{
 800309c:	4606      	mov	r6, r0
  __HAL_RCC_PLL3_DISABLE();
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030a4:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80030a6:	f7fd fbf1 	bl	800088c <HAL_GetTick>
 80030aa:	4605      	mov	r5, r0

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80030ac:	e004      	b.n	80030b8 <RCCEx_PLL3_Config+0x20>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80030ae:	f7fd fbed 	bl	800088c <HAL_GetTick>
 80030b2:	1b40      	subs	r0, r0, r5
 80030b4:	2802      	cmp	r0, #2
 80030b6:	d854      	bhi.n	8003162 <RCCEx_PLL3_Config+0xca>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	009a      	lsls	r2, r3, #2
 80030bc:	d4f7      	bmi.n	80030ae <RCCEx_PLL3_Config+0x16>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80030be:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80030c0:	e9d6 1200 	ldrd	r1, r2, [r6]
 80030c4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030c8:	f023 0303 	bic.w	r3, r3, #3
 80030cc:	3a01      	subs	r2, #1
 80030ce:	430b      	orrs	r3, r1
 80030d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80030d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80030d6:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80030d8:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80030dc:	4d23      	ldr	r5, [pc, #140]	@ (800316c <RCCEx_PLL3_Config+0xd4>)
 80030de:	1e51      	subs	r1, r2, #1
 80030e0:	6932      	ldr	r2, [r6, #16]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	4005      	ands	r5, r0
 80030e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ea:	0249      	lsls	r1, r1, #9
 80030ec:	3a01      	subs	r2, #1
 80030ee:	b289      	uxth	r1, r1
 80030f0:	432b      	orrs	r3, r5
 80030f2:	0412      	lsls	r2, r2, #16
 80030f4:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80030f8:	430b      	orrs	r3, r1
 80030fa:	4313      	orrs	r3, r2
 80030fc:	6972      	ldr	r2, [r6, #20]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80030fe:	4d1a      	ldr	r5, [pc, #104]	@ (8003168 <RCCEx_PLL3_Config+0xd0>)
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8003100:	3a01      	subs	r2, #1
 8003102:	0612      	lsls	r2, r2, #24
 8003104:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003108:	4313      	orrs	r3, r2
 800310a:	6463      	str	r3, [r4, #68]	@ 0x44
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800310c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800310e:	69b2      	ldr	r2, [r6, #24]
 8003110:	f023 030c 	bic.w	r3, r3, #12
 8003114:	4313      	orrs	r3, r2
 8003116:	6323      	str	r3, [r4, #48]	@ 0x30
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8003118:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800311a:	6a32      	ldr	r2, [r6, #32]
 800311c:	4313      	orrs	r3, r2
 800311e:	6323      	str	r3, [r4, #48]	@ 0x30
  __HAL_RCC_PLL3FRACN_DISABLE();
 8003120:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003122:	f023 0310 	bic.w	r3, r3, #16
 8003126:	6323      	str	r3, [r4, #48]	@ 0x30
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003128:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800312a:	69f2      	ldr	r2, [r6, #28]
 800312c:	f36f 03cf 	bfc	r3, #3, #13
 8003130:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003134:	64a3      	str	r3, [r4, #72]	@ 0x48
  __HAL_RCC_PLL3FRACN_ENABLE();
 8003136:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003138:	f043 0310 	orr.w	r3, r3, #16
 800313c:	6323      	str	r3, [r4, #48]	@ 0x30
  __HAL_RCC_PLL3_ENABLE();
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003144:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003146:	f7fd fba1 	bl	800088c <HAL_GetTick>
 800314a:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800314c:	e004      	b.n	8003158 <RCCEx_PLL3_Config+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800314e:	f7fd fb9d 	bl	800088c <HAL_GetTick>
 8003152:	1b00      	subs	r0, r0, r4
 8003154:	2802      	cmp	r0, #2
 8003156:	d804      	bhi.n	8003162 <RCCEx_PLL3_Config+0xca>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003158:	682b      	ldr	r3, [r5, #0]
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	d5f7      	bpl.n	800314e <RCCEx_PLL3_Config+0xb6>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800315e:	2000      	movs	r0, #0
}
 8003160:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8003162:	2003      	movs	r0, #3
}
 8003164:	bd70      	pop	{r4, r5, r6, pc}
 8003166:	bf00      	nop
 8003168:	46020c00 	.word	0x46020c00
 800316c:	80800000 	.word	0x80800000

08003170 <RCCEx_PLL2_Config>:
{
 8003170:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_PLL2_DISABLE();
 8003172:	4c33      	ldr	r4, [pc, #204]	@ (8003240 <RCCEx_PLL2_Config+0xd0>)
{
 8003174:	4606      	mov	r6, r0
  __HAL_RCC_PLL2_DISABLE();
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800317c:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800317e:	f7fd fb85 	bl	800088c <HAL_GetTick>
 8003182:	4605      	mov	r5, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003184:	e004      	b.n	8003190 <RCCEx_PLL2_Config+0x20>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003186:	f7fd fb81 	bl	800088c <HAL_GetTick>
 800318a:	1b40      	subs	r0, r0, r5
 800318c:	2802      	cmp	r0, #2
 800318e:	d854      	bhi.n	800323a <RCCEx_PLL2_Config+0xca>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	011a      	lsls	r2, r3, #4
 8003194:	d4f7      	bmi.n	8003186 <RCCEx_PLL2_Config+0x16>
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8003196:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003198:	e9d6 1200 	ldrd	r1, r2, [r6]
 800319c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80031a0:	f023 0303 	bic.w	r3, r3, #3
 80031a4:	3a01      	subs	r2, #1
 80031a6:	430b      	orrs	r3, r1
 80031a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80031ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80031ae:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80031b0:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80031b4:	4d23      	ldr	r5, [pc, #140]	@ (8003244 <RCCEx_PLL2_Config+0xd4>)
 80031b6:	1e51      	subs	r1, r2, #1
 80031b8:	6932      	ldr	r2, [r6, #16]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	4005      	ands	r5, r0
 80031be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c2:	0249      	lsls	r1, r1, #9
 80031c4:	3a01      	subs	r2, #1
 80031c6:	b289      	uxth	r1, r1
 80031c8:	432b      	orrs	r3, r5
 80031ca:	0412      	lsls	r2, r2, #16
 80031cc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80031d0:	430b      	orrs	r3, r1
 80031d2:	4313      	orrs	r3, r2
 80031d4:	6972      	ldr	r2, [r6, #20]
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80031d6:	4d1a      	ldr	r5, [pc, #104]	@ (8003240 <RCCEx_PLL2_Config+0xd0>)
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80031d8:	3a01      	subs	r2, #1
 80031da:	0612      	lsls	r2, r2, #24
 80031dc:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80031e0:	4313      	orrs	r3, r2
 80031e2:	63e3      	str	r3, [r4, #60]	@ 0x3c
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80031e4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80031e6:	69b2      	ldr	r2, [r6, #24]
 80031e8:	f023 030c 	bic.w	r3, r3, #12
 80031ec:	4313      	orrs	r3, r2
 80031ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80031f0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80031f2:	6a32      	ldr	r2, [r6, #32]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2FRACN_DISABLE();
 80031f8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80031fa:	f023 0310 	bic.w	r3, r3, #16
 80031fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003200:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003202:	69f2      	ldr	r2, [r6, #28]
 8003204:	f36f 03cf 	bfc	r3, #3, #13
 8003208:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800320c:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_RCC_PLL2FRACN_ENABLE();
 800320e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003210:	f043 0310 	orr.w	r3, r3, #16
 8003214:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_ENABLE();
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800321c:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800321e:	f7fd fb35 	bl	800088c <HAL_GetTick>
 8003222:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003224:	e004      	b.n	8003230 <RCCEx_PLL2_Config+0xc0>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003226:	f7fd fb31 	bl	800088c <HAL_GetTick>
 800322a:	1b00      	subs	r0, r0, r4
 800322c:	2802      	cmp	r0, #2
 800322e:	d804      	bhi.n	800323a <RCCEx_PLL2_Config+0xca>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003230:	682b      	ldr	r3, [r5, #0]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	d5f7      	bpl.n	8003226 <RCCEx_PLL2_Config+0xb6>
  return HAL_OK;
 8003236:	2000      	movs	r0, #0
}
 8003238:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800323a:	2003      	movs	r0, #3
}
 800323c:	bd70      	pop	{r4, r5, r6, pc}
 800323e:	bf00      	nop
 8003240:	46020c00 	.word	0x46020c00
 8003244:	80800000 	.word	0x80800000

08003248 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800324c:	6803      	ldr	r3, [r0, #0]
{
 800324e:	4604      	mov	r4, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003250:	07d8      	lsls	r0, r3, #31
{
 8003252:	b082      	sub	sp, #8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003254:	d508      	bpl.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x20>
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003256:	499d      	ldr	r1, [pc, #628]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003258:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800325a:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 800325e:	f022 0203 	bic.w	r2, r2, #3
 8003262:	4302      	orrs	r2, r0
 8003264:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003268:	0799      	lsls	r1, r3, #30
 800326a:	d508      	bpl.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800326c:	4997      	ldr	r1, [pc, #604]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800326e:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8003270:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 8003274:	f022 020c 	bic.w	r2, r2, #12
 8003278:	4302      	orrs	r2, r0
 800327a:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800327e:	075a      	lsls	r2, r3, #29
 8003280:	d508      	bpl.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003282:	4992      	ldr	r1, [pc, #584]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003286:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 800328a:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800328e:	4302      	orrs	r2, r0
 8003290:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003294:	071f      	lsls	r7, r3, #28
 8003296:	d508      	bpl.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8003298:	498c      	ldr	r1, [pc, #560]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800329a:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 800329c:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80032a0:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80032a4:	4302      	orrs	r2, r0
 80032a6:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032aa:	06de      	lsls	r6, r3, #27
 80032ac:	d508      	bpl.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80032ae:	4987      	ldr	r1, [pc, #540]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80032b0:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80032b2:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80032b6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80032ba:	4302      	orrs	r2, r0
 80032bc:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032c0:	069d      	lsls	r5, r3, #26
 80032c2:	d508      	bpl.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80032c4:	4981      	ldr	r1, [pc, #516]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80032c6:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80032c8:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 80032cc:	f022 0207 	bic.w	r2, r2, #7
 80032d0:	4302      	orrs	r2, r0
 80032d2:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032d6:	0658      	lsls	r0, r3, #25
 80032d8:	d508      	bpl.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0xa4>
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80032da:	497c      	ldr	r1, [pc, #496]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80032dc:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 80032de:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80032e2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80032e6:	4302      	orrs	r2, r0
 80032e8:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032ec:	0619      	lsls	r1, r3, #24
 80032ee:	d508      	bpl.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80032f0:	4976      	ldr	r1, [pc, #472]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80032f2:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 80032f4:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80032f8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80032fc:	4302      	orrs	r2, r0
 80032fe:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003302:	05da      	lsls	r2, r3, #23
 8003304:	d508      	bpl.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003306:	4971      	ldr	r1, [pc, #452]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003308:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800330a:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 800330e:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8003312:	4302      	orrs	r2, r0
 8003314:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003318:	025f      	lsls	r7, r3, #9
 800331a:	d508      	bpl.n	800332e <HAL_RCCEx_PeriphCLKConfig+0xe6>
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800331c:	496b      	ldr	r1, [pc, #428]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800331e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003320:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 8003324:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003328:	4302      	orrs	r2, r0
 800332a:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800332e:	059e      	lsls	r6, r3, #22
 8003330:	d508      	bpl.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xfc>
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003332:	4966      	ldr	r1, [pc, #408]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003334:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8003336:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 800333a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800333e:	4302      	orrs	r2, r0
 8003340:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003344:	055d      	lsls	r5, r3, #21
 8003346:	d508      	bpl.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x112>
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003348:	4960      	ldr	r1, [pc, #384]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800334a:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 800334c:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 8003350:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8003354:	4302      	orrs	r2, r0
 8003356:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800335a:	0518      	lsls	r0, r3, #20
 800335c:	d509      	bpl.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800335e:	495b      	ldr	r1, [pc, #364]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003360:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003364:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 8003368:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800336c:	4302      	orrs	r2, r0
 800336e:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003372:	0499      	lsls	r1, r3, #18
 8003374:	f403 5600 	and.w	r6, r3, #8192	@ 0x2000
 8003378:	d51e      	bpl.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
    switch (pPeriphClkInit->Sai1ClockSelection)
 800337a:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800337e:	2a40      	cmp	r2, #64	@ 0x40
 8003380:	f000 8235 	beq.w	80037ee <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003384:	f200 8254 	bhi.w	8003830 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003388:	2a00      	cmp	r2, #0
 800338a:	f000 8248 	beq.w	800381e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 800338e:	2a20      	cmp	r2, #32
 8003390:	f040 8254 	bne.w	800383c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003394:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 8003398:	f7ff fe7e 	bl	8003098 <RCCEx_PLL3_Config>
 800339c:	4606      	mov	r6, r0
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800339e:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 80033a0:	b956      	cbnz	r6, 80033b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80033a2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033a6:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80033a8:	4848      	ldr	r0, [pc, #288]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80033aa:	f8d0 10e4 	ldr.w	r1, [r0, #228]	@ 0xe4
 80033ae:	f021 01e0 	bic.w	r1, r1, #224	@ 0xe0
 80033b2:	430a      	orrs	r2, r1
 80033b4:	f8c0 20e4 	str.w	r2, [r0, #228]	@ 0xe4
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80033b8:	045a      	lsls	r2, r3, #17
 80033ba:	d539      	bpl.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch (pPeriphClkInit->Sai2ClockSelection)
 80033bc:	f8d4 2094 	ldr.w	r2, [r4, #148]	@ 0x94
 80033c0:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80033c4:	f000 8219 	beq.w	80037fa <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 80033c8:	d829      	bhi.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 80033ca:	2a00      	cmp	r2, #0
 80033cc:	f000 8220 	beq.w	8003810 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80033d0:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80033d4:	d12b      	bne.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80033d6:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 80033da:	f7ff fe5d 	bl	8003098 <RCCEx_PLL3_Config>
 80033de:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80033e0:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 80033e2:	2d00      	cmp	r5, #0
 80033e4:	f040 8212 	bne.w	800380c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80033e8:	4938      	ldr	r1, [pc, #224]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80033ea:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80033ee:	f8d1 20e4 	ldr.w	r2, [r1, #228]	@ 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80033f2:	041f      	lsls	r7, r3, #16
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80033f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033f8:	ea42 0200 	orr.w	r2, r2, r0
 80033fc:	f8c1 20e4 	str.w	r2, [r1, #228]	@ 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003400:	d419      	bmi.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8003402:	03d8      	lsls	r0, r3, #15
 8003404:	d52d      	bpl.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x21a>
    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003406:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 800340a:	2a04      	cmp	r2, #4
 800340c:	f200 822c 	bhi.w	8003868 <HAL_RCCEx_PeriphCLKConfig+0x620>
 8003410:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003414:	0145014a 	.word	0x0145014a
 8003418:	014a01e4 	.word	0x014a01e4
 800341c:	014a      	.short	0x014a
    switch (pPeriphClkInit->Sai2ClockSelection)
 800341e:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003422:	f000 81ef 	beq.w	8003804 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003426:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800342a:	f000 81eb 	beq.w	8003804 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800342e:	2601      	movs	r6, #1
 8003430:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003432:	041f      	lsls	r7, r3, #16
 8003434:	d5e5      	bpl.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8003436:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 800343a:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800343e:	f000 8191 	beq.w	8003764 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8003442:	f240 81a1 	bls.w	8003788 <HAL_RCCEx_PeriphCLKConfig+0x540>
 8003446:	f422 5180 	bic.w	r1, r2, #4096	@ 0x1000
 800344a:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800344e:	f000 818f 	beq.w	8003770 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003452:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 8003456:	f000 818b 	beq.w	8003770 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800345a:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800345c:	03d8      	lsls	r0, r3, #15
    switch (pPeriphClkInit->AdcDacClockSelection)
 800345e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8003460:	d4d1      	bmi.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8003462:	0399      	lsls	r1, r3, #14
 8003464:	d51e      	bpl.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003466:	f8d4 208c 	ldr.w	r2, [r4, #140]	@ 0x8c
 800346a:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 800346e:	f000 81a4 	beq.w	80037ba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003472:	f200 81e5 	bhi.w	8003840 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8003476:	b142      	cbz	r2, 800348a <HAL_RCCEx_PeriphCLKConfig+0x242>
 8003478:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800347c:	f040 81e8 	bne.w	8003850 <HAL_RCCEx_PeriphCLKConfig+0x608>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003480:	4912      	ldr	r1, [pc, #72]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003482:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003484:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003488:	628a      	str	r2, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 800348a:	2d00      	cmp	r5, #0
 800348c:	f040 8156 	bne.w	800373c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8003490:	490e      	ldr	r1, [pc, #56]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003492:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 8003496:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 800349a:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800349e:	4302      	orrs	r2, r0
 80034a0:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034a4:	035a      	lsls	r2, r3, #13
 80034a6:	d560      	bpl.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x322>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034a8:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80034aa:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80034ae:	0757      	lsls	r7, r2, #29
 80034b0:	f140 8107 	bpl.w	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x47a>
    FlagStatus       pwrclkchanged = RESET;
 80034b4:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80034b8:	4f05      	ldr	r7, [pc, #20]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80034ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    tickstart = HAL_GetTick();
 80034c2:	f7fd f9e3 	bl	800088c <HAL_GetTick>
 80034c6:	4681      	mov	r9, r0
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80034c8:	e00b      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80034ca:	bf00      	nop
 80034cc:	46020c00 	.word	0x46020c00
 80034d0:	46020800 	.word	0x46020800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d4:	f7fd f9da 	bl	800088c <HAL_GetTick>
 80034d8:	eba0 0309 	sub.w	r3, r0, r9
 80034dc:	2b02      	cmp	r3, #2
 80034de:	f200 811e 	bhi.w	800371e <HAL_RCCEx_PeriphCLKConfig+0x4d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80034e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e4:	07d8      	lsls	r0, r3, #31
 80034e6:	d5f5      	bpl.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (ret == HAL_OK)
 80034e8:	2d00      	cmp	r5, #0
 80034ea:	f040 81bb 	bne.w	8003864 <HAL_RCCEx_PeriphCLKConfig+0x61c>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034ee:	f8df a33c 	ldr.w	sl, [pc, #828]	@ 800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80034f2:	f8d4 20bc 	ldr.w	r2, [r4, #188]	@ 0xbc
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f6:	f8da 30f0 	ldr.w	r3, [sl, #240]	@ 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80034fa:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80034fe:	d027      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003500:	4293      	cmp	r3, r2
 8003502:	d025      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x308>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003504:	f8da 10f0 	ldr.w	r1, [sl, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8003508:	f8da 30f0 	ldr.w	r3, [sl, #240]	@ 0xf0
 800350c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003510:	f8ca 30f0 	str.w	r3, [sl, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003514:	f8da 30f0 	ldr.w	r3, [sl, #240]	@ 0xf0
 8003518:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800351c:	f8ca 30f0 	str.w	r3, [sl, #240]	@ 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003520:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003524:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8003526:	f8ca 30f0 	str.w	r3, [sl, #240]	@ 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800352a:	d511      	bpl.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x308>
        tickstart = HAL_GetTick();
 800352c:	f7fd f9ae 	bl	800088c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003530:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8003534:	4607      	mov	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003536:	e005      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003538:	f7fd f9a8 	bl	800088c <HAL_GetTick>
 800353c:	1bc0      	subs	r0, r0, r7
 800353e:	4548      	cmp	r0, r9
 8003540:	f200 80ed 	bhi.w	800371e <HAL_RCCEx_PeriphCLKConfig+0x4d6>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003544:	f8da 30f0 	ldr.w	r3, [sl, #240]	@ 0xf0
 8003548:	079b      	lsls	r3, r3, #30
 800354a:	d5f5      	bpl.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800354c:	f8d4 20bc 	ldr.w	r2, [r4, #188]	@ 0xbc
 8003550:	49b6      	ldr	r1, [pc, #728]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003552:	f8d1 30f0 	ldr.w	r3, [r1, #240]	@ 0xf0
 8003556:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8003560:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 8003562:	f1b8 0f00 	cmp.w	r8, #0
 8003566:	f040 80e1 	bne.w	800372c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800356a:	02df      	lsls	r7, r3, #11
 800356c:	d51f      	bpl.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x366>
    switch (pPeriphClkInit->IclkClockSelection)
 800356e:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
 8003572:	f1b2 6f00 	cmp.w	r2, #134217728	@ 0x8000000
 8003576:	f000 8116 	beq.w	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 800357a:	f200 816c 	bhi.w	8003856 <HAL_RCCEx_PeriphCLKConfig+0x60e>
 800357e:	b14a      	cbz	r2, 8003594 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003580:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8003584:	f040 816b 	bne.w	800385e <HAL_RCCEx_PeriphCLKConfig+0x616>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003588:	f104 0008 	add.w	r0, r4, #8
 800358c:	f7ff fdf0 	bl	8003170 <RCCEx_PLL2_Config>
 8003590:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003592:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 8003594:	2d00      	cmp	r5, #0
 8003596:	f040 80d3 	bne.w	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800359a:	49a4      	ldr	r1, [pc, #656]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800359c:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 80035a0:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80035a4:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80035a8:	4302      	orrs	r2, r0
 80035aa:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80035ae:	0318      	lsls	r0, r3, #12
 80035b0:	d50b      	bpl.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x382>
    switch (pPeriphClkInit->RngClockSelection)
 80035b2:	f8d4 2098 	ldr.w	r2, [r4, #152]	@ 0x98
 80035b6:	f432 5180 	bics.w	r1, r2, #4096	@ 0x1000
 80035ba:	f000 80a3 	beq.w	8003704 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80035be:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80035c2:	f000 809f 	beq.w	8003704 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80035c6:	2601      	movs	r6, #1
 80035c8:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80035ca:	0299      	lsls	r1, r3, #10
 80035cc:	d50d      	bpl.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x3a2>
    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80035ce:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 80035d2:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 80035d6:	f000 80b9 	beq.w	800374c <HAL_RCCEx_PeriphCLKConfig+0x504>
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80035da:	4994      	ldr	r1, [pc, #592]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035dc:	f8d1 20e4 	ldr.w	r2, [r1, #228]	@ 0xe4
 80035e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80035e4:	4302      	orrs	r2, r0
 80035e6:	f8c1 20e4 	str.w	r2, [r1, #228]	@ 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80035ea:	021a      	lsls	r2, r3, #8
 80035ec:	d509      	bpl.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80035ee:	498f      	ldr	r1, [pc, #572]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035f0:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 80035f4:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80035f8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80035fc:	4302      	orrs	r2, r0
 80035fe:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003602:	01df      	lsls	r7, r3, #7
 8003604:	d509      	bpl.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003606:	4989      	ldr	r1, [pc, #548]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003608:	f8d4 00b4 	ldr.w	r0, [r4, #180]	@ 0xb4
 800360c:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 8003610:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8003614:	4302      	orrs	r2, r0
 8003616:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800361a:	0198      	lsls	r0, r3, #6
 800361c:	d509      	bpl.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800361e:	4983      	ldr	r1, [pc, #524]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003620:	f8d4 00b8 	ldr.w	r0, [r4, #184]	@ 0xb8
 8003624:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 8003628:	f022 0218 	bic.w	r2, r2, #24
 800362c:	4302      	orrs	r2, r0
 800362e:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003632:	0159      	lsls	r1, r3, #5
 8003634:	d515      	bpl.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8003636:	f8d4 20ac 	ldr.w	r2, [r4, #172]	@ 0xac
 800363a:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 800363e:	f000 808b 	beq.w	8003758 <HAL_RCCEx_PeriphCLKConfig+0x510>
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8003642:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
 8003646:	f000 80a7 	beq.w	8003798 <HAL_RCCEx_PeriphCLKConfig+0x550>
    if (ret == HAL_OK)
 800364a:	2d00      	cmp	r5, #0
 800364c:	d165      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800364e:	4977      	ldr	r1, [pc, #476]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003650:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8003654:	f8d1 20e4 	ldr.w	r2, [r1, #228]	@ 0xe4
 8003658:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800365c:	4302      	orrs	r2, r0
 800365e:	f8c1 20e4 	str.w	r2, [r1, #228]	@ 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8003662:	011a      	lsls	r2, r3, #4
 8003664:	d50b      	bpl.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x436>
    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8003666:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800366a:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800366e:	f000 80ad 	beq.w	80037cc <HAL_RCCEx_PeriphCLKConfig+0x584>
 8003672:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 8003676:	d033      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003678:	2a00      	cmp	r2, #0
 800367a:	d037      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800367c:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	d509      	bpl.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8003682:	4a6a      	ldr	r2, [pc, #424]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003684:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8003688:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 800368c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003690:	430b      	orrs	r3, r1
 8003692:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8003696:	4630      	mov	r0, r6
 8003698:	b002      	add	sp, #8
 800369a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800369e:	4963      	ldr	r1, [pc, #396]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80036a0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80036a2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80036a6:	628a      	str	r2, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 80036a8:	2d00      	cmp	r5, #0
 80036aa:	d14d      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x500>
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80036ac:	495f      	ldr	r1, [pc, #380]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80036ae:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 80036b2:	f8d1 20e4 	ldr.w	r2, [r1, #228]	@ 0xe4
 80036b6:	f022 0207 	bic.w	r2, r2, #7
 80036ba:	4302      	orrs	r2, r0
 80036bc:	f8c1 20e4 	str.w	r2, [r1, #228]	@ 0xe4
 80036c0:	e6cf      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
      pwrclkchanged = SET;
 80036c6:	f04f 0801 	mov.w	r8, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ca:	f042 0204 	orr.w	r2, r2, #4
 80036ce:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80036d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80036de:	e6eb      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x270>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036e0:	f104 0008 	add.w	r0, r4, #8
 80036e4:	f7ff fd44 	bl	8003170 <RCCEx_PLL2_Config>
 80036e8:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80036ea:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 80036ec:	bb55      	cbnz	r5, 8003744 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80036ee:	494f      	ldr	r1, [pc, #316]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80036f0:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 80036f4:	f8d1 20e0 	ldr.w	r2, [r1, #224]	@ 0xe0
 80036f8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80036fc:	4302      	orrs	r2, r0
 80036fe:	f8c1 20e0 	str.w	r2, [r1, #224]	@ 0xe0
 8003702:	e7bc      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x436>
    if (ret == HAL_OK)
 8003704:	2d00      	cmp	r5, #0
 8003706:	d156      	bne.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003708:	4848      	ldr	r0, [pc, #288]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800370a:	f8d0 10e4 	ldr.w	r1, [r0, #228]	@ 0xe4
 800370e:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8003712:	430a      	orrs	r2, r1
 8003714:	f8c0 20e4 	str.w	r2, [r0, #228]	@ 0xe4
 8003718:	e757      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x382>
      status = ret;
 800371a:	462e      	mov	r6, r5
 800371c:	e7a1      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x41a>
        ret = HAL_TIMEOUT;
 800371e:	2603      	movs	r6, #3
 8003720:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8003722:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 8003724:	f1b8 0f00 	cmp.w	r8, #0
 8003728:	f43f af1f 	beq.w	800356a <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PWR_CLK_DISABLE();
 800372c:	493f      	ldr	r1, [pc, #252]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800372e:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 8003732:	f022 0204 	bic.w	r2, r2, #4
 8003736:	f8c1 2094 	str.w	r2, [r1, #148]	@ 0x94
 800373a:	e716      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x322>
      status = ret;
 800373c:	462e      	mov	r6, r5
 800373e:	e6b1      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      status = ret;
 8003740:	462e      	mov	r6, r5
 8003742:	e734      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x366>
      status = ret;
 8003744:	462e      	mov	r6, r5
 8003746:	e79a      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x436>
      status = ret;
 8003748:	462e      	mov	r6, r5
 800374a:	e68a      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x21a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800374c:	4937      	ldr	r1, [pc, #220]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800374e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003750:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003754:	628a      	str	r2, [r1, #40]	@ 0x28
 8003756:	e740      	b.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003758:	4934      	ldr	r1, [pc, #208]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800375a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800375c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003760:	628a      	str	r2, [r1, #40]	@ 0x28
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8003762:	e772      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x402>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003764:	f104 0008 	add.w	r0, r4, #8
 8003768:	f7ff fd02 	bl	8003170 <RCCEx_PLL2_Config>
 800376c:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800376e:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 8003770:	b985      	cbnz	r5, 8003794 <HAL_RCCEx_PeriphCLKConfig+0x54c>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003772:	492e      	ldr	r1, [pc, #184]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003774:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8003778:	f8d1 20e8 	ldr.w	r2, [r1, #232]	@ 0xe8
 800377c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8003780:	4302      	orrs	r2, r0
 8003782:	f8c1 20e8 	str.w	r2, [r1, #232]	@ 0xe8
 8003786:	e63c      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8003788:	f432 5280 	bics.w	r2, r2, #4096	@ 0x1000
 800378c:	f47f ae65 	bne.w	800345a <HAL_RCCEx_PeriphCLKConfig+0x212>
    if (ret == HAL_OK)
 8003790:	2d00      	cmp	r5, #0
 8003792:	d0ee      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      status = ret;
 8003794:	462e      	mov	r6, r5
 8003796:	e634      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003798:	f104 0008 	add.w	r0, r4, #8
 800379c:	f7ff fce8 	bl	8003170 <RCCEx_PLL2_Config>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80037a0:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037a2:	4605      	mov	r5, r0
 80037a4:	e751      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x402>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a6:	4921      	ldr	r1, [pc, #132]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80037a8:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80037aa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80037ae:	628a      	str	r2, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 80037b0:	2d00      	cmp	r5, #0
 80037b2:	d1c5      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80037b4:	e6f1      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x352>
      status = ret;
 80037b6:	462e      	mov	r6, r5
 80037b8:	e707      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x382>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037ba:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 80037be:	f7ff fc6b 	bl	8003098 <RCCEx_PLL3_Config>
 80037c2:	4605      	mov	r5, r0
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037c4:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 80037c6:	2d00      	cmp	r5, #0
 80037c8:	d1b8      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80037ca:	e661      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x248>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037cc:	4917      	ldr	r1, [pc, #92]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80037ce:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80037d0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80037d4:	628a      	str	r2, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 80037d6:	2d00      	cmp	r5, #0
 80037d8:	d1b4      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80037da:	e788      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037dc:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 80037e0:	f7ff fc5a 	bl	8003098 <RCCEx_PLL3_Config>
 80037e4:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80037e6:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 80037e8:	2d00      	cmp	r5, #0
 80037ea:	d1ad      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x500>
 80037ec:	e75e      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x464>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80037ee:	480f      	ldr	r0, [pc, #60]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80037f0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80037f2:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80037f6:	6281      	str	r1, [r0, #40]	@ 0x28
    if (ret == HAL_OK)
 80037f8:	e5d5      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80037fa:	490c      	ldr	r1, [pc, #48]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80037fc:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80037fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003802:	628a      	str	r2, [r1, #40]	@ 0x28
    switch (pPeriphClkInit->Sai1ClockSelection)
 8003804:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8003806:	2d00      	cmp	r5, #0
 8003808:	f43f adee 	beq.w	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      status = ret;
 800380c:	462e      	mov	r6, r5
 800380e:	e610      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003810:	f104 0008 	add.w	r0, r4, #8
 8003814:	f7ff fcac 	bl	8003170 <RCCEx_PLL2_Config>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003818:	6823      	ldr	r3, [r4, #0]
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800381a:	4605      	mov	r5, r0
        break;
 800381c:	e5e1      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800381e:	f104 0008 	add.w	r0, r4, #8
 8003822:	f7ff fca5 	bl	8003170 <RCCEx_PLL2_Config>
 8003826:	4606      	mov	r6, r0
        break;
 8003828:	e5b9      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x156>
 800382a:	bf00      	nop
 800382c:	46020c00 	.word	0x46020c00
    switch (pPeriphClkInit->Sai1ClockSelection)
 8003830:	2a60      	cmp	r2, #96	@ 0x60
 8003832:	f43f adb8 	beq.w	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003836:	2a80      	cmp	r2, #128	@ 0x80
 8003838:	f43f adb5 	beq.w	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800383c:	2601      	movs	r6, #1
 800383e:	e5bb      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003840:	f5b2 3f40 	cmp.w	r2, #196608	@ 0x30000
 8003844:	f43f ae21 	beq.w	800348a <HAL_RCCEx_PeriphCLKConfig+0x242>
 8003848:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800384c:	f43f ae1d 	beq.w	800348a <HAL_RCCEx_PeriphCLKConfig+0x242>
 8003850:	2601      	movs	r6, #1
 8003852:	4635      	mov	r5, r6
 8003854:	e626      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    switch (pPeriphClkInit->IclkClockSelection)
 8003856:	f1b2 6f40 	cmp.w	r2, #201326592	@ 0xc000000
 800385a:	f43f ae9b 	beq.w	8003594 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800385e:	2601      	movs	r6, #1
 8003860:	4635      	mov	r5, r6
 8003862:	e6a4      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x366>
      status = ret;
 8003864:	462e      	mov	r6, r5
 8003866:	e75c      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x4da>
    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003868:	2601      	movs	r6, #1
 800386a:	4635      	mov	r5, r6
 800386c:	e5f9      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800386e:	bf00      	nop

08003870 <_init>:
 8003870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003872:	bf00      	nop
 8003874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003876:	bc08      	pop	{r3}
 8003878:	469e      	mov	lr, r3
 800387a:	4770      	bx	lr

0800387c <_fini>:
 800387c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387e:	bf00      	nop
 8003880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003882:	bc08      	pop	{r3}
 8003884:	469e      	mov	lr, r3
 8003886:	4770      	bx	lr
