
RTOS_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b50  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  08008d00  08008d00  00009d00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091e0  080091e0  0000b014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080091e0  080091e0  0000a1e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091e8  080091e8  0000b014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091e8  080091e8  0000a1e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080091ec  080091ec  0000a1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080091f0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b014  2**0
                  CONTENTS
 10 .bss          00005624  20000014  20000014  0000b014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005638  20005638  0000b014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bb82  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c0d  00000000  00000000  00026bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001668  00000000  00000000  0002a7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001152  00000000  00000000  0002be40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000261d1  00000000  00000000  0002cf92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b84  00000000  00000000  00053163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e698a  00000000  00000000  0006bce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00152671  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062c4  00000000  00000000  001526b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00158978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000014 	.word	0x20000014
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008ce8 	.word	0x08008ce8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000018 	.word	0x20000018
 80001ec:	08008ce8 	.word	0x08008ce8

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2uiz>:
 8000aec:	004a      	lsls	r2, r1, #1
 8000aee:	d211      	bcs.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af4:	d211      	bcs.n	8000b1a <__aeabi_d2uiz+0x2e>
 8000af6:	d50d      	bpl.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d40e      	bmi.n	8000b20 <__aeabi_d2uiz+0x34>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_d2uiz+0x3a>
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_uldivmod>:
 8000b2c:	b953      	cbnz	r3, 8000b44 <__aeabi_uldivmod+0x18>
 8000b2e:	b94a      	cbnz	r2, 8000b44 <__aeabi_uldivmod+0x18>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	bf08      	it	eq
 8000b34:	2800      	cmpeq	r0, #0
 8000b36:	bf1c      	itt	ne
 8000b38:	f04f 31ff 	movne.w	r1, #4294967295
 8000b3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b40:	f000 b988 	b.w	8000e54 <__aeabi_idiv0>
 8000b44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b4c:	f000 f806 	bl	8000b5c <__udivmoddi4>
 8000b50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b58:	b004      	add	sp, #16
 8000b5a:	4770      	bx	lr

08000b5c <__udivmoddi4>:
 8000b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b60:	9d08      	ldr	r5, [sp, #32]
 8000b62:	468e      	mov	lr, r1
 8000b64:	4604      	mov	r4, r0
 8000b66:	4688      	mov	r8, r1
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14a      	bne.n	8000c02 <__udivmoddi4+0xa6>
 8000b6c:	428a      	cmp	r2, r1
 8000b6e:	4617      	mov	r7, r2
 8000b70:	d962      	bls.n	8000c38 <__udivmoddi4+0xdc>
 8000b72:	fab2 f682 	clz	r6, r2
 8000b76:	b14e      	cbz	r6, 8000b8c <__udivmoddi4+0x30>
 8000b78:	f1c6 0320 	rsb	r3, r6, #32
 8000b7c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b80:	fa20 f303 	lsr.w	r3, r0, r3
 8000b84:	40b7      	lsls	r7, r6
 8000b86:	ea43 0808 	orr.w	r8, r3, r8
 8000b8a:	40b4      	lsls	r4, r6
 8000b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b90:	fa1f fc87 	uxth.w	ip, r7
 8000b94:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b98:	0c23      	lsrs	r3, r4, #16
 8000b9a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b9e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ba2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x62>
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bb0:	f080 80ea 	bcs.w	8000d88 <__udivmoddi4+0x22c>
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	f240 80e7 	bls.w	8000d88 <__udivmoddi4+0x22c>
 8000bba:	3902      	subs	r1, #2
 8000bbc:	443b      	add	r3, r7
 8000bbe:	1a9a      	subs	r2, r3, r2
 8000bc0:	b2a3      	uxth	r3, r4
 8000bc2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bc6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bce:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bd2:	459c      	cmp	ip, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x8e>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 80d6 	bcs.w	8000d8c <__udivmoddi4+0x230>
 8000be0:	459c      	cmp	ip, r3
 8000be2:	f240 80d3 	bls.w	8000d8c <__udivmoddi4+0x230>
 8000be6:	443b      	add	r3, r7
 8000be8:	3802      	subs	r0, #2
 8000bea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bee:	eba3 030c 	sub.w	r3, r3, ip
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	b11d      	cbz	r5, 8000bfe <__udivmoddi4+0xa2>
 8000bf6:	40f3      	lsrs	r3, r6
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d905      	bls.n	8000c12 <__udivmoddi4+0xb6>
 8000c06:	b10d      	cbz	r5, 8000c0c <__udivmoddi4+0xb0>
 8000c08:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4608      	mov	r0, r1
 8000c10:	e7f5      	b.n	8000bfe <__udivmoddi4+0xa2>
 8000c12:	fab3 f183 	clz	r1, r3
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d146      	bne.n	8000ca8 <__udivmoddi4+0x14c>
 8000c1a:	4573      	cmp	r3, lr
 8000c1c:	d302      	bcc.n	8000c24 <__udivmoddi4+0xc8>
 8000c1e:	4282      	cmp	r2, r0
 8000c20:	f200 8105 	bhi.w	8000e2e <__udivmoddi4+0x2d2>
 8000c24:	1a84      	subs	r4, r0, r2
 8000c26:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	4690      	mov	r8, r2
 8000c2e:	2d00      	cmp	r5, #0
 8000c30:	d0e5      	beq.n	8000bfe <__udivmoddi4+0xa2>
 8000c32:	e9c5 4800 	strd	r4, r8, [r5]
 8000c36:	e7e2      	b.n	8000bfe <__udivmoddi4+0xa2>
 8000c38:	2a00      	cmp	r2, #0
 8000c3a:	f000 8090 	beq.w	8000d5e <__udivmoddi4+0x202>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	2e00      	cmp	r6, #0
 8000c44:	f040 80a4 	bne.w	8000d90 <__udivmoddi4+0x234>
 8000c48:	1a8a      	subs	r2, r1, r2
 8000c4a:	0c03      	lsrs	r3, r0, #16
 8000c4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c50:	b280      	uxth	r0, r0
 8000c52:	b2bc      	uxth	r4, r7
 8000c54:	2101      	movs	r1, #1
 8000c56:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c5a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c62:	fb04 f20c 	mul.w	r2, r4, ip
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d907      	bls.n	8000c7a <__udivmoddi4+0x11e>
 8000c6a:	18fb      	adds	r3, r7, r3
 8000c6c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c70:	d202      	bcs.n	8000c78 <__udivmoddi4+0x11c>
 8000c72:	429a      	cmp	r2, r3
 8000c74:	f200 80e0 	bhi.w	8000e38 <__udivmoddi4+0x2dc>
 8000c78:	46c4      	mov	ip, r8
 8000c7a:	1a9b      	subs	r3, r3, r2
 8000c7c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c80:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c84:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c88:	fb02 f404 	mul.w	r4, r2, r4
 8000c8c:	429c      	cmp	r4, r3
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x144>
 8000c90:	18fb      	adds	r3, r7, r3
 8000c92:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x142>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f200 80ca 	bhi.w	8000e32 <__udivmoddi4+0x2d6>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	1b1b      	subs	r3, r3, r4
 8000ca2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ca6:	e7a5      	b.n	8000bf4 <__udivmoddi4+0x98>
 8000ca8:	f1c1 0620 	rsb	r6, r1, #32
 8000cac:	408b      	lsls	r3, r1
 8000cae:	fa22 f706 	lsr.w	r7, r2, r6
 8000cb2:	431f      	orrs	r7, r3
 8000cb4:	fa0e f401 	lsl.w	r4, lr, r1
 8000cb8:	fa20 f306 	lsr.w	r3, r0, r6
 8000cbc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cc0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cc4:	4323      	orrs	r3, r4
 8000cc6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cca:	fa1f fc87 	uxth.w	ip, r7
 8000cce:	fbbe f0f9 	udiv	r0, lr, r9
 8000cd2:	0c1c      	lsrs	r4, r3, #16
 8000cd4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cd8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cdc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ce0:	45a6      	cmp	lr, r4
 8000ce2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce6:	d909      	bls.n	8000cfc <__udivmoddi4+0x1a0>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cee:	f080 809c 	bcs.w	8000e2a <__udivmoddi4+0x2ce>
 8000cf2:	45a6      	cmp	lr, r4
 8000cf4:	f240 8099 	bls.w	8000e2a <__udivmoddi4+0x2ce>
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	443c      	add	r4, r7
 8000cfc:	eba4 040e 	sub.w	r4, r4, lr
 8000d00:	fa1f fe83 	uxth.w	lr, r3
 8000d04:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d08:	fb09 4413 	mls	r4, r9, r3, r4
 8000d0c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d10:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d14:	45a4      	cmp	ip, r4
 8000d16:	d908      	bls.n	8000d2a <__udivmoddi4+0x1ce>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d1e:	f080 8082 	bcs.w	8000e26 <__udivmoddi4+0x2ca>
 8000d22:	45a4      	cmp	ip, r4
 8000d24:	d97f      	bls.n	8000e26 <__udivmoddi4+0x2ca>
 8000d26:	3b02      	subs	r3, #2
 8000d28:	443c      	add	r4, r7
 8000d2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d2e:	eba4 040c 	sub.w	r4, r4, ip
 8000d32:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d36:	4564      	cmp	r4, ip
 8000d38:	4673      	mov	r3, lr
 8000d3a:	46e1      	mov	r9, ip
 8000d3c:	d362      	bcc.n	8000e04 <__udivmoddi4+0x2a8>
 8000d3e:	d05f      	beq.n	8000e00 <__udivmoddi4+0x2a4>
 8000d40:	b15d      	cbz	r5, 8000d5a <__udivmoddi4+0x1fe>
 8000d42:	ebb8 0203 	subs.w	r2, r8, r3
 8000d46:	eb64 0409 	sbc.w	r4, r4, r9
 8000d4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d4e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d52:	431e      	orrs	r6, r3
 8000d54:	40cc      	lsrs	r4, r1
 8000d56:	e9c5 6400 	strd	r6, r4, [r5]
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	e74f      	b.n	8000bfe <__udivmoddi4+0xa2>
 8000d5e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d62:	0c01      	lsrs	r1, r0, #16
 8000d64:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d68:	b280      	uxth	r0, r0
 8000d6a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d6e:	463b      	mov	r3, r7
 8000d70:	4638      	mov	r0, r7
 8000d72:	463c      	mov	r4, r7
 8000d74:	46b8      	mov	r8, r7
 8000d76:	46be      	mov	lr, r7
 8000d78:	2620      	movs	r6, #32
 8000d7a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d7e:	eba2 0208 	sub.w	r2, r2, r8
 8000d82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d86:	e766      	b.n	8000c56 <__udivmoddi4+0xfa>
 8000d88:	4601      	mov	r1, r0
 8000d8a:	e718      	b.n	8000bbe <__udivmoddi4+0x62>
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	e72c      	b.n	8000bea <__udivmoddi4+0x8e>
 8000d90:	f1c6 0220 	rsb	r2, r6, #32
 8000d94:	fa2e f302 	lsr.w	r3, lr, r2
 8000d98:	40b7      	lsls	r7, r6
 8000d9a:	40b1      	lsls	r1, r6
 8000d9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000da0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da4:	430a      	orrs	r2, r1
 8000da6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000daa:	b2bc      	uxth	r4, r7
 8000dac:	fb0e 3318 	mls	r3, lr, r8, r3
 8000db0:	0c11      	lsrs	r1, r2, #16
 8000db2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db6:	fb08 f904 	mul.w	r9, r8, r4
 8000dba:	40b0      	lsls	r0, r6
 8000dbc:	4589      	cmp	r9, r1
 8000dbe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dc2:	b280      	uxth	r0, r0
 8000dc4:	d93e      	bls.n	8000e44 <__udivmoddi4+0x2e8>
 8000dc6:	1879      	adds	r1, r7, r1
 8000dc8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dcc:	d201      	bcs.n	8000dd2 <__udivmoddi4+0x276>
 8000dce:	4589      	cmp	r9, r1
 8000dd0:	d81f      	bhi.n	8000e12 <__udivmoddi4+0x2b6>
 8000dd2:	eba1 0109 	sub.w	r1, r1, r9
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fb09 f804 	mul.w	r8, r9, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	b292      	uxth	r2, r2
 8000de4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000de8:	4542      	cmp	r2, r8
 8000dea:	d229      	bcs.n	8000e40 <__udivmoddi4+0x2e4>
 8000dec:	18ba      	adds	r2, r7, r2
 8000dee:	f109 31ff 	add.w	r1, r9, #4294967295
 8000df2:	d2c4      	bcs.n	8000d7e <__udivmoddi4+0x222>
 8000df4:	4542      	cmp	r2, r8
 8000df6:	d2c2      	bcs.n	8000d7e <__udivmoddi4+0x222>
 8000df8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dfc:	443a      	add	r2, r7
 8000dfe:	e7be      	b.n	8000d7e <__udivmoddi4+0x222>
 8000e00:	45f0      	cmp	r8, lr
 8000e02:	d29d      	bcs.n	8000d40 <__udivmoddi4+0x1e4>
 8000e04:	ebbe 0302 	subs.w	r3, lr, r2
 8000e08:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e0c:	3801      	subs	r0, #1
 8000e0e:	46e1      	mov	r9, ip
 8000e10:	e796      	b.n	8000d40 <__udivmoddi4+0x1e4>
 8000e12:	eba7 0909 	sub.w	r9, r7, r9
 8000e16:	4449      	add	r1, r9
 8000e18:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e20:	fb09 f804 	mul.w	r8, r9, r4
 8000e24:	e7db      	b.n	8000dde <__udivmoddi4+0x282>
 8000e26:	4673      	mov	r3, lr
 8000e28:	e77f      	b.n	8000d2a <__udivmoddi4+0x1ce>
 8000e2a:	4650      	mov	r0, sl
 8000e2c:	e766      	b.n	8000cfc <__udivmoddi4+0x1a0>
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e6fd      	b.n	8000c2e <__udivmoddi4+0xd2>
 8000e32:	443b      	add	r3, r7
 8000e34:	3a02      	subs	r2, #2
 8000e36:	e733      	b.n	8000ca0 <__udivmoddi4+0x144>
 8000e38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e3c:	443b      	add	r3, r7
 8000e3e:	e71c      	b.n	8000c7a <__udivmoddi4+0x11e>
 8000e40:	4649      	mov	r1, r9
 8000e42:	e79c      	b.n	8000d7e <__udivmoddi4+0x222>
 8000e44:	eba1 0109 	sub.w	r1, r1, r9
 8000e48:	46c4      	mov	ip, r8
 8000e4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4e:	fb09 f804 	mul.w	r8, r9, r4
 8000e52:	e7c4      	b.n	8000dde <__udivmoddi4+0x282>

08000e54 <__aeabi_idiv0>:
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b089      	sub	sp, #36	@ 0x24
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	4604      	mov	r4, r0
 8000e60:	4608      	mov	r0, r1
 8000e62:	4611      	mov	r1, r2
 8000e64:	461a      	mov	r2, r3
 8000e66:	4623      	mov	r3, r4
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80bb      	strh	r3, [r7, #4]
 8000e6e:	460b      	mov	r3, r1
 8000e70:	807b      	strh	r3, [r7, #2]
 8000e72:	4613      	mov	r3, r2
 8000e74:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000e92:	887a      	ldrh	r2, [r7, #2]
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	da01      	bge.n	8000ea4 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 8000ea8:	883a      	ldrh	r2, [r7, #0]
 8000eaa:	88bb      	ldrh	r3, [r7, #4]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	da01      	bge.n	8000eba <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8000eba:	7cfb      	ldrb	r3, [r7, #19]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d106      	bne.n	8000ece <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000ec0:	887a      	ldrh	r2, [r7, #2]
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	823b      	strh	r3, [r7, #16]
 8000ecc:	e005      	b.n	8000eda <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000ece:	88fa      	ldrh	r2, [r7, #6]
 8000ed0:	887b      	ldrh	r3, [r7, #2]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000eda:	7cbb      	ldrb	r3, [r7, #18]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d106      	bne.n	8000eee <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000ee0:	883a      	ldrh	r2, [r7, #0]
 8000ee2:	88bb      	ldrh	r3, [r7, #4]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 8000ee8:	88bb      	ldrh	r3, [r7, #4]
 8000eea:	81fb      	strh	r3, [r7, #14]
 8000eec:	e005      	b.n	8000efa <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8000eee:	88ba      	ldrh	r2, [r7, #4]
 8000ef0:	883b      	ldrh	r3, [r7, #0]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 8000ef6:	883b      	ldrh	r3, [r7, #0]
 8000ef8:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 8000efa:	8abc      	ldrh	r4, [r7, #20]
 8000efc:	8afa      	ldrh	r2, [r7, #22]
 8000efe:	89f9      	ldrh	r1, [r7, #14]
 8000f00:	8a38      	ldrh	r0, [r7, #16]
 8000f02:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	4623      	mov	r3, r4
 8000f08:	f000 fc8e 	bl	8001828 <ILI9341_Draw_Rectangle>
}
 8000f0c:	bf00      	nop
 8000f0e:	371c      	adds	r7, #28
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd90      	pop	{r4, r7, pc}

08000f14 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b089      	sub	sp, #36	@ 0x24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4604      	mov	r4, r0
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	4611      	mov	r1, r2
 8000f20:	461a      	mov	r2, r3
 8000f22:	4623      	mov	r3, r4
 8000f24:	71fb      	strb	r3, [r7, #7]
 8000f26:	4603      	mov	r3, r0
 8000f28:	71bb      	strb	r3, [r7, #6]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	717b      	strb	r3, [r7, #5]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8000f36:	7dfb      	ldrb	r3, [r7, #23]
 8000f38:	2b1f      	cmp	r3, #31
 8000f3a:	d802      	bhi.n	8000f42 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	e002      	b.n	8000f48 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000f42:	7dfb      	ldrb	r3, [r7, #23]
 8000f44:	3b20      	subs	r3, #32
 8000f46:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	753b      	strb	r3, [r7, #20]
 8000f4c:	e012      	b.n	8000f74 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000f4e:	7dfa      	ldrb	r2, [r7, #23]
 8000f50:	7d38      	ldrb	r0, [r7, #20]
 8000f52:	7d39      	ldrb	r1, [r7, #20]
 8000f54:	4c3b      	ldr	r4, [pc, #236]	@ (8001044 <ILI9341_Draw_Char+0x130>)
 8000f56:	4613      	mov	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	4423      	add	r3, r4
 8000f60:	4403      	add	r3, r0
 8000f62:	781a      	ldrb	r2, [r3, #0]
 8000f64:	f101 0318 	add.w	r3, r1, #24
 8000f68:	443b      	add	r3, r7
 8000f6a:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000f6e:	7d3b      	ldrb	r3, [r7, #20]
 8000f70:	3301      	adds	r3, #1
 8000f72:	753b      	strb	r3, [r7, #20]
 8000f74:	7d3b      	ldrb	r3, [r7, #20]
 8000f76:	2b05      	cmp	r3, #5
 8000f78:	d9e9      	bls.n	8000f4e <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8000f7a:	79bb      	ldrb	r3, [r7, #6]
 8000f7c:	b298      	uxth	r0, r3
 8000f7e:	797b      	ldrb	r3, [r7, #5]
 8000f80:	b299      	uxth	r1, r3
 8000f82:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f84:	461a      	mov	r2, r3
 8000f86:	0052      	lsls	r2, r2, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	b29c      	uxth	r4, r3
 8000f94:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	4623      	mov	r3, r4
 8000f9a:	f000 fc45 	bl	8001828 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	757b      	strb	r3, [r7, #21]
 8000fa2:	e047      	b.n	8001034 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	75bb      	strb	r3, [r7, #22]
 8000fa8:	e03e      	b.n	8001028 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8000faa:	7d7b      	ldrb	r3, [r7, #21]
 8000fac:	3318      	adds	r3, #24
 8000fae:	443b      	add	r3, r7
 8000fb0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	7dbb      	ldrb	r3, [r7, #22]
 8000fb8:	fa42 f303 	asr.w	r3, r2, r3
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d02e      	beq.n	8001022 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000fc4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d110      	bne.n	8000fec <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8000fca:	79bb      	ldrb	r3, [r7, #6]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	7d7b      	ldrb	r3, [r7, #21]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	4413      	add	r3, r2
 8000fd4:	b298      	uxth	r0, r3
 8000fd6:	797b      	ldrb	r3, [r7, #5]
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	7dbb      	ldrb	r3, [r7, #22]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	4413      	add	r3, r2
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	887a      	ldrh	r2, [r7, #2]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f000 fb55 	bl	8001694 <ILI9341_Draw_Pixel>
 8000fea:	e01a      	b.n	8001022 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000fec:	79bb      	ldrb	r3, [r7, #6]
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	7d7b      	ldrb	r3, [r7, #21]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8000ff6:	fb11 f303 	smulbb	r3, r1, r3
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b298      	uxth	r0, r3
 8001000:	797b      	ldrb	r3, [r7, #5]
 8001002:	b29a      	uxth	r2, r3
 8001004:	7dbb      	ldrb	r3, [r7, #22]
 8001006:	b29b      	uxth	r3, r3
 8001008:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800100a:	fb11 f303 	smulbb	r3, r1, r3
 800100e:	b29b      	uxth	r3, r3
 8001010:	4413      	add	r3, r2
 8001012:	b299      	uxth	r1, r3
 8001014:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8001016:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001018:	887b      	ldrh	r3, [r7, #2]
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4623      	mov	r3, r4
 800101e:	f000 fc03 	bl	8001828 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001022:	7dbb      	ldrb	r3, [r7, #22]
 8001024:	3301      	adds	r3, #1
 8001026:	75bb      	strb	r3, [r7, #22]
 8001028:	7dbb      	ldrb	r3, [r7, #22]
 800102a:	2b07      	cmp	r3, #7
 800102c:	d9bd      	bls.n	8000faa <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 800102e:	7d7b      	ldrb	r3, [r7, #21]
 8001030:	3301      	adds	r3, #1
 8001032:	757b      	strb	r3, [r7, #21]
 8001034:	7d7b      	ldrb	r3, [r7, #21]
 8001036:	2b05      	cmp	r3, #5
 8001038:	d9b4      	bls.n	8000fa4 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	371c      	adds	r7, #28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd90      	pop	{r4, r7, pc}
 8001044:	08008db0 	.word	0x08008db0

08001048 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b085      	sub	sp, #20
 800104c:	af02      	add	r7, sp, #8
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	4608      	mov	r0, r1
 8001052:	4611      	mov	r1, r2
 8001054:	461a      	mov	r2, r3
 8001056:	4603      	mov	r3, r0
 8001058:	70fb      	strb	r3, [r7, #3]
 800105a:	460b      	mov	r3, r1
 800105c:	70bb      	strb	r3, [r7, #2]
 800105e:	4613      	mov	r3, r2
 8001060:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001062:	e017      	b.n	8001094 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	1c5a      	adds	r2, r3, #1
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	7818      	ldrb	r0, [r3, #0]
 800106c:	883c      	ldrh	r4, [r7, #0]
 800106e:	78ba      	ldrb	r2, [r7, #2]
 8001070:	78f9      	ldrb	r1, [r7, #3]
 8001072:	8bbb      	ldrh	r3, [r7, #28]
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	8b3b      	ldrh	r3, [r7, #24]
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	4623      	mov	r3, r4
 800107c:	f7ff ff4a 	bl	8000f14 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001080:	8b3b      	ldrh	r3, [r7, #24]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	461a      	mov	r2, r3
 8001086:	0052      	lsls	r2, r2, #1
 8001088:	4413      	add	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	b2da      	uxtb	r2, r3
 800108e:	78fb      	ldrb	r3, [r7, #3]
 8001090:	4413      	add	r3, r2
 8001092:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1e3      	bne.n	8001064 <ILI9341_Draw_Text+0x1c>
    }
}
 800109c:	bf00      	nop
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd90      	pop	{r4, r7, pc}
	...

080010a8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80010ac:	2200      	movs	r2, #0
 80010ae:	2101      	movs	r1, #1
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <ILI9341_SPI_Init+0x14>)
 80010b2:	f002 fa25 	bl	8003500 <HAL_GPIO_WritePin>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40021800 	.word	0x40021800

080010c0 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80010ca:	1df9      	adds	r1, r7, #7
 80010cc:	2301      	movs	r3, #1
 80010ce:	2201      	movs	r2, #1
 80010d0:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <ILI9341_SPI_Send+0x20>)
 80010d2:	f003 f878 	bl	80041c6 <HAL_SPI_Transmit>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000258 	.word	0x20000258

080010e4 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2101      	movs	r1, #1
 80010f2:	480a      	ldr	r0, [pc, #40]	@ (800111c <ILI9341_Write_Command+0x38>)
 80010f4:	f002 fa04 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80010f8:	2200      	movs	r2, #0
 80010fa:	2101      	movs	r1, #1
 80010fc:	4808      	ldr	r0, [pc, #32]	@ (8001120 <ILI9341_Write_Command+0x3c>)
 80010fe:	f002 f9ff 	bl	8003500 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ffdb 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800110a:	2201      	movs	r2, #1
 800110c:	2101      	movs	r1, #1
 800110e:	4803      	ldr	r0, [pc, #12]	@ (800111c <ILI9341_Write_Command+0x38>)
 8001110:	f002 f9f6 	bl	8003500 <HAL_GPIO_WritePin>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40021800 	.word	0x40021800
 8001120:	40020c00 	.word	0x40020c00

08001124 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800112e:	2201      	movs	r2, #1
 8001130:	2101      	movs	r1, #1
 8001132:	480a      	ldr	r0, [pc, #40]	@ (800115c <ILI9341_Write_Data+0x38>)
 8001134:	f002 f9e4 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	2101      	movs	r1, #1
 800113c:	4808      	ldr	r0, [pc, #32]	@ (8001160 <ILI9341_Write_Data+0x3c>)
 800113e:	f002 f9df 	bl	8003500 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ffbb 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	2101      	movs	r1, #1
 800114e:	4804      	ldr	r0, [pc, #16]	@ (8001160 <ILI9341_Write_Data+0x3c>)
 8001150:	f002 f9d6 	bl	8003500 <HAL_GPIO_WritePin>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40021800 	.word	0x40021800

08001164 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4604      	mov	r4, r0
 800116c:	4608      	mov	r0, r1
 800116e:	4611      	mov	r1, r2
 8001170:	461a      	mov	r2, r3
 8001172:	4623      	mov	r3, r4
 8001174:	80fb      	strh	r3, [r7, #6]
 8001176:	4603      	mov	r3, r0
 8001178:	80bb      	strh	r3, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	807b      	strh	r3, [r7, #2]
 800117e:	4613      	mov	r3, r2
 8001180:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001182:	202a      	movs	r0, #42	@ 0x2a
 8001184:	f7ff ffae 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001188:	88fb      	ldrh	r3, [r7, #6]
 800118a:	0a1b      	lsrs	r3, r3, #8
 800118c:	b29b      	uxth	r3, r3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ffc7 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	b2db      	uxtb	r3, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ffc2 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	0a1b      	lsrs	r3, r3, #8
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ffbb 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80011ae:	887b      	ldrh	r3, [r7, #2]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ffb6 	bl	8001124 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80011b8:	202b      	movs	r0, #43	@ 0x2b
 80011ba:	f7ff ff93 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80011be:	88bb      	ldrh	r3, [r7, #4]
 80011c0:	0a1b      	lsrs	r3, r3, #8
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ffac 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80011cc:	88bb      	ldrh	r3, [r7, #4]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ffa7 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80011d6:	883b      	ldrh	r3, [r7, #0]
 80011d8:	0a1b      	lsrs	r3, r3, #8
 80011da:	b29b      	uxth	r3, r3
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff ffa0 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80011e4:	883b      	ldrh	r3, [r7, #0]
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff ff9b 	bl	8001124 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80011ee:	202c      	movs	r0, #44	@ 0x2c
 80011f0:	f7ff ff78 	bl	80010e4 <ILI9341_Write_Command>
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd90      	pop	{r4, r7, pc}

080011fc <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	2102      	movs	r1, #2
 8001204:	480a      	ldr	r0, [pc, #40]	@ (8001230 <ILI9341_Reset+0x34>)
 8001206:	f002 f97b 	bl	8003500 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800120a:	20c8      	movs	r0, #200	@ 0xc8
 800120c:	f001 fb46 	bl	800289c <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	2101      	movs	r1, #1
 8001214:	4807      	ldr	r0, [pc, #28]	@ (8001234 <ILI9341_Reset+0x38>)
 8001216:	f002 f973 	bl	8003500 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800121a:	20c8      	movs	r0, #200	@ 0xc8
 800121c:	f001 fb3e 	bl	800289c <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001220:	2201      	movs	r2, #1
 8001222:	2102      	movs	r1, #2
 8001224:	4802      	ldr	r0, [pc, #8]	@ (8001230 <ILI9341_Reset+0x34>)
 8001226:	f002 f96b 	bl	8003500 <HAL_GPIO_WritePin>
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40020c00 	.word	0x40020c00
 8001234:	40021800 	.word	0x40021800

08001238 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001246:	2036      	movs	r0, #54	@ 0x36
 8001248:	f7ff ff4c 	bl	80010e4 <ILI9341_Write_Command>
HAL_Delay(1);
 800124c:	2001      	movs	r0, #1
 800124e:	f001 fb25 	bl	800289c <HAL_Delay>
	
switch(screen_rotation) 
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b03      	cmp	r3, #3
 8001256:	d837      	bhi.n	80012c8 <ILI9341_Set_Rotation+0x90>
 8001258:	a201      	add	r2, pc, #4	@ (adr r2, 8001260 <ILI9341_Set_Rotation+0x28>)
 800125a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125e:	bf00      	nop
 8001260:	08001271 	.word	0x08001271
 8001264:	08001287 	.word	0x08001287
 8001268:	0800129d 	.word	0x0800129d
 800126c:	080012b3 	.word	0x080012b3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001270:	2048      	movs	r0, #72	@ 0x48
 8001272:	f7ff ff57 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001276:	4b17      	ldr	r3, [pc, #92]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 8001278:	22f0      	movs	r2, #240	@ 0xf0
 800127a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800127c:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 800127e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001282:	801a      	strh	r2, [r3, #0]
			break;
 8001284:	e021      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001286:	2028      	movs	r0, #40	@ 0x28
 8001288:	f7ff ff4c 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800128c:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 800128e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001292:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001294:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 8001296:	22f0      	movs	r2, #240	@ 0xf0
 8001298:	801a      	strh	r2, [r3, #0]
			break;
 800129a:	e016      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 800129c:	2088      	movs	r0, #136	@ 0x88
 800129e:	f7ff ff41 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 80012a4:	22f0      	movs	r2, #240	@ 0xf0
 80012a6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80012a8:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 80012aa:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80012ae:	801a      	strh	r2, [r3, #0]
			break;
 80012b0:	e00b      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80012b2:	20e8      	movs	r0, #232	@ 0xe8
 80012b4:	f7ff ff36 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 80012ba:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80012be:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80012c0:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 80012c2:	22f0      	movs	r2, #240	@ 0xf0
 80012c4:	801a      	strh	r2, [r3, #0]
			break;
 80012c6:	e000      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80012c8:	bf00      	nop
	}
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000002 	.word	0x20000002
 80012d8:	20000000 	.word	0x20000000

080012dc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80012e0:	2201      	movs	r2, #1
 80012e2:	2102      	movs	r1, #2
 80012e4:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <ILI9341_Enable+0x14>)
 80012e6:	f002 f90b 	bl	8003500 <HAL_GPIO_WritePin>
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40020c00 	.word	0x40020c00

080012f4 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80012f8:	f7ff fff0 	bl	80012dc <ILI9341_Enable>
ILI9341_SPI_Init();
 80012fc:	f7ff fed4 	bl	80010a8 <ILI9341_SPI_Init>
ILI9341_Reset();
 8001300:	f7ff ff7c 	bl	80011fc <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001304:	2001      	movs	r0, #1
 8001306:	f7ff feed 	bl	80010e4 <ILI9341_Write_Command>
HAL_Delay(1000);
 800130a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800130e:	f001 fac5 	bl	800289c <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001312:	20cb      	movs	r0, #203	@ 0xcb
 8001314:	f7ff fee6 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001318:	2039      	movs	r0, #57	@ 0x39
 800131a:	f7ff ff03 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800131e:	202c      	movs	r0, #44	@ 0x2c
 8001320:	f7ff ff00 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001324:	2000      	movs	r0, #0
 8001326:	f7ff fefd 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800132a:	2034      	movs	r0, #52	@ 0x34
 800132c:	f7ff fefa 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001330:	2002      	movs	r0, #2
 8001332:	f7ff fef7 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001336:	20cf      	movs	r0, #207	@ 0xcf
 8001338:	f7ff fed4 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff fef1 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001342:	20c1      	movs	r0, #193	@ 0xc1
 8001344:	f7ff feee 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001348:	2030      	movs	r0, #48	@ 0x30
 800134a:	f7ff feeb 	bl	8001124 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800134e:	20e8      	movs	r0, #232	@ 0xe8
 8001350:	f7ff fec8 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001354:	2085      	movs	r0, #133	@ 0x85
 8001356:	f7ff fee5 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800135a:	2000      	movs	r0, #0
 800135c:	f7ff fee2 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001360:	2078      	movs	r0, #120	@ 0x78
 8001362:	f7ff fedf 	bl	8001124 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001366:	20ea      	movs	r0, #234	@ 0xea
 8001368:	f7ff febc 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800136c:	2000      	movs	r0, #0
 800136e:	f7ff fed9 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001372:	2000      	movs	r0, #0
 8001374:	f7ff fed6 	bl	8001124 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001378:	20ed      	movs	r0, #237	@ 0xed
 800137a:	f7ff feb3 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800137e:	2064      	movs	r0, #100	@ 0x64
 8001380:	f7ff fed0 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001384:	2003      	movs	r0, #3
 8001386:	f7ff fecd 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800138a:	2012      	movs	r0, #18
 800138c:	f7ff feca 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001390:	2081      	movs	r0, #129	@ 0x81
 8001392:	f7ff fec7 	bl	8001124 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001396:	20f7      	movs	r0, #247	@ 0xf7
 8001398:	f7ff fea4 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 800139c:	2020      	movs	r0, #32
 800139e:	f7ff fec1 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80013a2:	20c0      	movs	r0, #192	@ 0xc0
 80013a4:	f7ff fe9e 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80013a8:	2023      	movs	r0, #35	@ 0x23
 80013aa:	f7ff febb 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80013ae:	20c1      	movs	r0, #193	@ 0xc1
 80013b0:	f7ff fe98 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80013b4:	2010      	movs	r0, #16
 80013b6:	f7ff feb5 	bl	8001124 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80013ba:	20c5      	movs	r0, #197	@ 0xc5
 80013bc:	f7ff fe92 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80013c0:	203e      	movs	r0, #62	@ 0x3e
 80013c2:	f7ff feaf 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80013c6:	2028      	movs	r0, #40	@ 0x28
 80013c8:	f7ff feac 	bl	8001124 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80013cc:	20c7      	movs	r0, #199	@ 0xc7
 80013ce:	f7ff fe89 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80013d2:	2086      	movs	r0, #134	@ 0x86
 80013d4:	f7ff fea6 	bl	8001124 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80013d8:	2036      	movs	r0, #54	@ 0x36
 80013da:	f7ff fe83 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80013de:	2048      	movs	r0, #72	@ 0x48
 80013e0:	f7ff fea0 	bl	8001124 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80013e4:	203a      	movs	r0, #58	@ 0x3a
 80013e6:	f7ff fe7d 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80013ea:	2055      	movs	r0, #85	@ 0x55
 80013ec:	f7ff fe9a 	bl	8001124 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80013f0:	20b1      	movs	r0, #177	@ 0xb1
 80013f2:	f7ff fe77 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80013f6:	2000      	movs	r0, #0
 80013f8:	f7ff fe94 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80013fc:	2018      	movs	r0, #24
 80013fe:	f7ff fe91 	bl	8001124 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001402:	20b6      	movs	r0, #182	@ 0xb6
 8001404:	f7ff fe6e 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001408:	2008      	movs	r0, #8
 800140a:	f7ff fe8b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800140e:	2082      	movs	r0, #130	@ 0x82
 8001410:	f7ff fe88 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001414:	2027      	movs	r0, #39	@ 0x27
 8001416:	f7ff fe85 	bl	8001124 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800141a:	20f2      	movs	r0, #242	@ 0xf2
 800141c:	f7ff fe62 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff fe7f 	bl	8001124 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001426:	2026      	movs	r0, #38	@ 0x26
 8001428:	f7ff fe5c 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 800142c:	2001      	movs	r0, #1
 800142e:	f7ff fe79 	bl	8001124 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001432:	20e0      	movs	r0, #224	@ 0xe0
 8001434:	f7ff fe56 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001438:	200f      	movs	r0, #15
 800143a:	f7ff fe73 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800143e:	2031      	movs	r0, #49	@ 0x31
 8001440:	f7ff fe70 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001444:	202b      	movs	r0, #43	@ 0x2b
 8001446:	f7ff fe6d 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800144a:	200c      	movs	r0, #12
 800144c:	f7ff fe6a 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001450:	200e      	movs	r0, #14
 8001452:	f7ff fe67 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001456:	2008      	movs	r0, #8
 8001458:	f7ff fe64 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 800145c:	204e      	movs	r0, #78	@ 0x4e
 800145e:	f7ff fe61 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001462:	20f1      	movs	r0, #241	@ 0xf1
 8001464:	f7ff fe5e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001468:	2037      	movs	r0, #55	@ 0x37
 800146a:	f7ff fe5b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800146e:	2007      	movs	r0, #7
 8001470:	f7ff fe58 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001474:	2010      	movs	r0, #16
 8001476:	f7ff fe55 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800147a:	2003      	movs	r0, #3
 800147c:	f7ff fe52 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001480:	200e      	movs	r0, #14
 8001482:	f7ff fe4f 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001486:	2009      	movs	r0, #9
 8001488:	f7ff fe4c 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800148c:	2000      	movs	r0, #0
 800148e:	f7ff fe49 	bl	8001124 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001492:	20e1      	movs	r0, #225	@ 0xe1
 8001494:	f7ff fe26 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001498:	2000      	movs	r0, #0
 800149a:	f7ff fe43 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800149e:	200e      	movs	r0, #14
 80014a0:	f7ff fe40 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80014a4:	2014      	movs	r0, #20
 80014a6:	f7ff fe3d 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80014aa:	2003      	movs	r0, #3
 80014ac:	f7ff fe3a 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80014b0:	2011      	movs	r0, #17
 80014b2:	f7ff fe37 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80014b6:	2007      	movs	r0, #7
 80014b8:	f7ff fe34 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014bc:	2031      	movs	r0, #49	@ 0x31
 80014be:	f7ff fe31 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80014c2:	20c1      	movs	r0, #193	@ 0xc1
 80014c4:	f7ff fe2e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80014c8:	2048      	movs	r0, #72	@ 0x48
 80014ca:	f7ff fe2b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80014ce:	2008      	movs	r0, #8
 80014d0:	f7ff fe28 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80014d4:	200f      	movs	r0, #15
 80014d6:	f7ff fe25 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80014da:	200c      	movs	r0, #12
 80014dc:	f7ff fe22 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014e0:	2031      	movs	r0, #49	@ 0x31
 80014e2:	f7ff fe1f 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80014e6:	2036      	movs	r0, #54	@ 0x36
 80014e8:	f7ff fe1c 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80014ec:	200f      	movs	r0, #15
 80014ee:	f7ff fe19 	bl	8001124 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80014f2:	2011      	movs	r0, #17
 80014f4:	f7ff fdf6 	bl	80010e4 <ILI9341_Write_Command>
HAL_Delay(120);
 80014f8:	2078      	movs	r0, #120	@ 0x78
 80014fa:	f001 f9cf 	bl	800289c <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 80014fe:	2029      	movs	r0, #41	@ 0x29
 8001500:	f7ff fdf0 	bl	80010e4 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001504:	2000      	movs	r0, #0
 8001506:	f7ff fe97 	bl	8001238 <ILI9341_Set_Rotation>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001510:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001514:	b08d      	sub	sp, #52	@ 0x34
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	80fb      	strh	r3, [r7, #6]
 800151e:	466b      	mov	r3, sp
 8001520:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800152e:	d202      	bcs.n	8001536 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001534:	e002      	b.n	800153c <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001536:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800153a:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800153c:	2201      	movs	r2, #1
 800153e:	2101      	movs	r1, #1
 8001540:	483e      	ldr	r0, [pc, #248]	@ (800163c <ILI9341_Draw_Colour_Burst+0x12c>)
 8001542:	f001 ffdd 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	2101      	movs	r1, #1
 800154a:	483d      	ldr	r0, [pc, #244]	@ (8001640 <ILI9341_Draw_Colour_Burst+0x130>)
 800154c:	f001 ffd8 	bl	8003500 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	b29b      	uxth	r3, r3
 8001556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 800155a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800155c:	460b      	mov	r3, r1
 800155e:	3b01      	subs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
 8001562:	2300      	movs	r3, #0
 8001564:	4688      	mov	r8, r1
 8001566:	4699      	mov	r9, r3
 8001568:	f04f 0200 	mov.w	r2, #0
 800156c:	f04f 0300 	mov.w	r3, #0
 8001570:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001574:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001578:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800157c:	2300      	movs	r3, #0
 800157e:	460c      	mov	r4, r1
 8001580:	461d      	mov	r5, r3
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	f04f 0300 	mov.w	r3, #0
 800158a:	00eb      	lsls	r3, r5, #3
 800158c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001590:	00e2      	lsls	r2, r4, #3
 8001592:	1dcb      	adds	r3, r1, #7
 8001594:	08db      	lsrs	r3, r3, #3
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	ebad 0d03 	sub.w	sp, sp, r3
 800159c:	466b      	mov	r3, sp
 800159e:	3300      	adds	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80015a2:	2300      	movs	r3, #0
 80015a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015a6:	e00e      	b.n	80015c6 <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	4413      	add	r3, r2
 80015ae:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80015b2:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80015b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015b6:	3301      	adds	r3, #1
 80015b8:	88fa      	ldrh	r2, [r7, #6]
 80015ba:	b2d1      	uxtb	r1, r2
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80015c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c2:	3302      	adds	r3, #2
 80015c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d3ec      	bcc.n	80015a8 <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015dc:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80015e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80015e8:	fb01 f202 	mul.w	r2, r1, r2
 80015ec:	1a9b      	subs	r3, r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d010      	beq.n	8001618 <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80015fa:	e009      	b.n	8001610 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 80015fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015fe:	b29a      	uxth	r2, r3
 8001600:	230a      	movs	r3, #10
 8001602:	69b9      	ldr	r1, [r7, #24]
 8001604:	480f      	ldr	r0, [pc, #60]	@ (8001644 <ILI9341_Draw_Colour_Burst+0x134>)
 8001606:	f002 fdde 	bl	80041c6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	3301      	adds	r3, #1
 800160e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3f1      	bcc.n	80015fc <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	b29a      	uxth	r2, r3
 800161c:	230a      	movs	r3, #10
 800161e:	69b9      	ldr	r1, [r7, #24]
 8001620:	4808      	ldr	r0, [pc, #32]	@ (8001644 <ILI9341_Draw_Colour_Burst+0x134>)
 8001622:	f002 fdd0 	bl	80041c6 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001626:	2201      	movs	r2, #1
 8001628:	2101      	movs	r1, #1
 800162a:	4805      	ldr	r0, [pc, #20]	@ (8001640 <ILI9341_Draw_Colour_Burst+0x130>)
 800162c:	f001 ff68 	bl	8003500 <HAL_GPIO_WritePin>
 8001630:	46b5      	mov	sp, r6
}
 8001632:	bf00      	nop
 8001634:	3734      	adds	r7, #52	@ 0x34
 8001636:	46bd      	mov	sp, r7
 8001638:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800163c:	40020c00 	.word	0x40020c00
 8001640:	40021800 	.word	0x40021800
 8001644:	20000258 	.word	0x20000258

08001648 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <ILI9341_Fill_Screen+0x44>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	b29a      	uxth	r2, r3
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <ILI9341_Fill_Screen+0x48>)
 800165a:	881b      	ldrh	r3, [r3, #0]
 800165c:	b29b      	uxth	r3, r3
 800165e:	2100      	movs	r1, #0
 8001660:	2000      	movs	r0, #0
 8001662:	f7ff fd7f 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <ILI9341_Fill_Screen+0x44>)
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	b29b      	uxth	r3, r3
 800166c:	461a      	mov	r2, r3
 800166e:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <ILI9341_Fill_Screen+0x48>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	b29b      	uxth	r3, r3
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	461a      	mov	r2, r3
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	4611      	mov	r1, r2
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff ff46 	bl	8001510 <ILI9341_Draw_Colour_Burst>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000002 	.word	0x20000002
 8001690:	20000000 	.word	0x20000000

08001694 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	80fb      	strh	r3, [r7, #6]
 800169e:	460b      	mov	r3, r1
 80016a0:	80bb      	strh	r3, [r7, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80016a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001814 <ILI9341_Draw_Pixel+0x180>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	88fa      	ldrh	r2, [r7, #6]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	f080 80ac 	bcs.w	800180c <ILI9341_Draw_Pixel+0x178>
 80016b4:	4b58      	ldr	r3, [pc, #352]	@ (8001818 <ILI9341_Draw_Pixel+0x184>)
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	88ba      	ldrh	r2, [r7, #4]
 80016bc:	429a      	cmp	r2, r3
 80016be:	f080 80a5 	bcs.w	800180c <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80016c2:	2200      	movs	r2, #0
 80016c4:	2101      	movs	r1, #1
 80016c6:	4855      	ldr	r0, [pc, #340]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80016c8:	f001 ff1a 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2101      	movs	r1, #1
 80016d0:	4853      	ldr	r0, [pc, #332]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80016d2:	f001 ff15 	bl	8003500 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80016d6:	202a      	movs	r0, #42	@ 0x2a
 80016d8:	f7ff fcf2 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80016dc:	2201      	movs	r2, #1
 80016de:	2101      	movs	r1, #1
 80016e0:	484e      	ldr	r0, [pc, #312]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80016e2:	f001 ff0d 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80016e6:	2201      	movs	r2, #1
 80016e8:	2101      	movs	r1, #1
 80016ea:	484d      	ldr	r0, [pc, #308]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80016ec:	f001 ff08 	bl	8003500 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80016f0:	2200      	movs	r2, #0
 80016f2:	2101      	movs	r1, #1
 80016f4:	484a      	ldr	r0, [pc, #296]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80016f6:	f001 ff03 	bl	8003500 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	0a1b      	lsrs	r3, r3, #8
 80016fe:	b29b      	uxth	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	753b      	strb	r3, [r7, #20]
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	b2db      	uxtb	r3, r3
 8001708:	757b      	strb	r3, [r7, #21]
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	3301      	adds	r3, #1
 800170e:	121b      	asrs	r3, r3, #8
 8001710:	b2db      	uxtb	r3, r3
 8001712:	75bb      	strb	r3, [r7, #22]
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	3301      	adds	r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 800171e:	f107 0114 	add.w	r1, r7, #20
 8001722:	2301      	movs	r3, #1
 8001724:	2204      	movs	r2, #4
 8001726:	483f      	ldr	r0, [pc, #252]	@ (8001824 <ILI9341_Draw_Pixel+0x190>)
 8001728:	f002 fd4d 	bl	80041c6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800172c:	2201      	movs	r2, #1
 800172e:	2101      	movs	r1, #1
 8001730:	483b      	ldr	r0, [pc, #236]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001732:	f001 fee5 	bl	8003500 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001736:	2200      	movs	r2, #0
 8001738:	2101      	movs	r1, #1
 800173a:	4838      	ldr	r0, [pc, #224]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 800173c:	f001 fee0 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001740:	2200      	movs	r2, #0
 8001742:	2101      	movs	r1, #1
 8001744:	4836      	ldr	r0, [pc, #216]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001746:	f001 fedb 	bl	8003500 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 800174a:	202b      	movs	r0, #43	@ 0x2b
 800174c:	f7ff fcb8 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001750:	2201      	movs	r2, #1
 8001752:	2101      	movs	r1, #1
 8001754:	4831      	ldr	r0, [pc, #196]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 8001756:	f001 fed3 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 800175a:	2201      	movs	r2, #1
 800175c:	2101      	movs	r1, #1
 800175e:	4830      	ldr	r0, [pc, #192]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001760:	f001 fece 	bl	8003500 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	2101      	movs	r1, #1
 8001768:	482d      	ldr	r0, [pc, #180]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 800176a:	f001 fec9 	bl	8003500 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 800176e:	88bb      	ldrh	r3, [r7, #4]
 8001770:	0a1b      	lsrs	r3, r3, #8
 8001772:	b29b      	uxth	r3, r3
 8001774:	b2db      	uxtb	r3, r3
 8001776:	743b      	strb	r3, [r7, #16]
 8001778:	88bb      	ldrh	r3, [r7, #4]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	747b      	strb	r3, [r7, #17]
 800177e:	88bb      	ldrh	r3, [r7, #4]
 8001780:	3301      	adds	r3, #1
 8001782:	121b      	asrs	r3, r3, #8
 8001784:	b2db      	uxtb	r3, r3
 8001786:	74bb      	strb	r3, [r7, #18]
 8001788:	88bb      	ldrh	r3, [r7, #4]
 800178a:	b2db      	uxtb	r3, r3
 800178c:	3301      	adds	r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001792:	f107 0110 	add.w	r1, r7, #16
 8001796:	2301      	movs	r3, #1
 8001798:	2204      	movs	r2, #4
 800179a:	4822      	ldr	r0, [pc, #136]	@ (8001824 <ILI9341_Draw_Pixel+0x190>)
 800179c:	f002 fd13 	bl	80041c6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80017a0:	2201      	movs	r2, #1
 80017a2:	2101      	movs	r1, #1
 80017a4:	481e      	ldr	r0, [pc, #120]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017a6:	f001 feab 	bl	8003500 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80017aa:	2200      	movs	r2, #0
 80017ac:	2101      	movs	r1, #1
 80017ae:	481b      	ldr	r0, [pc, #108]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80017b0:	f001 fea6 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80017b4:	2200      	movs	r2, #0
 80017b6:	2101      	movs	r1, #1
 80017b8:	4819      	ldr	r0, [pc, #100]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017ba:	f001 fea1 	bl	8003500 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 80017be:	202c      	movs	r0, #44	@ 0x2c
 80017c0:	f7ff fc7e 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80017c4:	2201      	movs	r2, #1
 80017c6:	2101      	movs	r1, #1
 80017c8:	4814      	ldr	r0, [pc, #80]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80017ca:	f001 fe99 	bl	8003500 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80017ce:	2201      	movs	r2, #1
 80017d0:	2101      	movs	r1, #1
 80017d2:	4813      	ldr	r0, [pc, #76]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017d4:	f001 fe94 	bl	8003500 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80017d8:	2200      	movs	r2, #0
 80017da:	2101      	movs	r1, #1
 80017dc:	4810      	ldr	r0, [pc, #64]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017de:	f001 fe8f 	bl	8003500 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 80017e2:	887b      	ldrh	r3, [r7, #2]
 80017e4:	0a1b      	lsrs	r3, r3, #8
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	733b      	strb	r3, [r7, #12]
 80017ec:	887b      	ldrh	r3, [r7, #2]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80017f2:	f107 010c 	add.w	r1, r7, #12
 80017f6:	2301      	movs	r3, #1
 80017f8:	2202      	movs	r2, #2
 80017fa:	480a      	ldr	r0, [pc, #40]	@ (8001824 <ILI9341_Draw_Pixel+0x190>)
 80017fc:	f002 fce3 	bl	80041c6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001800:	2201      	movs	r2, #1
 8001802:	2101      	movs	r1, #1
 8001804:	4806      	ldr	r0, [pc, #24]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001806:	f001 fe7b 	bl	8003500 <HAL_GPIO_WritePin>
 800180a:	e000      	b.n	800180e <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800180c:	bf00      	nop
	
}
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000002 	.word	0x20000002
 8001818:	20000000 	.word	0x20000000
 800181c:	40020c00 	.word	0x40020c00
 8001820:	40021800 	.word	0x40021800
 8001824:	20000258 	.word	0x20000258

08001828 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001828:	b590      	push	{r4, r7, lr}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4604      	mov	r4, r0
 8001830:	4608      	mov	r0, r1
 8001832:	4611      	mov	r1, r2
 8001834:	461a      	mov	r2, r3
 8001836:	4623      	mov	r3, r4
 8001838:	80fb      	strh	r3, [r7, #6]
 800183a:	4603      	mov	r3, r0
 800183c:	80bb      	strh	r3, [r7, #4]
 800183e:	460b      	mov	r3, r1
 8001840:	807b      	strh	r3, [r7, #2]
 8001842:	4613      	mov	r3, r2
 8001844:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001846:	4b24      	ldr	r3, [pc, #144]	@ (80018d8 <ILI9341_Draw_Rectangle+0xb0>)
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	b29b      	uxth	r3, r3
 800184c:	88fa      	ldrh	r2, [r7, #6]
 800184e:	429a      	cmp	r2, r3
 8001850:	d23d      	bcs.n	80018ce <ILI9341_Draw_Rectangle+0xa6>
 8001852:	4b22      	ldr	r3, [pc, #136]	@ (80018dc <ILI9341_Draw_Rectangle+0xb4>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	b29b      	uxth	r3, r3
 8001858:	88ba      	ldrh	r2, [r7, #4]
 800185a:	429a      	cmp	r2, r3
 800185c:	d237      	bcs.n	80018ce <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 800185e:	88fa      	ldrh	r2, [r7, #6]
 8001860:	887b      	ldrh	r3, [r7, #2]
 8001862:	4413      	add	r3, r2
 8001864:	4a1c      	ldr	r2, [pc, #112]	@ (80018d8 <ILI9341_Draw_Rectangle+0xb0>)
 8001866:	8812      	ldrh	r2, [r2, #0]
 8001868:	b292      	uxth	r2, r2
 800186a:	4293      	cmp	r3, r2
 800186c:	dd05      	ble.n	800187a <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 800186e:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <ILI9341_Draw_Rectangle+0xb0>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	b29a      	uxth	r2, r3
 8001874:	88fb      	ldrh	r3, [r7, #6]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800187a:	88ba      	ldrh	r2, [r7, #4]
 800187c:	883b      	ldrh	r3, [r7, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a16      	ldr	r2, [pc, #88]	@ (80018dc <ILI9341_Draw_Rectangle+0xb4>)
 8001882:	8812      	ldrh	r2, [r2, #0]
 8001884:	b292      	uxth	r2, r2
 8001886:	4293      	cmp	r3, r2
 8001888:	dd05      	ble.n	8001896 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 800188a:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <ILI9341_Draw_Rectangle+0xb4>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	b29a      	uxth	r2, r3
 8001890:	88bb      	ldrh	r3, [r7, #4]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001896:	88fa      	ldrh	r2, [r7, #6]
 8001898:	887b      	ldrh	r3, [r7, #2]
 800189a:	4413      	add	r3, r2
 800189c:	b29b      	uxth	r3, r3
 800189e:	3b01      	subs	r3, #1
 80018a0:	b29c      	uxth	r4, r3
 80018a2:	88ba      	ldrh	r2, [r7, #4]
 80018a4:	883b      	ldrh	r3, [r7, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	3b01      	subs	r3, #1
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	88b9      	ldrh	r1, [r7, #4]
 80018b0:	88f8      	ldrh	r0, [r7, #6]
 80018b2:	4622      	mov	r2, r4
 80018b4:	f7ff fc56 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 80018b8:	883b      	ldrh	r3, [r7, #0]
 80018ba:	887a      	ldrh	r2, [r7, #2]
 80018bc:	fb02 f303 	mul.w	r3, r2, r3
 80018c0:	461a      	mov	r2, r3
 80018c2:	8b3b      	ldrh	r3, [r7, #24]
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fe22 	bl	8001510 <ILI9341_Draw_Colour_Burst>
 80018cc:	e000      	b.n	80018d0 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80018ce:	bf00      	nop
}
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd90      	pop	{r4, r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000002 	.word	0x20000002
 80018dc:	20000000 	.word	0x20000000

080018e0 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	80fb      	strh	r3, [r7, #6]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80018fe:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	b29b      	uxth	r3, r3
 8001904:	88fa      	ldrh	r2, [r7, #6]
 8001906:	429a      	cmp	r2, r3
 8001908:	d225      	bcs.n	8001956 <ILI9341_Draw_Horizontal_Line+0x76>
 800190a:	4b16      	ldr	r3, [pc, #88]	@ (8001964 <ILI9341_Draw_Horizontal_Line+0x84>)
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	b29b      	uxth	r3, r3
 8001910:	88ba      	ldrh	r2, [r7, #4]
 8001912:	429a      	cmp	r2, r3
 8001914:	d21f      	bcs.n	8001956 <ILI9341_Draw_Horizontal_Line+0x76>
if((X+Width-1)>=LCD_WIDTH)
 8001916:	88fa      	ldrh	r2, [r7, #6]
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	4413      	add	r3, r2
 800191c:	4a10      	ldr	r2, [pc, #64]	@ (8001960 <ILI9341_Draw_Horizontal_Line+0x80>)
 800191e:	8812      	ldrh	r2, [r2, #0]
 8001920:	b292      	uxth	r2, r2
 8001922:	4293      	cmp	r3, r2
 8001924:	dd05      	ble.n	8001932 <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width=LCD_WIDTH-X;
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b29a      	uxth	r2, r3
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8001932:	88fa      	ldrh	r2, [r7, #6]
 8001934:	887b      	ldrh	r3, [r7, #2]
 8001936:	4413      	add	r3, r2
 8001938:	b29b      	uxth	r3, r3
 800193a:	3b01      	subs	r3, #1
 800193c:	b29a      	uxth	r2, r3
 800193e:	88bb      	ldrh	r3, [r7, #4]
 8001940:	88b9      	ldrh	r1, [r7, #4]
 8001942:	88f8      	ldrh	r0, [r7, #6]
 8001944:	f7ff fc0e 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 8001948:	887a      	ldrh	r2, [r7, #2]
 800194a:	883b      	ldrh	r3, [r7, #0]
 800194c:	4611      	mov	r1, r2
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fdde 	bl	8001510 <ILI9341_Draw_Colour_Burst>
 8001954:	e000      	b.n	8001958 <ILI9341_Draw_Horizontal_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001956:	bf00      	nop
}
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bd90      	pop	{r4, r7, pc}
 800195e:	bf00      	nop
 8001960:	20000002 	.word	0x20000002
 8001964:	20000000 	.word	0x20000000

08001968 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height, uint16_t Colour)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4604      	mov	r4, r0
 8001970:	4608      	mov	r0, r1
 8001972:	4611      	mov	r1, r2
 8001974:	461a      	mov	r2, r3
 8001976:	4623      	mov	r3, r4
 8001978:	80fb      	strh	r3, [r7, #6]
 800197a:	4603      	mov	r3, r0
 800197c:	80bb      	strh	r3, [r7, #4]
 800197e:	460b      	mov	r3, r1
 8001980:	807b      	strh	r3, [r7, #2]
 8001982:	4613      	mov	r3, r2
 8001984:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <ILI9341_Draw_Vertical_Line+0x80>)
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	b29b      	uxth	r3, r3
 800198c:	88fa      	ldrh	r2, [r7, #6]
 800198e:	429a      	cmp	r2, r3
 8001990:	d225      	bcs.n	80019de <ILI9341_Draw_Vertical_Line+0x76>
 8001992:	4b16      	ldr	r3, [pc, #88]	@ (80019ec <ILI9341_Draw_Vertical_Line+0x84>)
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	b29b      	uxth	r3, r3
 8001998:	88ba      	ldrh	r2, [r7, #4]
 800199a:	429a      	cmp	r2, r3
 800199c:	d21f      	bcs.n	80019de <ILI9341_Draw_Vertical_Line+0x76>
if((Y+Height-1)>=LCD_HEIGHT)
 800199e:	88ba      	ldrh	r2, [r7, #4]
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	4413      	add	r3, r2
 80019a4:	4a11      	ldr	r2, [pc, #68]	@ (80019ec <ILI9341_Draw_Vertical_Line+0x84>)
 80019a6:	8812      	ldrh	r2, [r2, #0]
 80019a8:	b292      	uxth	r2, r2
 80019aa:	4293      	cmp	r3, r2
 80019ac:	dd05      	ble.n	80019ba <ILI9341_Draw_Vertical_Line+0x52>
	{
		Height=LCD_HEIGHT-Y;
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <ILI9341_Draw_Vertical_Line+0x84>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	88bb      	ldrh	r3, [r7, #4]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X, Y+Height-1);
 80019ba:	88ba      	ldrh	r2, [r7, #4]
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	4413      	add	r3, r2
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	88fa      	ldrh	r2, [r7, #6]
 80019c8:	88b9      	ldrh	r1, [r7, #4]
 80019ca:	88f8      	ldrh	r0, [r7, #6]
 80019cc:	f7ff fbca 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height);
 80019d0:	887a      	ldrh	r2, [r7, #2]
 80019d2:	883b      	ldrh	r3, [r7, #0]
 80019d4:	4611      	mov	r1, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fd9a 	bl	8001510 <ILI9341_Draw_Colour_Burst>
 80019dc:	e000      	b.n	80019e0 <ILI9341_Draw_Vertical_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80019de:	bf00      	nop
}
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd90      	pop	{r4, r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000002 	.word	0x20000002
 80019ec:	20000000 	.word	0x20000000

080019f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f4:	f000 fee0 	bl	80027b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019f8:	f000 f812 	bl	8001a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019fc:	f000 f956 	bl	8001cac <MX_GPIO_Init>
  MX_ETH_Init();
 8001a00:	f000 f878 	bl	8001af4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001a04:	f000 f8fa 	bl	8001bfc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001a08:	f000 f922 	bl	8001c50 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8001a0c:	f000 f8c0 	bl	8001b90 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a10:	f003 fbf8 	bl	8005204 <osKernelInitialize>
  /* creation of LCDTask */
  //LCDTaskHandle = osThreadNew(LCD_Task, NULL, &LCDTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  UI_Init();
 8001a14:	f000 fc46 	bl	80022a4 <UI_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a18:	f003 fc18 	bl	800524c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <main+0x2c>

08001a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b094      	sub	sp, #80	@ 0x50
 8001a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a26:	f107 0320 	add.w	r3, r7, #32
 8001a2a:	2230      	movs	r2, #48	@ 0x30
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f006 f8fa 	bl	8007c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a44:	2300      	movs	r3, #0
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	4b28      	ldr	r3, [pc, #160]	@ (8001aec <SystemClock_Config+0xcc>)
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4c:	4a27      	ldr	r2, [pc, #156]	@ (8001aec <SystemClock_Config+0xcc>)
 8001a4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a54:	4b25      	ldr	r3, [pc, #148]	@ (8001aec <SystemClock_Config+0xcc>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <SystemClock_Config+0xd0>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a21      	ldr	r2, [pc, #132]	@ (8001af0 <SystemClock_Config+0xd0>)
 8001a6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <SystemClock_Config+0xd0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a80:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001a84:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a86:	2302      	movs	r3, #2
 8001a88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a8a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a90:	2304      	movs	r3, #4
 8001a92:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a94:	23a8      	movs	r3, #168	@ 0xa8
 8001a96:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a9c:	2307      	movs	r3, #7
 8001a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa0:	f107 0320 	add.w	r3, r7, #32
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f001 fe6d 	bl	8003784 <HAL_RCC_OscConfig>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ab0:	f000 f9d4 	bl	8001e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab4:	230f      	movs	r3, #15
 8001ab6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ac0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ac4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ac6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001acc:	f107 030c 	add.w	r3, r7, #12
 8001ad0:	2105      	movs	r1, #5
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f002 f8ce 	bl	8003c74 <HAL_RCC_ClockConfig>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ade:	f000 f9bd 	bl	8001e5c <Error_Handler>
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	3750      	adds	r7, #80	@ 0x50
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40007000 	.word	0x40007000

08001af4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001af8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001afa:	4a20      	ldr	r2, [pc, #128]	@ (8001b7c <MX_ETH_Init+0x88>)
 8001afc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001afe:	4b20      	ldr	r3, [pc, #128]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001b04:	4b1e      	ldr	r3, [pc, #120]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b06:	2280      	movs	r2, #128	@ 0x80
 8001b08:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b0c:	22e1      	movs	r2, #225	@ 0xe1
 8001b0e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001b10:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001b16:	4b1a      	ldr	r3, [pc, #104]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001b1c:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001b22:	4b15      	ldr	r3, [pc, #84]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001b24:	4a16      	ldr	r2, [pc, #88]	@ (8001b80 <MX_ETH_Init+0x8c>)
 8001b26:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001b28:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001b2a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b2e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001b32:	4a14      	ldr	r2, [pc, #80]	@ (8001b84 <MX_ETH_Init+0x90>)
 8001b34:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001b36:	4b10      	ldr	r3, [pc, #64]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001b38:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <MX_ETH_Init+0x94>)
 8001b3a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001b3e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001b42:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001b44:	480c      	ldr	r0, [pc, #48]	@ (8001b78 <MX_ETH_Init+0x84>)
 8001b46:	f000 ffdf 	bl	8002b08 <HAL_ETH_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001b50:	f000 f984 	bl	8001e5c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001b54:	2238      	movs	r2, #56	@ 0x38
 8001b56:	2100      	movs	r1, #0
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <MX_ETH_Init+0x98>)
 8001b5a:	f006 f865 	bl	8007c28 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <MX_ETH_Init+0x98>)
 8001b60:	2221      	movs	r2, #33	@ 0x21
 8001b62:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001b64:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <MX_ETH_Init+0x98>)
 8001b66:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001b6a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001b6c:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <MX_ETH_Init+0x98>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200001a8 	.word	0x200001a8
 8001b7c:	40028000 	.word	0x40028000
 8001b80:	200007dc 	.word	0x200007dc
 8001b84:	20000108 	.word	0x20000108
 8001b88:	20000068 	.word	0x20000068
 8001b8c:	20000030 	.word	0x20000030

08001b90 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001b94:	4b17      	ldr	r3, [pc, #92]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001b96:	4a18      	ldr	r2, [pc, #96]	@ (8001bf8 <MX_SPI5_Init+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001b9a:	4b16      	ldr	r3, [pc, #88]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001b9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ba0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bae:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bc0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bc4:	2228      	movs	r2, #40	@ 0x28
 8001bc6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bce:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bd4:	4b07      	ldr	r3, [pc, #28]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001bdc:	220a      	movs	r2, #10
 8001bde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001be0:	4804      	ldr	r0, [pc, #16]	@ (8001bf4 <MX_SPI5_Init+0x64>)
 8001be2:	f002 fa67 	bl	80040b4 <HAL_SPI_Init>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001bec:	f000 f936 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001bf0:	bf00      	nop
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000258 	.word	0x20000258
 8001bf8:	40015000 	.word	0x40015000

08001bfc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <MX_USART3_UART_Init+0x50>)
 8001c04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c22:	220c      	movs	r2, #12
 8001c24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c32:	4805      	ldr	r0, [pc, #20]	@ (8001c48 <MX_USART3_UART_Init+0x4c>)
 8001c34:	f002 fce8 	bl	8004608 <HAL_UART_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c3e:	f000 f90d 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200002b0 	.word	0x200002b0
 8001c4c:	40004800 	.word	0x40004800

08001c50 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c54:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c56:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c5e:	2204      	movs	r2, #4
 8001c60:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c62:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c64:	2202      	movs	r2, #2
 8001c66:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c70:	2202      	movs	r2, #2
 8001c72:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c80:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c94:	f001 fc66 	bl	8003564 <HAL_PCD_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001c9e:	f000 f8dd 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200002f8 	.word	0x200002f8

08001cac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08c      	sub	sp, #48	@ 0x30
 8001cb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	60da      	str	r2, [r3, #12]
 8001cc0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
 8001cc6:	4b60      	ldr	r3, [pc, #384]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	4a5f      	ldr	r2, [pc, #380]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	4b59      	ldr	r3, [pc, #356]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	4a58      	ldr	r2, [pc, #352]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001ce8:	f043 0320 	orr.w	r3, r3, #32
 8001cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cee:	4b56      	ldr	r3, [pc, #344]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	f003 0320 	and.w	r3, r3, #32
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b52      	ldr	r3, [pc, #328]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a51      	ldr	r2, [pc, #324]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a4a      	ldr	r2, [pc, #296]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b48      	ldr	r3, [pc, #288]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	4b44      	ldr	r3, [pc, #272]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3a:	4a43      	ldr	r2, [pc, #268]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d42:	4b41      	ldr	r3, [pc, #260]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	60bb      	str	r3, [r7, #8]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	4b3d      	ldr	r3, [pc, #244]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	4a3c      	ldr	r2, [pc, #240]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d66:	607b      	str	r3, [r7, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	603b      	str	r3, [r7, #0]
 8001d6e:	4b36      	ldr	r3, [pc, #216]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	4a35      	ldr	r2, [pc, #212]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d74:	f043 0308 	orr.w	r3, r3, #8
 8001d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7a:	4b33      	ldr	r3, [pc, #204]	@ (8001e48 <MX_GPIO_Init+0x19c>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	f003 0308 	and.w	r3, r3, #8
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001d86:	2200      	movs	r2, #0
 8001d88:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001d8c:	482f      	ldr	r0, [pc, #188]	@ (8001e4c <MX_GPIO_Init+0x1a0>)
 8001d8e:	f001 fbb7 	bl	8003500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2141      	movs	r1, #65	@ 0x41
 8001d96:	482e      	ldr	r0, [pc, #184]	@ (8001e50 <MX_GPIO_Init+0x1a4>)
 8001d98:	f001 fbb2 	bl	8003500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_Pin|DC_RS_Pin, GPIO_PIN_RESET);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2103      	movs	r1, #3
 8001da0:	482c      	ldr	r0, [pc, #176]	@ (8001e54 <MX_GPIO_Init+0x1a8>)
 8001da2:	f001 fbad 	bl	8003500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001da6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4826      	ldr	r0, [pc, #152]	@ (8001e58 <MX_GPIO_Init+0x1ac>)
 8001dbe:	f001 f9f3 	bl	80031a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001dc2:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd4:	f107 031c 	add.w	r3, r7, #28
 8001dd8:	4619      	mov	r1, r3
 8001dda:	481c      	ldr	r0, [pc, #112]	@ (8001e4c <MX_GPIO_Init+0x1a0>)
 8001ddc:	f001 f9e4 	bl	80031a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = CS_Pin|USB_PowerSwitchOn_Pin;
 8001de0:	2341      	movs	r3, #65	@ 0x41
 8001de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	4619      	mov	r1, r3
 8001df6:	4816      	ldr	r0, [pc, #88]	@ (8001e50 <MX_GPIO_Init+0x1a4>)
 8001df8:	f001 f9d6 	bl	80031a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001dfc:	2380      	movs	r3, #128	@ 0x80
 8001dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4810      	ldr	r0, [pc, #64]	@ (8001e50 <MX_GPIO_Init+0x1a4>)
 8001e10:	f001 f9ca 	bl	80031a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin DC_RS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|DC_RS_Pin;
 8001e14:	2303      	movs	r3, #3
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	4619      	mov	r1, r3
 8001e2a:	480a      	ldr	r0, [pc, #40]	@ (8001e54 <MX_GPIO_Init+0x1a8>)
 8001e2c:	f001 f9bc 	bl	80031a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2105      	movs	r1, #5
 8001e34:	2028      	movs	r0, #40	@ 0x28
 8001e36:	f000 fe30 	bl	8002a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e3a:	2028      	movs	r0, #40	@ 0x28
 8001e3c:	f000 fe49 	bl	8002ad2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e40:	bf00      	nop
 8001e42:	3730      	adds	r7, #48	@ 0x30
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	40021800 	.word	0x40021800
 8001e54:	40020c00 	.word	0x40020c00
 8001e58:	40020800 	.word	0x40020800

08001e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e60:	b672      	cpsid	i
}
 8001e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <Error_Handler+0x8>

08001e68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	607b      	str	r3, [r7, #4]
 8001e72:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <HAL_MspInit+0x54>)
 8001e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e76:	4a11      	ldr	r2, [pc, #68]	@ (8001ebc <HAL_MspInit+0x54>)
 8001e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ebc <HAL_MspInit+0x54>)
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e86:	607b      	str	r3, [r7, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ebc <HAL_MspInit+0x54>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	4a0a      	ldr	r2, [pc, #40]	@ (8001ebc <HAL_MspInit+0x54>)
 8001e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9a:	4b08      	ldr	r3, [pc, #32]	@ (8001ebc <HAL_MspInit+0x54>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea2:	603b      	str	r3, [r7, #0]
 8001ea4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	210f      	movs	r1, #15
 8001eaa:	f06f 0001 	mvn.w	r0, #1
 8001eae:	f000 fdf4 	bl	8002a9a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40023800 	.word	0x40023800

08001ec0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08e      	sub	sp, #56	@ 0x38
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
 8001ed6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a55      	ldr	r2, [pc, #340]	@ (8002034 <HAL_ETH_MspInit+0x174>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	f040 80a4 	bne.w	800202c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	623b      	str	r3, [r7, #32]
 8001ee8:	4b53      	ldr	r3, [pc, #332]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eec:	4a52      	ldr	r2, [pc, #328]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001eee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ef2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef4:	4b50      	ldr	r3, [pc, #320]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001efc:	623b      	str	r3, [r7, #32]
 8001efe:	6a3b      	ldr	r3, [r7, #32]
 8001f00:	2300      	movs	r3, #0
 8001f02:	61fb      	str	r3, [r7, #28]
 8001f04:	4b4c      	ldr	r3, [pc, #304]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f08:	4a4b      	ldr	r2, [pc, #300]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f10:	4b49      	ldr	r3, [pc, #292]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f18:	61fb      	str	r3, [r7, #28]
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
 8001f20:	4b45      	ldr	r3, [pc, #276]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f24:	4a44      	ldr	r2, [pc, #272]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2c:	4b42      	ldr	r3, [pc, #264]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f34:	61bb      	str	r3, [r7, #24]
 8001f36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f40:	4a3d      	ldr	r2, [pc, #244]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f42:	f043 0304 	orr.w	r3, r3, #4
 8001f46:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f48:	4b3b      	ldr	r3, [pc, #236]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f54:	2300      	movs	r3, #0
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	4b37      	ldr	r3, [pc, #220]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5c:	4a36      	ldr	r2, [pc, #216]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f64:	4b34      	ldr	r3, [pc, #208]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	4b30      	ldr	r3, [pc, #192]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f78:	4a2f      	ldr	r2, [pc, #188]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f7a:	f043 0302 	orr.w	r3, r3, #2
 8001f7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f80:	4b2d      	ldr	r3, [pc, #180]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	4b29      	ldr	r3, [pc, #164]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f94:	4a28      	ldr	r2, [pc, #160]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9c:	4b26      	ldr	r3, [pc, #152]	@ (8002038 <HAL_ETH_MspInit+0x178>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001fa8:	2332      	movs	r3, #50	@ 0x32
 8001faa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fb8:	230b      	movs	r3, #11
 8001fba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	481e      	ldr	r0, [pc, #120]	@ (800203c <HAL_ETH_MspInit+0x17c>)
 8001fc4:	f001 f8f0 	bl	80031a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001fc8:	2386      	movs	r3, #134	@ 0x86
 8001fca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fd8:	230b      	movs	r3, #11
 8001fda:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4817      	ldr	r0, [pc, #92]	@ (8002040 <HAL_ETH_MspInit+0x180>)
 8001fe4:	f001 f8e0 	bl	80031a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001fe8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ffa:	230b      	movs	r3, #11
 8001ffc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002002:	4619      	mov	r1, r3
 8002004:	480f      	ldr	r0, [pc, #60]	@ (8002044 <HAL_ETH_MspInit+0x184>)
 8002006:	f001 f8cf 	bl	80031a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800200a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002010:	2302      	movs	r3, #2
 8002012:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002018:	2303      	movs	r3, #3
 800201a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800201c:	230b      	movs	r3, #11
 800201e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002024:	4619      	mov	r1, r3
 8002026:	4808      	ldr	r0, [pc, #32]	@ (8002048 <HAL_ETH_MspInit+0x188>)
 8002028:	f001 f8be 	bl	80031a8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800202c:	bf00      	nop
 800202e:	3738      	adds	r7, #56	@ 0x38
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40028000 	.word	0x40028000
 8002038:	40023800 	.word	0x40023800
 800203c:	40020800 	.word	0x40020800
 8002040:	40020000 	.word	0x40020000
 8002044:	40020400 	.word	0x40020400
 8002048:	40021800 	.word	0x40021800

0800204c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	@ 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a19      	ldr	r2, [pc, #100]	@ (80020d0 <HAL_SPI_MspInit+0x84>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d12c      	bne.n	80020c8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	4b18      	ldr	r3, [pc, #96]	@ (80020d4 <HAL_SPI_MspInit+0x88>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002076:	4a17      	ldr	r2, [pc, #92]	@ (80020d4 <HAL_SPI_MspInit+0x88>)
 8002078:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800207c:	6453      	str	r3, [r2, #68]	@ 0x44
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <HAL_SPI_MspInit+0x88>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002082:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002086:	613b      	str	r3, [r7, #16]
 8002088:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	4b11      	ldr	r3, [pc, #68]	@ (80020d4 <HAL_SPI_MspInit+0x88>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	4a10      	ldr	r2, [pc, #64]	@ (80020d4 <HAL_SPI_MspInit+0x88>)
 8002094:	f043 0320 	orr.w	r3, r3, #32
 8002098:	6313      	str	r3, [r2, #48]	@ 0x30
 800209a:	4b0e      	ldr	r3, [pc, #56]	@ (80020d4 <HAL_SPI_MspInit+0x88>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	f003 0320 	and.w	r3, r3, #32
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80020a6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80020aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b4:	2303      	movs	r3, #3
 80020b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80020b8:	2305      	movs	r3, #5
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4619      	mov	r1, r3
 80020c2:	4805      	ldr	r0, [pc, #20]	@ (80020d8 <HAL_SPI_MspInit+0x8c>)
 80020c4:	f001 f870 	bl	80031a8 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80020c8:	bf00      	nop
 80020ca:	3728      	adds	r7, #40	@ 0x28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40015000 	.word	0x40015000
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40021400 	.word	0x40021400

080020dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	@ 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a19      	ldr	r2, [pc, #100]	@ (8002160 <HAL_UART_MspInit+0x84>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d12c      	bne.n	8002158 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	4b18      	ldr	r3, [pc, #96]	@ (8002164 <HAL_UART_MspInit+0x88>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	4a17      	ldr	r2, [pc, #92]	@ (8002164 <HAL_UART_MspInit+0x88>)
 8002108:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800210c:	6413      	str	r3, [r2, #64]	@ 0x40
 800210e:	4b15      	ldr	r3, [pc, #84]	@ (8002164 <HAL_UART_MspInit+0x88>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	4b11      	ldr	r3, [pc, #68]	@ (8002164 <HAL_UART_MspInit+0x88>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	4a10      	ldr	r2, [pc, #64]	@ (8002164 <HAL_UART_MspInit+0x88>)
 8002124:	f043 0308 	orr.w	r3, r3, #8
 8002128:	6313      	str	r3, [r2, #48]	@ 0x30
 800212a:	4b0e      	ldr	r3, [pc, #56]	@ (8002164 <HAL_UART_MspInit+0x88>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002136:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002148:	2307      	movs	r3, #7
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	4805      	ldr	r0, [pc, #20]	@ (8002168 <HAL_UART_MspInit+0x8c>)
 8002154:	f001 f828 	bl	80031a8 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	@ 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40004800 	.word	0x40004800
 8002164:	40023800 	.word	0x40023800
 8002168:	40020c00 	.word	0x40020c00

0800216c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	@ 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800218c:	d13f      	bne.n	800220e <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b21      	ldr	r3, [pc, #132]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80021aa:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80021ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b8:	2303      	movs	r3, #3
 80021ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021bc:	230a      	movs	r3, #10
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	4619      	mov	r1, r3
 80021c6:	4815      	ldr	r0, [pc, #84]	@ (800221c <HAL_PCD_MspInit+0xb0>)
 80021c8:	f000 ffee 	bl	80031a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4619      	mov	r1, r3
 80021e0:	480e      	ldr	r0, [pc, #56]	@ (800221c <HAL_PCD_MspInit+0xb0>)
 80021e2:	f000 ffe1 	bl	80031a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 80021e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 80021ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021f0:	6353      	str	r3, [r2, #52]	@ 0x34
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 80021f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fa:	4a07      	ldr	r2, [pc, #28]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 80021fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002200:	6453      	str	r3, [r2, #68]	@ 0x44
 8002202:	4b05      	ldr	r3, [pc, #20]	@ (8002218 <HAL_PCD_MspInit+0xac>)
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800220e:	bf00      	nop
 8002210:	3728      	adds	r7, #40	@ 0x28
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40023800 	.word	0x40023800
 800221c:	40020000 	.word	0x40020000

08002220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <NMI_Handler+0x4>

08002228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <HardFault_Handler+0x4>

08002230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <MemManage_Handler+0x4>

08002238 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <BusFault_Handler+0x4>

08002240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <UsageFault_Handler+0x4>

08002248 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800225a:	f000 faff 	bl	800285c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800225e:	f004 fc63 	bl	8006b28 <xTaskGetSchedulerState>
 8002262:	4603      	mov	r3, r0
 8002264:	2b01      	cmp	r3, #1
 8002266:	d001      	beq.n	800226c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002268:	f005 fa5e 	bl	8007728 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}

08002270 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002274:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002278:	f001 f95c 	bl	8003534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}

08002280 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <SystemInit+0x20>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800228a:	4a05      	ldr	r2, [pc, #20]	@ (80022a0 <SystemInit+0x20>)
 800228c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <UI_Init>:
static void Generate_Sine_Samples(void);
static void draw_main_dashboard(void);
static void draw_system_info(void);
static void draw_moving_sine(uint8_t *data, uint32_t offset);

void UI_Init(void) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af02      	add	r7, sp, #8
    Generate_Sine_Samples();
 80022aa:	f000 f841 	bl	8002330 <Generate_Sine_Samples>

    HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2101      	movs	r1, #1
 80022b2:	4819      	ldr	r0, [pc, #100]	@ (8002318 <UI_Init+0x74>)
 80022b4:	f001 f924 	bl	8003500 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80022b8:	2064      	movs	r0, #100	@ 0x64
 80022ba:	f000 faef 	bl	800289c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 80022be:	2201      	movs	r2, #1
 80022c0:	2101      	movs	r1, #1
 80022c2:	4815      	ldr	r0, [pc, #84]	@ (8002318 <UI_Init+0x74>)
 80022c4:	f001 f91c 	bl	8003500 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80022c8:	2064      	movs	r0, #100	@ 0x64
 80022ca:	f000 fae7 	bl	800289c <HAL_Delay>

    ILI9341_Init();
 80022ce:	f7ff f811 	bl	80012f4 <ILI9341_Init>

    lcdQueueHandle = xQueueCreate(5, sizeof(uint32_t));
 80022d2:	2200      	movs	r2, #0
 80022d4:	2104      	movs	r1, #4
 80022d6:	2005      	movs	r0, #5
 80022d8:	f003 f9ad 	bl	8005636 <xQueueGenericCreate>
 80022dc:	4603      	mov	r3, r0
 80022de:	4a0f      	ldr	r2, [pc, #60]	@ (800231c <UI_Init+0x78>)
 80022e0:	6013      	str	r3, [r2, #0]
    if(lcdQueueHandle == NULL) {
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <UI_Init+0x78>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <UI_Init+0x4a>
        Error_Handler();
 80022ea:	f7ff fdb7 	bl	8001e5c <Error_Handler>
    }

    BaseType_t result = xTaskCreate(
 80022ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002320 <UI_Init+0x7c>)
 80022f0:	9301      	str	r3, [sp, #4]
 80022f2:	2301      	movs	r3, #1
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	2300      	movs	r3, #0
 80022f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022fc:	4909      	ldr	r1, [pc, #36]	@ (8002324 <UI_Init+0x80>)
 80022fe:	480a      	ldr	r0, [pc, #40]	@ (8002328 <UI_Init+0x84>)
 8002300:	f003 fe48 	bl	8005f94 <xTaskCreate>
 8002304:	6078      	str	r0, [r7, #4]
        NULL,
        tskIDLE_PRIORITY + 1,
        &lcdTaskHandle
    );

    if(result != pdPASS) {
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d001      	beq.n	8002310 <UI_Init+0x6c>
        Error_Handler();
 800230c:	f7ff fda6 	bl	8001e5c <Error_Handler>
    }
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40020c00 	.word	0x40020c00
 800231c:	200007e8 	.word	0x200007e8
 8002320:	200007e4 	.word	0x200007e4
 8002324:	08008d00 	.word	0x08008d00
 8002328:	080025f1 	.word	0x080025f1
 800232c:	00000000 	.word	0x00000000

08002330 <Generate_Sine_Samples>:

static void Generate_Sine_Samples(void) {
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
    for (int i = 0; i < 1024; i++) {
 8002336:	2300      	movs	r3, #0
 8002338:	607b      	str	r3, [r7, #4]
 800233a:	e03a      	b.n	80023b2 <Generate_Sine_Samples+0x82>
        sin_samples[i] = (uint8_t)(120 + 50 * sin(5.0 * 2 * M_PI * i / 1024.0));
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7fe f8a9 	bl	8000494 <__aeabi_i2d>
 8002342:	a325      	add	r3, pc, #148	@ (adr r3, 80023d8 <Generate_Sine_Samples+0xa8>)
 8002344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002348:	f7fe f90e 	bl	8000568 <__aeabi_dmul>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4610      	mov	r0, r2
 8002352:	4619      	mov	r1, r3
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	4b1b      	ldr	r3, [pc, #108]	@ (80023c8 <Generate_Sine_Samples+0x98>)
 800235a:	f7fe fa2f 	bl	80007bc <__aeabi_ddiv>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	ec43 2b17 	vmov	d7, r2, r3
 8002366:	eeb0 0a47 	vmov.f32	s0, s14
 800236a:	eef0 0a67 	vmov.f32	s1, s15
 800236e:	f005 fc97 	bl	8007ca0 <sin>
 8002372:	ec51 0b10 	vmov	r0, r1, d0
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	4b14      	ldr	r3, [pc, #80]	@ (80023cc <Generate_Sine_Samples+0x9c>)
 800237c:	f7fe f8f4 	bl	8000568 <__aeabi_dmul>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <Generate_Sine_Samples+0xa0>)
 800238e:	f7fd ff35 	bl	80001fc <__adddf3>
 8002392:	4602      	mov	r2, r0
 8002394:	460b      	mov	r3, r1
 8002396:	4610      	mov	r0, r2
 8002398:	4619      	mov	r1, r3
 800239a:	f7fe fba7 	bl	8000aec <__aeabi_d2uiz>
 800239e:	4603      	mov	r3, r0
 80023a0:	b2d9      	uxtb	r1, r3
 80023a2:	4a0c      	ldr	r2, [pc, #48]	@ (80023d4 <Generate_Sine_Samples+0xa4>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4413      	add	r3, r2
 80023a8:	460a      	mov	r2, r1
 80023aa:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 1024; i++) {
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	3301      	adds	r3, #1
 80023b0:	607b      	str	r3, [r7, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b8:	dbc0      	blt.n	800233c <Generate_Sine_Samples+0xc>
    }
}
 80023ba:	bf00      	nop
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	f3af 8000 	nop.w
 80023c8:	40900000 	.word	0x40900000
 80023cc:	40490000 	.word	0x40490000
 80023d0:	405e0000 	.word	0x405e0000
 80023d4:	200007f0 	.word	0x200007f0
 80023d8:	2955385e 	.word	0x2955385e
 80023dc:	403f6a7a 	.word	0x403f6a7a

080023e0 <draw_main_dashboard>:

static void draw_main_dashboard(void) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af02      	add	r7, sp, #8
    ILI9341_Fill_Screen(BLACK);
 80023e6:	2000      	movs	r0, #0
 80023e8:	f7ff f92e 	bl	8001648 <ILI9341_Fill_Screen>
    vTaskDelay(pdMS_TO_TICKS(10));
 80023ec:	200a      	movs	r0, #10
 80023ee:	f003 ff17 	bl	8006220 <vTaskDelay>

    ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, GREEN);
 80023f2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	231e      	movs	r3, #30
 80023fa:	22f0      	movs	r2, #240	@ 0xf0
 80023fc:	2100      	movs	r1, #0
 80023fe:	2000      	movs	r0, #0
 8002400:	f7fe fd2a 	bl	8000e58 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("SYSTEM READY", 55, 10, BLACK, 2, GREEN);
 8002404:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	2302      	movs	r3, #2
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	2300      	movs	r3, #0
 8002410:	220a      	movs	r2, #10
 8002412:	2137      	movs	r1, #55	@ 0x37
 8002414:	481c      	ldr	r0, [pc, #112]	@ (8002488 <draw_main_dashboard+0xa8>)
 8002416:	f7fe fe17 	bl	8001048 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("Welcome to", 30, 60, WHITE, 2, BLACK);
 800241a:	2300      	movs	r3, #0
 800241c:	9301      	str	r3, [sp, #4]
 800241e:	2302      	movs	r3, #2
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002426:	223c      	movs	r2, #60	@ 0x3c
 8002428:	211e      	movs	r1, #30
 800242a:	4818      	ldr	r0, [pc, #96]	@ (800248c <draw_main_dashboard+0xac>)
 800242c:	f7fe fe0c 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("SYNTH RTOS", 20, 90, YELLOW, 3, BLACK);
 8002430:	2300      	movs	r3, #0
 8002432:	9301      	str	r3, [sp, #4]
 8002434:	2303      	movs	r3, #3
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800243c:	225a      	movs	r2, #90	@ 0x5a
 800243e:	2114      	movs	r1, #20
 8002440:	4813      	ldr	r0, [pc, #76]	@ (8002490 <draw_main_dashboard+0xb0>)
 8002442:	f7fe fe01 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("BLACKPILL", 10, 130, CYAN, 3, BLACK);
 8002446:	2300      	movs	r3, #0
 8002448:	9301      	str	r3, [sp, #4]
 800244a:	2303      	movs	r3, #3
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002452:	2282      	movs	r2, #130	@ 0x82
 8002454:	210a      	movs	r1, #10
 8002456:	480f      	ldr	r0, [pc, #60]	@ (8002494 <draw_main_dashboard+0xb4>)
 8002458:	f7fe fdf6 	bl	8001048 <ILI9341_Draw_Text>

    ILI9341_Draw_Horizontal_Line(20, 180, 200, WHITE);
 800245c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002460:	22c8      	movs	r2, #200	@ 0xc8
 8002462:	21b4      	movs	r1, #180	@ 0xb4
 8002464:	2014      	movs	r0, #20
 8002466:	f7ff fa3b 	bl	80018e0 <ILI9341_Draw_Horizontal_Line>
    ILI9341_Draw_Text("Press Button", 60, 195, LIGHTGREY, 1, BLACK);
 800246a:	2300      	movs	r3, #0
 800246c:	9301      	str	r3, [sp, #4]
 800246e:	2301      	movs	r3, #1
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002476:	22c3      	movs	r2, #195	@ 0xc3
 8002478:	213c      	movs	r1, #60	@ 0x3c
 800247a:	4807      	ldr	r0, [pc, #28]	@ (8002498 <draw_main_dashboard+0xb8>)
 800247c:	f7fe fde4 	bl	8001048 <ILI9341_Draw_Text>
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	08008d08 	.word	0x08008d08
 800248c:	08008d18 	.word	0x08008d18
 8002490:	08008d24 	.word	0x08008d24
 8002494:	08008d30 	.word	0x08008d30
 8002498:	08008d3c 	.word	0x08008d3c

0800249c <draw_system_info>:

static void draw_system_info(void) {
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af02      	add	r7, sp, #8
    ILI9341_Fill_Screen(BLACK);
 80024a2:	2000      	movs	r0, #0
 80024a4:	f7ff f8d0 	bl	8001648 <ILI9341_Fill_Screen>
    ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, BLUE);
 80024a8:	231f      	movs	r3, #31
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	231e      	movs	r3, #30
 80024ae:	22f0      	movs	r2, #240	@ 0xf0
 80024b0:	2100      	movs	r1, #0
 80024b2:	2000      	movs	r0, #0
 80024b4:	f7fe fcd0 	bl	8000e58 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("SYSTEM INFO", 60, 10, WHITE, 2, BLUE);
 80024b8:	231f      	movs	r3, #31
 80024ba:	9301      	str	r3, [sp, #4]
 80024bc:	2302      	movs	r3, #2
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024c4:	220a      	movs	r2, #10
 80024c6:	213c      	movs	r1, #60	@ 0x3c
 80024c8:	4818      	ldr	r0, [pc, #96]	@ (800252c <draw_system_info+0x90>)
 80024ca:	f7fe fdbd 	bl	8001048 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("CPU: STM32F429", 20, 60, WHITE, 2, BLACK);
 80024ce:	2300      	movs	r3, #0
 80024d0:	9301      	str	r3, [sp, #4]
 80024d2:	2302      	movs	r3, #2
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024da:	223c      	movs	r2, #60	@ 0x3c
 80024dc:	2114      	movs	r1, #20
 80024de:	4814      	ldr	r0, [pc, #80]	@ (8002530 <draw_system_info+0x94>)
 80024e0:	f7fe fdb2 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("RTOS: FreeRTOS", 20, 90, WHITE, 2, BLACK);
 80024e4:	2300      	movs	r3, #0
 80024e6:	9301      	str	r3, [sp, #4]
 80024e8:	2302      	movs	r3, #2
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024f0:	225a      	movs	r2, #90	@ 0x5a
 80024f2:	2114      	movs	r1, #20
 80024f4:	480f      	ldr	r0, [pc, #60]	@ (8002534 <draw_system_info+0x98>)
 80024f6:	f7fe fda7 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("LCD: ILI9341", 20, 120, WHITE, 2, BLACK);
 80024fa:	2300      	movs	r3, #0
 80024fc:	9301      	str	r3, [sp, #4]
 80024fe:	2302      	movs	r3, #2
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002506:	2278      	movs	r2, #120	@ 0x78
 8002508:	2114      	movs	r1, #20
 800250a:	480b      	ldr	r0, [pc, #44]	@ (8002538 <draw_system_info+0x9c>)
 800250c:	f7fe fd9c 	bl	8001048 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("Status: Running", 20, 160, GREEN, 2, BLACK);
 8002510:	2300      	movs	r3, #0
 8002512:	9301      	str	r3, [sp, #4]
 8002514:	2302      	movs	r3, #2
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800251c:	22a0      	movs	r2, #160	@ 0xa0
 800251e:	2114      	movs	r1, #20
 8002520:	4806      	ldr	r0, [pc, #24]	@ (800253c <draw_system_info+0xa0>)
 8002522:	f7fe fd91 	bl	8001048 <ILI9341_Draw_Text>
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	08008d4c 	.word	0x08008d4c
 8002530:	08008d58 	.word	0x08008d58
 8002534:	08008d68 	.word	0x08008d68
 8002538:	08008d78 	.word	0x08008d78
 800253c:	08008d88 	.word	0x08008d88

08002540 <draw_moving_sine>:

static void draw_moving_sine(uint8_t *data, uint32_t offset) {
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
    for(int x = 0; x < 239; x++) {
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
 800254e:	e045      	b.n	80025dc <draw_moving_sine+0x9c>
        ILI9341_Draw_Vertical_Line(x, 50, 160, BLACK);
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	b298      	uxth	r0, r3
 8002554:	2300      	movs	r3, #0
 8002556:	22a0      	movs	r2, #160	@ 0xa0
 8002558:	2132      	movs	r1, #50	@ 0x32
 800255a:	f7ff fa05 	bl	8001968 <ILI9341_Draw_Vertical_Line>

        if(x % 4 == 0) {
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f003 0303 	and.w	r3, r3, #3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d107      	bne.n	8002578 <draw_moving_sine+0x38>
            ILI9341_Draw_Pixel(x, 120, DARKGREY);
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	b29b      	uxth	r3, r3
 800256c:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 8002570:	2178      	movs	r1, #120	@ 0x78
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff f88e 	bl	8001694 <ILI9341_Draw_Pixel>
        }

        uint32_t index = (offset + x) % 1024;
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	4413      	add	r3, r2
 800257e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002582:	60fb      	str	r3, [r7, #12]
        uint8_t y_val = data[index];
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	4413      	add	r3, r2
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	74fb      	strb	r3, [r7, #19]

        if(y_val < 50)  y_val = 50;
 800258e:	7cfb      	ldrb	r3, [r7, #19]
 8002590:	2b31      	cmp	r3, #49	@ 0x31
 8002592:	d801      	bhi.n	8002598 <draw_moving_sine+0x58>
 8002594:	2332      	movs	r3, #50	@ 0x32
 8002596:	74fb      	strb	r3, [r7, #19]
        if(y_val > 210) y_val = 210;
 8002598:	7cfb      	ldrb	r3, [r7, #19]
 800259a:	2bd2      	cmp	r3, #210	@ 0xd2
 800259c:	d901      	bls.n	80025a2 <draw_moving_sine+0x62>
 800259e:	23d2      	movs	r3, #210	@ 0xd2
 80025a0:	74fb      	strb	r3, [r7, #19]

        ILI9341_Draw_Pixel(x, y_val, YELLOW);
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	7cfa      	ldrb	r2, [r7, #19]
 80025a8:	b291      	uxth	r1, r2
 80025aa:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff f870 	bl	8001694 <ILI9341_Draw_Pixel>

        if(x % 20 == 0) {
 80025b4:	6979      	ldr	r1, [r7, #20]
 80025b6:	4b0d      	ldr	r3, [pc, #52]	@ (80025ec <draw_moving_sine+0xac>)
 80025b8:	fb83 2301 	smull	r2, r3, r3, r1
 80025bc:	10da      	asrs	r2, r3, #3
 80025be:	17cb      	asrs	r3, r1, #31
 80025c0:	1ad2      	subs	r2, r2, r3
 80025c2:	4613      	mov	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	1aca      	subs	r2, r1, r3
 80025cc:	2a00      	cmp	r2, #0
 80025ce:	d102      	bne.n	80025d6 <draw_moving_sine+0x96>
            vTaskDelay(pdMS_TO_TICKS(1));
 80025d0:	2001      	movs	r0, #1
 80025d2:	f003 fe25 	bl	8006220 <vTaskDelay>
    for(int x = 0; x < 239; x++) {
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3301      	adds	r3, #1
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	2bee      	cmp	r3, #238	@ 0xee
 80025e0:	ddb6      	ble.n	8002550 <draw_moving_sine+0x10>
        }
    }
}
 80025e2:	bf00      	nop
 80025e4:	bf00      	nop
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	66666667 	.word	0x66666667

080025f0 <LCD_Task>:

static void LCD_Task(void *argument) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
    uint32_t received;
    uint32_t offset = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
    uint8_t *current_data_ptr = NULL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	613b      	str	r3, [r7, #16]
    uint8_t screen_mode = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	73fb      	strb	r3, [r7, #15]
    uint8_t last_screen_mode = 255;
 8002604:	23ff      	movs	r3, #255	@ 0xff
 8002606:	73bb      	strb	r3, [r7, #14]

    for(;;) {
        if(xQueueReceive(lcdQueueHandle, &received, 0) == pdTRUE) {
 8002608:	4b23      	ldr	r3, [pc, #140]	@ (8002698 <LCD_Task+0xa8>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f107 0108 	add.w	r1, r7, #8
 8002610:	2200      	movs	r2, #0
 8002612:	4618      	mov	r0, r3
 8002614:	f003 fa0e 	bl	8005a34 <xQueueReceive>
 8002618:	4603      	mov	r3, r0
 800261a:	2b01      	cmp	r3, #1
 800261c:	d114      	bne.n	8002648 <LCD_Task+0x58>
            if(received >= 0x20000000) {
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002624:	d304      	bcc.n	8002630 <LCD_Task+0x40>
                current_data_ptr = (uint8_t*)received;
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	613b      	str	r3, [r7, #16]
                screen_mode = 2;
 800262a:	2302      	movs	r3, #2
 800262c:	73fb      	strb	r3, [r7, #15]
 800262e:	e003      	b.n	8002638 <LCD_Task+0x48>
            } else {
                screen_mode = (uint8_t)received;
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	73fb      	strb	r3, [r7, #15]
                current_data_ptr = NULL;
 8002634:	2300      	movs	r3, #0
 8002636:	613b      	str	r3, [r7, #16]
            }

            ILI9341_Fill_Screen(BLACK);
 8002638:	2000      	movs	r0, #0
 800263a:	f7ff f805 	bl	8001648 <ILI9341_Fill_Screen>
            memset(prev_y, 120, sizeof(prev_y));
 800263e:	22f0      	movs	r2, #240	@ 0xf0
 8002640:	2178      	movs	r1, #120	@ 0x78
 8002642:	4816      	ldr	r0, [pc, #88]	@ (800269c <LCD_Task+0xac>)
 8002644:	f005 faf0 	bl	8007c28 <memset>
        }

        if(screen_mode == 2 && current_data_ptr != NULL) {
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d10f      	bne.n	800266e <LCD_Task+0x7e>
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00c      	beq.n	800266e <LCD_Task+0x7e>
            draw_moving_sine(current_data_ptr, offset);
 8002654:	6979      	ldr	r1, [r7, #20]
 8002656:	6938      	ldr	r0, [r7, #16]
 8002658:	f7ff ff72 	bl	8002540 <draw_moving_sine>
            offset = (offset + 6) % 1024;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3306      	adds	r3, #6
 8002660:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002664:	617b      	str	r3, [r7, #20]
            vTaskDelay(pdMS_TO_TICKS(30));
 8002666:	201e      	movs	r0, #30
 8002668:	f003 fdda 	bl	8006220 <vTaskDelay>
 800266c:	e010      	b.n	8002690 <LCD_Task+0xa0>
        }
        else if(screen_mode != last_screen_mode) {
 800266e:	7bfa      	ldrb	r2, [r7, #15]
 8002670:	7bbb      	ldrb	r3, [r7, #14]
 8002672:	429a      	cmp	r2, r3
 8002674:	d00c      	beq.n	8002690 <LCD_Task+0xa0>
            if(screen_mode == 0) draw_main_dashboard();
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <LCD_Task+0x92>
 800267c:	f7ff feb0 	bl	80023e0 <draw_main_dashboard>
 8002680:	e004      	b.n	800268c <LCD_Task+0x9c>
            else if(screen_mode == 1) draw_system_info();
 8002682:	7bfb      	ldrb	r3, [r7, #15]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <LCD_Task+0x9c>
 8002688:	f7ff ff08 	bl	800249c <draw_system_info>
            last_screen_mode = screen_mode;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	73bb      	strb	r3, [r7, #14]
        }

        vTaskDelay(pdMS_TO_TICKS(10));
 8002690:	200a      	movs	r0, #10
 8002692:	f003 fdc5 	bl	8006220 <vTaskDelay>
        if(xQueueReceive(lcdQueueHandle, &received, 0) == pdTRUE) {
 8002696:	e7b7      	b.n	8002608 <LCD_Task+0x18>
 8002698:	200007e8 	.word	0x200007e8
 800269c:	20000bf0 	.word	0x20000bf0

080026a0 <HAL_GPIO_EXTI_Callback>:
    }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_tick = 0;

    if(GPIO_PIN == USER_Btn_Pin)
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026b0:	d14a      	bne.n	8002748 <HAL_GPIO_EXTI_Callback+0xa8>
    {
        if(HAL_GetTick() - last_tick < 250) return;
 80026b2:	f000 f8e7 	bl	8002884 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	4b25      	ldr	r3, [pc, #148]	@ (8002750 <HAL_GPIO_EXTI_Callback+0xb0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2bf9      	cmp	r3, #249	@ 0xf9
 80026c0:	d941      	bls.n	8002746 <HAL_GPIO_EXTI_Callback+0xa6>
        last_tick = HAL_GetTick();
 80026c2:	f000 f8df 	bl	8002884 <HAL_GetTick>
 80026c6:	4603      	mov	r3, r0
 80026c8:	4a21      	ldr	r2, [pc, #132]	@ (8002750 <HAL_GPIO_EXTI_Callback+0xb0>)
 80026ca:	6013      	str	r3, [r2, #0]

        if(currentLcdState == LCD_STATE_MAIN_DASH)
 80026cc:	4b21      	ldr	r3, [pc, #132]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d103      	bne.n	80026dc <HAL_GPIO_EXTI_Callback+0x3c>
            currentLcdState = LCD_STATE_SUB_INFO;
 80026d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 80026d6:	2202      	movs	r2, #2
 80026d8:	701a      	strb	r2, [r3, #0]
 80026da:	e00a      	b.n	80026f2 <HAL_GPIO_EXTI_Callback+0x52>
        else if(currentLcdState == LCD_STATE_SUB_INFO)
 80026dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d103      	bne.n	80026ec <HAL_GPIO_EXTI_Callback+0x4c>
            currentLcdState = LCD_STATE_GRAPH_VIEW;
 80026e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 80026e6:	2203      	movs	r2, #3
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	e002      	b.n	80026f2 <HAL_GPIO_EXTI_Callback+0x52>
        else
            currentLcdState = LCD_STATE_MAIN_DASH;
 80026ec:	4b19      	ldr	r3, [pc, #100]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]

        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]

        if(currentLcdState == LCD_STATE_GRAPH_VIEW) {
 80026f6:	4b17      	ldr	r3, [pc, #92]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	d10b      	bne.n	8002716 <HAL_GPIO_EXTI_Callback+0x76>
            uint32_t sin_addr = (uint32_t)sin_samples;
 80026fe:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <HAL_GPIO_EXTI_Callback+0xb8>)
 8002700:	613b      	str	r3, [r7, #16]
            xQueueSendFromISR(lcdQueueHandle, &sin_addr, &xHigherPriorityTaskWoken);
 8002702:	4b16      	ldr	r3, [pc, #88]	@ (800275c <HAL_GPIO_EXTI_Callback+0xbc>)
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	f107 0214 	add.w	r2, r7, #20
 800270a:	f107 0110 	add.w	r1, r7, #16
 800270e:	2300      	movs	r3, #0
 8002710:	f003 f8f2 	bl	80058f8 <xQueueGenericSendFromISR>
 8002714:	e00b      	b.n	800272e <HAL_GPIO_EXTI_Callback+0x8e>
        } else {
            uint32_t state = (uint32_t)currentLcdState;
 8002716:	4b0f      	ldr	r3, [pc, #60]	@ (8002754 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	60fb      	str	r3, [r7, #12]
            xQueueSendFromISR(lcdQueueHandle, &state, &xHigherPriorityTaskWoken);
 800271c:	4b0f      	ldr	r3, [pc, #60]	@ (800275c <HAL_GPIO_EXTI_Callback+0xbc>)
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	f107 0214 	add.w	r2, r7, #20
 8002724:	f107 010c 	add.w	r1, r7, #12
 8002728:	2300      	movs	r3, #0
 800272a:	f003 f8e5 	bl	80058f8 <xQueueGenericSendFromISR>
        }

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d009      	beq.n	8002748 <HAL_GPIO_EXTI_Callback+0xa8>
 8002734:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	f3bf 8f4f 	dsb	sy
 8002740:	f3bf 8f6f 	isb	sy
 8002744:	e000      	b.n	8002748 <HAL_GPIO_EXTI_Callback+0xa8>
        if(HAL_GetTick() - last_tick < 250) return;
 8002746:	bf00      	nop
    }
}
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000ce0 	.word	0x20000ce0
 8002754:	200007ec 	.word	0x200007ec
 8002758:	200007f0 	.word	0x200007f0
 800275c:	200007e8 	.word	0x200007e8
 8002760:	e000ed04 	.word	0xe000ed04

08002764 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002764:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800279c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002768:	f7ff fd8a 	bl	8002280 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800276c:	480c      	ldr	r0, [pc, #48]	@ (80027a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800276e:	490d      	ldr	r1, [pc, #52]	@ (80027a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002770:	4a0d      	ldr	r2, [pc, #52]	@ (80027a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002774:	e002      	b.n	800277c <LoopCopyDataInit>

08002776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800277a:	3304      	adds	r3, #4

0800277c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800277c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800277e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002780:	d3f9      	bcc.n	8002776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002782:	4a0a      	ldr	r2, [pc, #40]	@ (80027ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002784:	4c0a      	ldr	r4, [pc, #40]	@ (80027b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002788:	e001      	b.n	800278e <LoopFillZerobss>

0800278a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800278a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800278c:	3204      	adds	r2, #4

0800278e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800278e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002790:	d3fb      	bcc.n	800278a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002792:	f005 fa51 	bl	8007c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002796:	f7ff f92b 	bl	80019f0 <main>
  bx  lr    
 800279a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800279c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80027a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027a4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80027a8:	080091f0 	.word	0x080091f0
  ldr r2, =_sbss
 80027ac:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80027b0:	20005638 	.word	0x20005638

080027b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027b4:	e7fe      	b.n	80027b4 <ADC_IRQHandler>
	...

080027b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027bc:	4b0e      	ldr	r3, [pc, #56]	@ (80027f8 <HAL_Init+0x40>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a0d      	ldr	r2, [pc, #52]	@ (80027f8 <HAL_Init+0x40>)
 80027c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027c8:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <HAL_Init+0x40>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a0a      	ldr	r2, [pc, #40]	@ (80027f8 <HAL_Init+0x40>)
 80027ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027d4:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <HAL_Init+0x40>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a07      	ldr	r2, [pc, #28]	@ (80027f8 <HAL_Init+0x40>)
 80027da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027e0:	2003      	movs	r0, #3
 80027e2:	f000 f94f 	bl	8002a84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027e6:	200f      	movs	r0, #15
 80027e8:	f000 f808 	bl	80027fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027ec:	f7ff fb3c 	bl	8001e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40023c00 	.word	0x40023c00

080027fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002804:	4b12      	ldr	r3, [pc, #72]	@ (8002850 <HAL_InitTick+0x54>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b12      	ldr	r3, [pc, #72]	@ (8002854 <HAL_InitTick+0x58>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	4619      	mov	r1, r3
 800280e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002812:	fbb3 f3f1 	udiv	r3, r3, r1
 8002816:	fbb2 f3f3 	udiv	r3, r2, r3
 800281a:	4618      	mov	r0, r3
 800281c:	f000 f967 	bl	8002aee <HAL_SYSTICK_Config>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e00e      	b.n	8002848 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b0f      	cmp	r3, #15
 800282e:	d80a      	bhi.n	8002846 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002830:	2200      	movs	r2, #0
 8002832:	6879      	ldr	r1, [r7, #4]
 8002834:	f04f 30ff 	mov.w	r0, #4294967295
 8002838:	f000 f92f 	bl	8002a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800283c:	4a06      	ldr	r2, [pc, #24]	@ (8002858 <HAL_InitTick+0x5c>)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
 8002844:	e000      	b.n	8002848 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
}
 8002848:	4618      	mov	r0, r3
 800284a:	3708      	adds	r7, #8
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000004 	.word	0x20000004
 8002854:	2000000c 	.word	0x2000000c
 8002858:	20000008 	.word	0x20000008

0800285c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002860:	4b06      	ldr	r3, [pc, #24]	@ (800287c <HAL_IncTick+0x20>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <HAL_IncTick+0x24>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4413      	add	r3, r2
 800286c:	4a04      	ldr	r2, [pc, #16]	@ (8002880 <HAL_IncTick+0x24>)
 800286e:	6013      	str	r3, [r2, #0]
}
 8002870:	bf00      	nop
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	2000000c 	.word	0x2000000c
 8002880:	20000ce4 	.word	0x20000ce4

08002884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return uwTick;
 8002888:	4b03      	ldr	r3, [pc, #12]	@ (8002898 <HAL_GetTick+0x14>)
 800288a:	681b      	ldr	r3, [r3, #0]
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	20000ce4 	.word	0x20000ce4

0800289c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028a4:	f7ff ffee 	bl	8002884 <HAL_GetTick>
 80028a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b4:	d005      	beq.n	80028c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028b6:	4b0a      	ldr	r3, [pc, #40]	@ (80028e0 <HAL_Delay+0x44>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	461a      	mov	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4413      	add	r3, r2
 80028c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028c2:	bf00      	nop
 80028c4:	f7ff ffde 	bl	8002884 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d8f7      	bhi.n	80028c4 <HAL_Delay+0x28>
  {
  }
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	2000000c 	.word	0x2000000c

080028e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002928 <__NVIC_SetPriorityGrouping+0x44>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002900:	4013      	ands	r3, r2
 8002902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800290c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002910:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002916:	4a04      	ldr	r2, [pc, #16]	@ (8002928 <__NVIC_SetPriorityGrouping+0x44>)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	60d3      	str	r3, [r2, #12]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002930:	4b04      	ldr	r3, [pc, #16]	@ (8002944 <__NVIC_GetPriorityGrouping+0x18>)
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	0a1b      	lsrs	r3, r3, #8
 8002936:	f003 0307 	and.w	r3, r3, #7
}
 800293a:	4618      	mov	r0, r3
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	2b00      	cmp	r3, #0
 8002958:	db0b      	blt.n	8002972 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	f003 021f 	and.w	r2, r3, #31
 8002960:	4907      	ldr	r1, [pc, #28]	@ (8002980 <__NVIC_EnableIRQ+0x38>)
 8002962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	2001      	movs	r0, #1
 800296a:	fa00 f202 	lsl.w	r2, r0, r2
 800296e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	e000e100 	.word	0xe000e100

08002984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	6039      	str	r1, [r7, #0]
 800298e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002994:	2b00      	cmp	r3, #0
 8002996:	db0a      	blt.n	80029ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	b2da      	uxtb	r2, r3
 800299c:	490c      	ldr	r1, [pc, #48]	@ (80029d0 <__NVIC_SetPriority+0x4c>)
 800299e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a2:	0112      	lsls	r2, r2, #4
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	440b      	add	r3, r1
 80029a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029ac:	e00a      	b.n	80029c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	4908      	ldr	r1, [pc, #32]	@ (80029d4 <__NVIC_SetPriority+0x50>)
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	3b04      	subs	r3, #4
 80029bc:	0112      	lsls	r2, r2, #4
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	440b      	add	r3, r1
 80029c2:	761a      	strb	r2, [r3, #24]
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	e000e100 	.word	0xe000e100
 80029d4:	e000ed00 	.word	0xe000ed00

080029d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d8:	b480      	push	{r7}
 80029da:	b089      	sub	sp, #36	@ 0x24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f1c3 0307 	rsb	r3, r3, #7
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	bf28      	it	cs
 80029f6:	2304      	movcs	r3, #4
 80029f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3304      	adds	r3, #4
 80029fe:	2b06      	cmp	r3, #6
 8002a00:	d902      	bls.n	8002a08 <NVIC_EncodePriority+0x30>
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3b03      	subs	r3, #3
 8002a06:	e000      	b.n	8002a0a <NVIC_EncodePriority+0x32>
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43da      	mvns	r2, r3
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	401a      	ands	r2, r3
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a20:	f04f 31ff 	mov.w	r1, #4294967295
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	43d9      	mvns	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a30:	4313      	orrs	r3, r2
         );
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3724      	adds	r7, #36	@ 0x24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
	...

08002a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a50:	d301      	bcc.n	8002a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a52:	2301      	movs	r3, #1
 8002a54:	e00f      	b.n	8002a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a56:	4a0a      	ldr	r2, [pc, #40]	@ (8002a80 <SysTick_Config+0x40>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a5e:	210f      	movs	r1, #15
 8002a60:	f04f 30ff 	mov.w	r0, #4294967295
 8002a64:	f7ff ff8e 	bl	8002984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a68:	4b05      	ldr	r3, [pc, #20]	@ (8002a80 <SysTick_Config+0x40>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a6e:	4b04      	ldr	r3, [pc, #16]	@ (8002a80 <SysTick_Config+0x40>)
 8002a70:	2207      	movs	r2, #7
 8002a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	e000e010 	.word	0xe000e010

08002a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7ff ff29 	bl	80028e4 <__NVIC_SetPriorityGrouping>
}
 8002a92:	bf00      	nop
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b086      	sub	sp, #24
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aac:	f7ff ff3e 	bl	800292c <__NVIC_GetPriorityGrouping>
 8002ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	6978      	ldr	r0, [r7, #20]
 8002ab8:	f7ff ff8e 	bl	80029d8 <NVIC_EncodePriority>
 8002abc:	4602      	mov	r2, r0
 8002abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff ff5d 	bl	8002984 <__NVIC_SetPriority>
}
 8002aca:	bf00      	nop
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	4603      	mov	r3, r0
 8002ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff ff31 	bl	8002948 <__NVIC_EnableIRQ>
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b082      	sub	sp, #8
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7ff ffa2 	bl	8002a40 <SysTick_Config>
 8002afc:	4603      	mov	r3, r0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e08a      	b.n	8002c30 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d106      	bne.n	8002b32 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff f9c7 	bl	8001ec0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	4b40      	ldr	r3, [pc, #256]	@ (8002c38 <HAL_ETH_Init+0x130>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002c38 <HAL_ETH_Init+0x130>)
 8002b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b42:	4b3d      	ldr	r3, [pc, #244]	@ (8002c38 <HAL_ETH_Init+0x130>)
 8002b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c3c <HAL_ETH_Init+0x134>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	4a3a      	ldr	r2, [pc, #232]	@ (8002c3c <HAL_ETH_Init+0x134>)
 8002b54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002b58:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002b5a:	4b38      	ldr	r3, [pc, #224]	@ (8002c3c <HAL_ETH_Init+0x134>)
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	4936      	ldr	r1, [pc, #216]	@ (8002c3c <HAL_ETH_Init+0x134>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002b68:	4b34      	ldr	r3, [pc, #208]	@ (8002c3c <HAL_ETH_Init+0x134>)
 8002b6a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b82:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b84:	f7ff fe7e 	bl	8002884 <HAL_GetTick>
 8002b88:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b8a:	e011      	b.n	8002bb0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002b8c:	f7ff fe7a 	bl	8002884 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002b9a:	d909      	bls.n	8002bb0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	22e0      	movs	r2, #224	@ 0xe0
 8002ba8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e03f      	b.n	8002c30 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1e4      	bne.n	8002b8c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f97a 	bl	8002ebc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 fa25 	bl	8003018 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fa7b 	bl	80030ca <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	2100      	movs	r1, #0
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 f9e3 	bl	8002fa8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002bf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6812      	ldr	r2, [r2, #0]
 8002bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c02:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002c06:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002c1a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2210      	movs	r2, #16
 8002c2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	40013800 	.word	0x40013800

08002c40 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	4b53      	ldr	r3, [pc, #332]	@ (8002da4 <ETH_SetMACConfig+0x164>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	7b9b      	ldrb	r3, [r3, #14]
 8002c5e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	7c12      	ldrb	r2, [r2, #16]
 8002c64:	2a00      	cmp	r2, #0
 8002c66:	d102      	bne.n	8002c6e <ETH_SetMACConfig+0x2e>
 8002c68:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002c6c:	e000      	b.n	8002c70 <ETH_SetMACConfig+0x30>
 8002c6e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002c70:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	7c52      	ldrb	r2, [r2, #17]
 8002c76:	2a00      	cmp	r2, #0
 8002c78:	d102      	bne.n	8002c80 <ETH_SetMACConfig+0x40>
 8002c7a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002c7e:	e000      	b.n	8002c82 <ETH_SetMACConfig+0x42>
 8002c80:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002c82:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002c88:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	7fdb      	ldrb	r3, [r3, #31]
 8002c8e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002c90:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002c96:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	7f92      	ldrb	r2, [r2, #30]
 8002c9c:	2a00      	cmp	r2, #0
 8002c9e:	d102      	bne.n	8002ca6 <ETH_SetMACConfig+0x66>
 8002ca0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ca4:	e000      	b.n	8002ca8 <ETH_SetMACConfig+0x68>
 8002ca6:	2200      	movs	r2, #0
                        macconf->Speed |
 8002ca8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	7f1b      	ldrb	r3, [r3, #28]
 8002cae:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002cb0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002cb6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	791b      	ldrb	r3, [r3, #4]
 8002cbc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002cbe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002cc6:	2a00      	cmp	r2, #0
 8002cc8:	d102      	bne.n	8002cd0 <ETH_SetMACConfig+0x90>
 8002cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cce:	e000      	b.n	8002cd2 <ETH_SetMACConfig+0x92>
 8002cd0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002cd2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	7bdb      	ldrb	r3, [r3, #15]
 8002cd8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002cda:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002ce0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002ce8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002cea:	4313      	orrs	r3, r2
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d02:	2001      	movs	r0, #1
 8002d04:	f7ff fdca 	bl	800289c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002d1e:	4013      	ands	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d26:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002d2e:	2a00      	cmp	r2, #0
 8002d30:	d101      	bne.n	8002d36 <ETH_SetMACConfig+0xf6>
 8002d32:	2280      	movs	r2, #128	@ 0x80
 8002d34:	e000      	b.n	8002d38 <ETH_SetMACConfig+0xf8>
 8002d36:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002d38:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002d3e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002d46:	2a01      	cmp	r2, #1
 8002d48:	d101      	bne.n	8002d4e <ETH_SetMACConfig+0x10e>
 8002d4a:	2208      	movs	r2, #8
 8002d4c:	e000      	b.n	8002d50 <ETH_SetMACConfig+0x110>
 8002d4e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002d50:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002d58:	2a01      	cmp	r2, #1
 8002d5a:	d101      	bne.n	8002d60 <ETH_SetMACConfig+0x120>
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	e000      	b.n	8002d62 <ETH_SetMACConfig+0x122>
 8002d60:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002d62:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002d6a:	2a01      	cmp	r2, #1
 8002d6c:	d101      	bne.n	8002d72 <ETH_SetMACConfig+0x132>
 8002d6e:	2202      	movs	r2, #2
 8002d70:	e000      	b.n	8002d74 <ETH_SetMACConfig+0x134>
 8002d72:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002d74:	4313      	orrs	r3, r2
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f7ff fd85 	bl	800289c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	619a      	str	r2, [r3, #24]
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	fd20810f 	.word	0xfd20810f

08002da8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	4b3d      	ldr	r3, [pc, #244]	@ (8002eb8 <ETH_SetDMAConfig+0x110>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	7b1b      	ldrb	r3, [r3, #12]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d102      	bne.n	8002dd4 <ETH_SetDMAConfig+0x2c>
 8002dce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002dd2:	e000      	b.n	8002dd6 <ETH_SetDMAConfig+0x2e>
 8002dd4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	7b5b      	ldrb	r3, [r3, #13]
 8002dda:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002ddc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	7f52      	ldrb	r2, [r2, #29]
 8002de2:	2a00      	cmp	r2, #0
 8002de4:	d102      	bne.n	8002dec <ETH_SetDMAConfig+0x44>
 8002de6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002dea:	e000      	b.n	8002dee <ETH_SetDMAConfig+0x46>
 8002dec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002dee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	7b9b      	ldrb	r3, [r3, #14]
 8002df4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002df6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002dfc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	7f1b      	ldrb	r3, [r3, #28]
 8002e02:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002e04:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	7f9b      	ldrb	r3, [r3, #30]
 8002e0a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002e0c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002e12:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e1a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e3e:	2001      	movs	r0, #1
 8002e40:	f7ff fd2c 	bl	800289c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	791b      	ldrb	r3, [r3, #4]
 8002e56:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002e5c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002e62:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002e68:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e70:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002e72:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e78:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002e7a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002e80:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6812      	ldr	r2, [r2, #0]
 8002e86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e8a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e8e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	f7ff fcfd 	bl	800289c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eaa:	461a      	mov	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6013      	str	r3, [r2, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	f8de3f23 	.word	0xf8de3f23

08002ebc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b0a6      	sub	sp, #152	@ 0x98
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002eda:	2301      	movs	r3, #1
 8002edc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002efe:	2300      	movs	r3, #0
 8002f00:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002f02:	2300      	movs	r3, #0
 8002f04:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002f12:	2300      	movs	r3, #0
 8002f14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002f24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f28:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002f2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002f36:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7ff fe7f 	bl	8002c40 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002f42:	2301      	movs	r3, #1
 8002f44:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002f46:	2301      	movs	r3, #1
 8002f48:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002f50:	2301      	movs	r3, #1
 8002f52:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002f54:	2300      	movs	r3, #0
 8002f56:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002f64:	2300      	movs	r3, #0
 8002f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002f72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f76:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002f78:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002f7c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002f7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f82:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002f84:	2301      	movs	r3, #1
 8002f86:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002f92:	f107 0308 	add.w	r3, r7, #8
 8002f96:	4619      	mov	r1, r3
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7ff ff05 	bl	8002da8 <ETH_SetDMAConfig>
}
 8002f9e:	bf00      	nop
 8002fa0:	3798      	adds	r7, #152	@ 0x98
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b087      	sub	sp, #28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3305      	adds	r3, #5
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	021b      	lsls	r3, r3, #8
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	3204      	adds	r2, #4
 8002fc0:	7812      	ldrb	r2, [r2, #0]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	4b11      	ldr	r3, [pc, #68]	@ (8003010 <ETH_MACAddressConfig+0x68>)
 8002fca:	4413      	add	r3, r2
 8002fcc:	461a      	mov	r2, r3
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3303      	adds	r3, #3
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	061a      	lsls	r2, r3, #24
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	3302      	adds	r3, #2
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	041b      	lsls	r3, r3, #16
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	021b      	lsls	r3, r3, #8
 8002fec:	4313      	orrs	r3, r2
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	7812      	ldrb	r2, [r2, #0]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002ff6:	68ba      	ldr	r2, [r7, #8]
 8002ff8:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <ETH_MACAddressConfig+0x6c>)
 8002ffa:	4413      	add	r3, r2
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	6013      	str	r3, [r2, #0]
}
 8003002:	bf00      	nop
 8003004:	371c      	adds	r7, #28
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40028040 	.word	0x40028040
 8003014:	40028044 	.word	0x40028044

08003018 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003020:	2300      	movs	r3, #0
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	e03e      	b.n	80030a4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68d9      	ldr	r1, [r3, #12]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	440b      	add	r3, r1
 8003036:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2200      	movs	r2, #0
 8003042:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2200      	movs	r2, #0
 8003048:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2200      	movs	r2, #0
 800304e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	3206      	adds	r2, #6
 8003058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d80c      	bhi.n	8003088 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68d9      	ldr	r1, [r3, #12]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	4613      	mov	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4413      	add	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	440b      	add	r3, r1
 8003080:	461a      	mov	r2, r3
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	60da      	str	r2, [r3, #12]
 8003086:	e004      	b.n	8003092 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	461a      	mov	r2, r3
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	3301      	adds	r3, #1
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d9bd      	bls.n	8003026 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030bc:	611a      	str	r2, [r3, #16]
}
 80030be:	bf00      	nop
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b085      	sub	sp, #20
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80030d2:	2300      	movs	r3, #0
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	e048      	b.n	800316a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6919      	ldr	r1, [r3, #16]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	440b      	add	r3, r1
 80030e8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	2200      	movs	r2, #0
 80030f4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	2200      	movs	r2, #0
 80030fa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2200      	movs	r2, #0
 8003100:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2200      	movs	r2, #0
 8003106:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2200      	movs	r2, #0
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003114:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	3212      	adds	r2, #18
 8003136:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2b02      	cmp	r3, #2
 800313e:	d80c      	bhi.n	800315a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6919      	ldr	r1, [r3, #16]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	1c5a      	adds	r2, r3, #1
 8003148:	4613      	mov	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4413      	add	r3, r2
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	440b      	add	r3, r1
 8003152:	461a      	mov	r2, r3
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	60da      	str	r2, [r3, #12]
 8003158:	e004      	b.n	8003164 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	461a      	mov	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	3301      	adds	r3, #1
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2b03      	cmp	r3, #3
 800316e:	d9b3      	bls.n	80030d8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691a      	ldr	r2, [r3, #16]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800319a:	60da      	str	r2, [r3, #12]
}
 800319c:	bf00      	nop
 800319e:	3714      	adds	r7, #20
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b089      	sub	sp, #36	@ 0x24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031be:	2300      	movs	r3, #0
 80031c0:	61fb      	str	r3, [r7, #28]
 80031c2:	e177      	b.n	80034b4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031c4:	2201      	movs	r2, #1
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	4013      	ands	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	429a      	cmp	r2, r3
 80031de:	f040 8166 	bne.w	80034ae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d005      	beq.n	80031fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d130      	bne.n	800325c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	2203      	movs	r2, #3
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4013      	ands	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003230:	2201      	movs	r2, #1
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	43db      	mvns	r3, r3
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	4013      	ands	r3, r2
 800323e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	091b      	lsrs	r3, r3, #4
 8003246:	f003 0201 	and.w	r2, r3, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	4313      	orrs	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 0303 	and.w	r3, r3, #3
 8003264:	2b03      	cmp	r3, #3
 8003266:	d017      	beq.n	8003298 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	2203      	movs	r2, #3
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43db      	mvns	r3, r3
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	4013      	ands	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4313      	orrs	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d123      	bne.n	80032ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	08da      	lsrs	r2, r3, #3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3208      	adds	r2, #8
 80032ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	220f      	movs	r2, #15
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43db      	mvns	r3, r3
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4013      	ands	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4313      	orrs	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	08da      	lsrs	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3208      	adds	r2, #8
 80032e6:	69b9      	ldr	r1, [r7, #24]
 80032e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f003 0203 	and.w	r2, r3, #3
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4313      	orrs	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 80c0 	beq.w	80034ae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	4b66      	ldr	r3, [pc, #408]	@ (80034cc <HAL_GPIO_Init+0x324>)
 8003334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003336:	4a65      	ldr	r2, [pc, #404]	@ (80034cc <HAL_GPIO_Init+0x324>)
 8003338:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800333c:	6453      	str	r3, [r2, #68]	@ 0x44
 800333e:	4b63      	ldr	r3, [pc, #396]	@ (80034cc <HAL_GPIO_Init+0x324>)
 8003340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003342:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800334a:	4a61      	ldr	r2, [pc, #388]	@ (80034d0 <HAL_GPIO_Init+0x328>)
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	089b      	lsrs	r3, r3, #2
 8003350:	3302      	adds	r3, #2
 8003352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003356:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	220f      	movs	r2, #15
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43db      	mvns	r3, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4013      	ands	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a58      	ldr	r2, [pc, #352]	@ (80034d4 <HAL_GPIO_Init+0x32c>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d037      	beq.n	80033e6 <HAL_GPIO_Init+0x23e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a57      	ldr	r2, [pc, #348]	@ (80034d8 <HAL_GPIO_Init+0x330>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d031      	beq.n	80033e2 <HAL_GPIO_Init+0x23a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a56      	ldr	r2, [pc, #344]	@ (80034dc <HAL_GPIO_Init+0x334>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d02b      	beq.n	80033de <HAL_GPIO_Init+0x236>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a55      	ldr	r2, [pc, #340]	@ (80034e0 <HAL_GPIO_Init+0x338>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d025      	beq.n	80033da <HAL_GPIO_Init+0x232>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a54      	ldr	r2, [pc, #336]	@ (80034e4 <HAL_GPIO_Init+0x33c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d01f      	beq.n	80033d6 <HAL_GPIO_Init+0x22e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a53      	ldr	r2, [pc, #332]	@ (80034e8 <HAL_GPIO_Init+0x340>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d019      	beq.n	80033d2 <HAL_GPIO_Init+0x22a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a52      	ldr	r2, [pc, #328]	@ (80034ec <HAL_GPIO_Init+0x344>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d013      	beq.n	80033ce <HAL_GPIO_Init+0x226>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a51      	ldr	r2, [pc, #324]	@ (80034f0 <HAL_GPIO_Init+0x348>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00d      	beq.n	80033ca <HAL_GPIO_Init+0x222>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a50      	ldr	r2, [pc, #320]	@ (80034f4 <HAL_GPIO_Init+0x34c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d007      	beq.n	80033c6 <HAL_GPIO_Init+0x21e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a4f      	ldr	r2, [pc, #316]	@ (80034f8 <HAL_GPIO_Init+0x350>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d101      	bne.n	80033c2 <HAL_GPIO_Init+0x21a>
 80033be:	2309      	movs	r3, #9
 80033c0:	e012      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033c2:	230a      	movs	r3, #10
 80033c4:	e010      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033c6:	2308      	movs	r3, #8
 80033c8:	e00e      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033ca:	2307      	movs	r3, #7
 80033cc:	e00c      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033ce:	2306      	movs	r3, #6
 80033d0:	e00a      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033d2:	2305      	movs	r3, #5
 80033d4:	e008      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033d6:	2304      	movs	r3, #4
 80033d8:	e006      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033da:	2303      	movs	r3, #3
 80033dc:	e004      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033de:	2302      	movs	r3, #2
 80033e0:	e002      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033e2:	2301      	movs	r3, #1
 80033e4:	e000      	b.n	80033e8 <HAL_GPIO_Init+0x240>
 80033e6:	2300      	movs	r3, #0
 80033e8:	69fa      	ldr	r2, [r7, #28]
 80033ea:	f002 0203 	and.w	r2, r2, #3
 80033ee:	0092      	lsls	r2, r2, #2
 80033f0:	4093      	lsls	r3, r2
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033f8:	4935      	ldr	r1, [pc, #212]	@ (80034d0 <HAL_GPIO_Init+0x328>)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	089b      	lsrs	r3, r3, #2
 80033fe:	3302      	adds	r3, #2
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003406:	4b3d      	ldr	r3, [pc, #244]	@ (80034fc <HAL_GPIO_Init+0x354>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	43db      	mvns	r3, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4013      	ands	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800342a:	4a34      	ldr	r2, [pc, #208]	@ (80034fc <HAL_GPIO_Init+0x354>)
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003430:	4b32      	ldr	r3, [pc, #200]	@ (80034fc <HAL_GPIO_Init+0x354>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	4313      	orrs	r3, r2
 8003452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003454:	4a29      	ldr	r2, [pc, #164]	@ (80034fc <HAL_GPIO_Init+0x354>)
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800345a:	4b28      	ldr	r3, [pc, #160]	@ (80034fc <HAL_GPIO_Init+0x354>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	43db      	mvns	r3, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	4013      	ands	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4313      	orrs	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800347e:	4a1f      	ldr	r2, [pc, #124]	@ (80034fc <HAL_GPIO_Init+0x354>)
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003484:	4b1d      	ldr	r3, [pc, #116]	@ (80034fc <HAL_GPIO_Init+0x354>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	43db      	mvns	r3, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4013      	ands	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034a8:	4a14      	ldr	r2, [pc, #80]	@ (80034fc <HAL_GPIO_Init+0x354>)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3301      	adds	r3, #1
 80034b2:	61fb      	str	r3, [r7, #28]
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	2b0f      	cmp	r3, #15
 80034b8:	f67f ae84 	bls.w	80031c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	3724      	adds	r7, #36	@ 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40013800 	.word	0x40013800
 80034d4:	40020000 	.word	0x40020000
 80034d8:	40020400 	.word	0x40020400
 80034dc:	40020800 	.word	0x40020800
 80034e0:	40020c00 	.word	0x40020c00
 80034e4:	40021000 	.word	0x40021000
 80034e8:	40021400 	.word	0x40021400
 80034ec:	40021800 	.word	0x40021800
 80034f0:	40021c00 	.word	0x40021c00
 80034f4:	40022000 	.word	0x40022000
 80034f8:	40022400 	.word	0x40022400
 80034fc:	40013c00 	.word	0x40013c00

08003500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	807b      	strh	r3, [r7, #2]
 800350c:	4613      	mov	r3, r2
 800350e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003510:	787b      	ldrb	r3, [r7, #1]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003516:	887a      	ldrh	r2, [r7, #2]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800351c:	e003      	b.n	8003526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800351e:	887b      	ldrh	r3, [r7, #2]
 8003520:	041a      	lsls	r2, r3, #16
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	619a      	str	r2, [r3, #24]
}
 8003526:	bf00      	nop
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
	...

08003534 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800353e:	4b08      	ldr	r3, [pc, #32]	@ (8003560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003540:	695a      	ldr	r2, [r3, #20]
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	4013      	ands	r3, r2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d006      	beq.n	8003558 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800354a:	4a05      	ldr	r2, [pc, #20]	@ (8003560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800354c:	88fb      	ldrh	r3, [r7, #6]
 800354e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003550:	88fb      	ldrh	r3, [r7, #6]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff f8a4 	bl	80026a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003558:	bf00      	nop
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40013c00 	.word	0x40013c00

08003564 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af02      	add	r7, sp, #8
 800356a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e101      	b.n	800377a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	d106      	bne.n	8003596 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7fe fdeb 	bl	800216c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2203      	movs	r2, #3
 800359a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035a4:	d102      	bne.n	80035ac <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f001 fb51 	bl	8004c58 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6818      	ldr	r0, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	7c1a      	ldrb	r2, [r3, #16]
 80035be:	f88d 2000 	strb.w	r2, [sp]
 80035c2:	3304      	adds	r3, #4
 80035c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035c6:	f001 fae3 	bl	8004b90 <USB_CoreInit>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0ce      	b.n	800377a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2100      	movs	r1, #0
 80035e2:	4618      	mov	r0, r3
 80035e4:	f001 fb49 	bl	8004c7a <USB_SetCurrentMode>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d005      	beq.n	80035fa <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2202      	movs	r2, #2
 80035f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e0bf      	b.n	800377a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]
 80035fe:	e04a      	b.n	8003696 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	4413      	add	r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	3315      	adds	r3, #21
 8003610:	2201      	movs	r2, #1
 8003612:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003614:	7bfa      	ldrb	r2, [r7, #15]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	3314      	adds	r3, #20
 8003624:	7bfa      	ldrb	r2, [r7, #15]
 8003626:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	b298      	uxth	r0, r3
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	332e      	adds	r3, #46	@ 0x2e
 800363c:	4602      	mov	r2, r0
 800363e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003640:	7bfa      	ldrb	r2, [r7, #15]
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	4413      	add	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	3318      	adds	r3, #24
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003654:	7bfa      	ldrb	r2, [r7, #15]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	4413      	add	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	331c      	adds	r3, #28
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003668:	7bfa      	ldrb	r2, [r7, #15]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4413      	add	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	3320      	adds	r3, #32
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800367c:	7bfa      	ldrb	r2, [r7, #15]
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	3324      	adds	r3, #36	@ 0x24
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	3301      	adds	r3, #1
 8003694:	73fb      	strb	r3, [r7, #15]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	791b      	ldrb	r3, [r3, #4]
 800369a:	7bfa      	ldrb	r2, [r7, #15]
 800369c:	429a      	cmp	r2, r3
 800369e:	d3af      	bcc.n	8003600 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036a0:	2300      	movs	r3, #0
 80036a2:	73fb      	strb	r3, [r7, #15]
 80036a4:	e044      	b.n	8003730 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80036a6:	7bfa      	ldrb	r2, [r7, #15]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80036b8:	2200      	movs	r2, #0
 80036ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80036bc:	7bfa      	ldrb	r2, [r7, #15]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4413      	add	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80036ce:	7bfa      	ldrb	r2, [r7, #15]
 80036d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80036d2:	7bfa      	ldrb	r2, [r7, #15]
 80036d4:	6879      	ldr	r1, [r7, #4]
 80036d6:	4613      	mov	r3, r2
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	4413      	add	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	440b      	add	r3, r1
 80036e0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80036e8:	7bfa      	ldrb	r2, [r7, #15]
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	4613      	mov	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	4413      	add	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80036fe:	7bfa      	ldrb	r2, [r7, #15]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003714:	7bfa      	ldrb	r2, [r7, #15]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800372a:	7bfb      	ldrb	r3, [r7, #15]
 800372c:	3301      	adds	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	791b      	ldrb	r3, [r3, #4]
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	429a      	cmp	r2, r3
 8003738:	d3b5      	bcc.n	80036a6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6818      	ldr	r0, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	7c1a      	ldrb	r2, [r3, #16]
 8003742:	f88d 2000 	strb.w	r2, [sp]
 8003746:	3304      	adds	r3, #4
 8003748:	cb0e      	ldmia	r3, {r1, r2, r3}
 800374a:	f001 fae3 	bl	8004d14 <USB_DevInit>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e00c      	b.n	800377a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f001 fcab 	bl	80050ce <USB_DevDisconnect>

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e267      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d075      	beq.n	800388e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80037a2:	4b88      	ldr	r3, [pc, #544]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 030c 	and.w	r3, r3, #12
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d00c      	beq.n	80037c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ae:	4b85      	ldr	r3, [pc, #532]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80037b6:	2b08      	cmp	r3, #8
 80037b8:	d112      	bne.n	80037e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ba:	4b82      	ldr	r3, [pc, #520]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037c6:	d10b      	bne.n	80037e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037c8:	4b7e      	ldr	r3, [pc, #504]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d05b      	beq.n	800388c <HAL_RCC_OscConfig+0x108>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d157      	bne.n	800388c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e242      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037e8:	d106      	bne.n	80037f8 <HAL_RCC_OscConfig+0x74>
 80037ea:	4b76      	ldr	r3, [pc, #472]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a75      	ldr	r2, [pc, #468]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80037f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f4:	6013      	str	r3, [r2, #0]
 80037f6:	e01d      	b.n	8003834 <HAL_RCC_OscConfig+0xb0>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003800:	d10c      	bne.n	800381c <HAL_RCC_OscConfig+0x98>
 8003802:	4b70      	ldr	r3, [pc, #448]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a6f      	ldr	r2, [pc, #444]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	4b6d      	ldr	r3, [pc, #436]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a6c      	ldr	r2, [pc, #432]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	e00b      	b.n	8003834 <HAL_RCC_OscConfig+0xb0>
 800381c:	4b69      	ldr	r3, [pc, #420]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a68      	ldr	r2, [pc, #416]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003826:	6013      	str	r3, [r2, #0]
 8003828:	4b66      	ldr	r3, [pc, #408]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a65      	ldr	r2, [pc, #404]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 800382e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d013      	beq.n	8003864 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383c:	f7ff f822 	bl	8002884 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003844:	f7ff f81e 	bl	8002884 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b64      	cmp	r3, #100	@ 0x64
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e207      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003856:	4b5b      	ldr	r3, [pc, #364]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0f0      	beq.n	8003844 <HAL_RCC_OscConfig+0xc0>
 8003862:	e014      	b.n	800388e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003864:	f7ff f80e 	bl	8002884 <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800386a:	e008      	b.n	800387e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800386c:	f7ff f80a 	bl	8002884 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b64      	cmp	r3, #100	@ 0x64
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e1f3      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800387e:	4b51      	ldr	r3, [pc, #324]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1f0      	bne.n	800386c <HAL_RCC_OscConfig+0xe8>
 800388a:	e000      	b.n	800388e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d063      	beq.n	8003962 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800389a:	4b4a      	ldr	r3, [pc, #296]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 030c 	and.w	r3, r3, #12
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00b      	beq.n	80038be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038a6:	4b47      	ldr	r3, [pc, #284]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80038ae:	2b08      	cmp	r3, #8
 80038b0:	d11c      	bne.n	80038ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038b2:	4b44      	ldr	r3, [pc, #272]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d116      	bne.n	80038ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038be:	4b41      	ldr	r3, [pc, #260]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d005      	beq.n	80038d6 <HAL_RCC_OscConfig+0x152>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d001      	beq.n	80038d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e1c7      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038d6:	4b3b      	ldr	r3, [pc, #236]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	4937      	ldr	r1, [pc, #220]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ea:	e03a      	b.n	8003962 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d020      	beq.n	8003936 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038f4:	4b34      	ldr	r3, [pc, #208]	@ (80039c8 <HAL_RCC_OscConfig+0x244>)
 80038f6:	2201      	movs	r2, #1
 80038f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fa:	f7fe ffc3 	bl	8002884 <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003902:	f7fe ffbf 	bl	8002884 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e1a8      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003914:	4b2b      	ldr	r3, [pc, #172]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0f0      	beq.n	8003902 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003920:	4b28      	ldr	r3, [pc, #160]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	4925      	ldr	r1, [pc, #148]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003930:	4313      	orrs	r3, r2
 8003932:	600b      	str	r3, [r1, #0]
 8003934:	e015      	b.n	8003962 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003936:	4b24      	ldr	r3, [pc, #144]	@ (80039c8 <HAL_RCC_OscConfig+0x244>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393c:	f7fe ffa2 	bl	8002884 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003944:	f7fe ff9e 	bl	8002884 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e187      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003956:	4b1b      	ldr	r3, [pc, #108]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f0      	bne.n	8003944 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d036      	beq.n	80039dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d016      	beq.n	80039a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003976:	4b15      	ldr	r3, [pc, #84]	@ (80039cc <HAL_RCC_OscConfig+0x248>)
 8003978:	2201      	movs	r2, #1
 800397a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397c:	f7fe ff82 	bl	8002884 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003984:	f7fe ff7e 	bl	8002884 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e167      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003996:	4b0b      	ldr	r3, [pc, #44]	@ (80039c4 <HAL_RCC_OscConfig+0x240>)
 8003998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d0f0      	beq.n	8003984 <HAL_RCC_OscConfig+0x200>
 80039a2:	e01b      	b.n	80039dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039a4:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <HAL_RCC_OscConfig+0x248>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039aa:	f7fe ff6b 	bl	8002884 <HAL_GetTick>
 80039ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b0:	e00e      	b.n	80039d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039b2:	f7fe ff67 	bl	8002884 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d907      	bls.n	80039d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e150      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
 80039c4:	40023800 	.word	0x40023800
 80039c8:	42470000 	.word	0x42470000
 80039cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039d0:	4b88      	ldr	r3, [pc, #544]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 80039d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039d4:	f003 0302 	and.w	r3, r3, #2
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1ea      	bne.n	80039b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 8097 	beq.w	8003b18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ea:	2300      	movs	r3, #0
 80039ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ee:	4b81      	ldr	r3, [pc, #516]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10f      	bne.n	8003a1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	4b7d      	ldr	r3, [pc, #500]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	4a7c      	ldr	r2, [pc, #496]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a0a:	4b7a      	ldr	r3, [pc, #488]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a16:	2301      	movs	r3, #1
 8003a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a1a:	4b77      	ldr	r3, [pc, #476]	@ (8003bf8 <HAL_RCC_OscConfig+0x474>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d118      	bne.n	8003a58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a26:	4b74      	ldr	r3, [pc, #464]	@ (8003bf8 <HAL_RCC_OscConfig+0x474>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a73      	ldr	r2, [pc, #460]	@ (8003bf8 <HAL_RCC_OscConfig+0x474>)
 8003a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a32:	f7fe ff27 	bl	8002884 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a3a:	f7fe ff23 	bl	8002884 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e10c      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a4c:	4b6a      	ldr	r3, [pc, #424]	@ (8003bf8 <HAL_RCC_OscConfig+0x474>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0f0      	beq.n	8003a3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d106      	bne.n	8003a6e <HAL_RCC_OscConfig+0x2ea>
 8003a60:	4b64      	ldr	r3, [pc, #400]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a64:	4a63      	ldr	r2, [pc, #396]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6c:	e01c      	b.n	8003aa8 <HAL_RCC_OscConfig+0x324>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	2b05      	cmp	r3, #5
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x30c>
 8003a76:	4b5f      	ldr	r3, [pc, #380]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7a:	4a5e      	ldr	r2, [pc, #376]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a7c:	f043 0304 	orr.w	r3, r3, #4
 8003a80:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a82:	4b5c      	ldr	r3, [pc, #368]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a86:	4a5b      	ldr	r2, [pc, #364]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a88:	f043 0301 	orr.w	r3, r3, #1
 8003a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a8e:	e00b      	b.n	8003aa8 <HAL_RCC_OscConfig+0x324>
 8003a90:	4b58      	ldr	r3, [pc, #352]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a94:	4a57      	ldr	r2, [pc, #348]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a96:	f023 0301 	bic.w	r3, r3, #1
 8003a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a9c:	4b55      	ldr	r3, [pc, #340]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa0:	4a54      	ldr	r2, [pc, #336]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003aa2:	f023 0304 	bic.w	r3, r3, #4
 8003aa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab0:	f7fe fee8 	bl	8002884 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab6:	e00a      	b.n	8003ace <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab8:	f7fe fee4 	bl	8002884 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e0cb      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ace:	4b49      	ldr	r3, [pc, #292]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0ee      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x334>
 8003ada:	e014      	b.n	8003b06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003adc:	f7fe fed2 	bl	8002884 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ae2:	e00a      	b.n	8003afa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae4:	f7fe fece 	bl	8002884 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0b5      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003afa:	4b3e      	ldr	r3, [pc, #248]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1ee      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b06:	7dfb      	ldrb	r3, [r7, #23]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d105      	bne.n	8003b18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b0c:	4b39      	ldr	r3, [pc, #228]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	4a38      	ldr	r2, [pc, #224]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80a1 	beq.w	8003c64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b22:	4b34      	ldr	r3, [pc, #208]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d05c      	beq.n	8003be8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d141      	bne.n	8003bba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b36:	4b31      	ldr	r3, [pc, #196]	@ (8003bfc <HAL_RCC_OscConfig+0x478>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe fea2 	bl	8002884 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b44:	f7fe fe9e 	bl	8002884 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e087      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	4b27      	ldr	r3, [pc, #156]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69da      	ldr	r2, [r3, #28]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b70:	019b      	lsls	r3, r3, #6
 8003b72:	431a      	orrs	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b78:	085b      	lsrs	r3, r3, #1
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	041b      	lsls	r3, r3, #16
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b84:	061b      	lsls	r3, r3, #24
 8003b86:	491b      	ldr	r1, [pc, #108]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bfc <HAL_RCC_OscConfig+0x478>)
 8003b8e:	2201      	movs	r2, #1
 8003b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b92:	f7fe fe77 	bl	8002884 <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b98:	e008      	b.n	8003bac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b9a:	f7fe fe73 	bl	8002884 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e05c      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bac:	4b11      	ldr	r3, [pc, #68]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0f0      	beq.n	8003b9a <HAL_RCC_OscConfig+0x416>
 8003bb8:	e054      	b.n	8003c64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bba:	4b10      	ldr	r3, [pc, #64]	@ (8003bfc <HAL_RCC_OscConfig+0x478>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fe60 	bl	8002884 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bc8:	f7fe fe5c 	bl	8002884 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e045      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bda:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x444>
 8003be6:	e03d      	b.n	8003c64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d107      	bne.n	8003c00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e038      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
 8003bf4:	40023800 	.word	0x40023800
 8003bf8:	40007000 	.word	0x40007000
 8003bfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c00:	4b1b      	ldr	r3, [pc, #108]	@ (8003c70 <HAL_RCC_OscConfig+0x4ec>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d028      	beq.n	8003c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d121      	bne.n	8003c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d11a      	bne.n	8003c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c30:	4013      	ands	r3, r2
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d111      	bne.n	8003c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c46:	085b      	lsrs	r3, r3, #1
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d107      	bne.n	8003c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d001      	beq.n	8003c64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e000      	b.n	8003c66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40023800 	.word	0x40023800

08003c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e0cc      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c88:	4b68      	ldr	r3, [pc, #416]	@ (8003e2c <HAL_RCC_ClockConfig+0x1b8>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 030f 	and.w	r3, r3, #15
 8003c90:	683a      	ldr	r2, [r7, #0]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d90c      	bls.n	8003cb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c96:	4b65      	ldr	r3, [pc, #404]	@ (8003e2c <HAL_RCC_ClockConfig+0x1b8>)
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	b2d2      	uxtb	r2, r2
 8003c9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c9e:	4b63      	ldr	r3, [pc, #396]	@ (8003e2c <HAL_RCC_ClockConfig+0x1b8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 030f 	and.w	r3, r3, #15
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d001      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e0b8      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d020      	beq.n	8003cfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0304 	and.w	r3, r3, #4
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cc8:	4b59      	ldr	r3, [pc, #356]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	4a58      	ldr	r2, [pc, #352]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d005      	beq.n	8003cec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ce0:	4b53      	ldr	r3, [pc, #332]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	4a52      	ldr	r2, [pc, #328]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cec:	4b50      	ldr	r3, [pc, #320]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	494d      	ldr	r1, [pc, #308]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d044      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d107      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d12:	4b47      	ldr	r3, [pc, #284]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d119      	bne.n	8003d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e07f      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d003      	beq.n	8003d32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d2e:	2b03      	cmp	r3, #3
 8003d30:	d107      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d32:	4b3f      	ldr	r3, [pc, #252]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d109      	bne.n	8003d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e06f      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d42:	4b3b      	ldr	r3, [pc, #236]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e067      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d52:	4b37      	ldr	r3, [pc, #220]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f023 0203 	bic.w	r2, r3, #3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	4934      	ldr	r1, [pc, #208]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d64:	f7fe fd8e 	bl	8002884 <HAL_GetTick>
 8003d68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d6a:	e00a      	b.n	8003d82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d6c:	f7fe fd8a 	bl	8002884 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e04f      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d82:	4b2b      	ldr	r3, [pc, #172]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 020c 	and.w	r2, r3, #12
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d1eb      	bne.n	8003d6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d94:	4b25      	ldr	r3, [pc, #148]	@ (8003e2c <HAL_RCC_ClockConfig+0x1b8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d20c      	bcs.n	8003dbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003da2:	4b22      	ldr	r3, [pc, #136]	@ (8003e2c <HAL_RCC_ClockConfig+0x1b8>)
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003daa:	4b20      	ldr	r3, [pc, #128]	@ (8003e2c <HAL_RCC_ClockConfig+0x1b8>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e032      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc8:	4b19      	ldr	r3, [pc, #100]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	4916      	ldr	r1, [pc, #88]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0308 	and.w	r3, r3, #8
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d009      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003de6:	4b12      	ldr	r3, [pc, #72]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	490e      	ldr	r1, [pc, #56]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dfa:	f000 f821 	bl	8003e40 <HAL_RCC_GetSysClockFreq>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	4b0b      	ldr	r3, [pc, #44]	@ (8003e30 <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	091b      	lsrs	r3, r3, #4
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	490a      	ldr	r1, [pc, #40]	@ (8003e34 <HAL_RCC_ClockConfig+0x1c0>)
 8003e0c:	5ccb      	ldrb	r3, [r1, r3]
 8003e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e12:	4a09      	ldr	r2, [pc, #36]	@ (8003e38 <HAL_RCC_ClockConfig+0x1c4>)
 8003e14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e16:	4b09      	ldr	r3, [pc, #36]	@ (8003e3c <HAL_RCC_ClockConfig+0x1c8>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe fcee 	bl	80027fc <HAL_InitTick>

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	40023c00 	.word	0x40023c00
 8003e30:	40023800 	.word	0x40023800
 8003e34:	08008ff0 	.word	0x08008ff0
 8003e38:	20000004 	.word	0x20000004
 8003e3c:	20000008 	.word	0x20000008

08003e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e44:	b094      	sub	sp, #80	@ 0x50
 8003e46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e58:	4b79      	ldr	r3, [pc, #484]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f003 030c 	and.w	r3, r3, #12
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d00d      	beq.n	8003e80 <HAL_RCC_GetSysClockFreq+0x40>
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	f200 80e1 	bhi.w	800402c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <HAL_RCC_GetSysClockFreq+0x34>
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d003      	beq.n	8003e7a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e72:	e0db      	b.n	800402c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e74:	4b73      	ldr	r3, [pc, #460]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e78:	e0db      	b.n	8004032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e7a:	4b73      	ldr	r3, [pc, #460]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e7e:	e0d8      	b.n	8004032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e80:	4b6f      	ldr	r3, [pc, #444]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d063      	beq.n	8003f5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e96:	4b6a      	ldr	r3, [pc, #424]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	099b      	lsrs	r3, r3, #6
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ea0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ea8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eaa:	2300      	movs	r3, #0
 8003eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003eb2:	4622      	mov	r2, r4
 8003eb4:	462b      	mov	r3, r5
 8003eb6:	f04f 0000 	mov.w	r0, #0
 8003eba:	f04f 0100 	mov.w	r1, #0
 8003ebe:	0159      	lsls	r1, r3, #5
 8003ec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ec4:	0150      	lsls	r0, r2, #5
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4621      	mov	r1, r4
 8003ecc:	1a51      	subs	r1, r2, r1
 8003ece:	6139      	str	r1, [r7, #16]
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ed6:	617b      	str	r3, [r7, #20]
 8003ed8:	f04f 0200 	mov.w	r2, #0
 8003edc:	f04f 0300 	mov.w	r3, #0
 8003ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ee4:	4659      	mov	r1, fp
 8003ee6:	018b      	lsls	r3, r1, #6
 8003ee8:	4651      	mov	r1, sl
 8003eea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003eee:	4651      	mov	r1, sl
 8003ef0:	018a      	lsls	r2, r1, #6
 8003ef2:	4651      	mov	r1, sl
 8003ef4:	ebb2 0801 	subs.w	r8, r2, r1
 8003ef8:	4659      	mov	r1, fp
 8003efa:	eb63 0901 	sbc.w	r9, r3, r1
 8003efe:	f04f 0200 	mov.w	r2, #0
 8003f02:	f04f 0300 	mov.w	r3, #0
 8003f06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f12:	4690      	mov	r8, r2
 8003f14:	4699      	mov	r9, r3
 8003f16:	4623      	mov	r3, r4
 8003f18:	eb18 0303 	adds.w	r3, r8, r3
 8003f1c:	60bb      	str	r3, [r7, #8]
 8003f1e:	462b      	mov	r3, r5
 8003f20:	eb49 0303 	adc.w	r3, r9, r3
 8003f24:	60fb      	str	r3, [r7, #12]
 8003f26:	f04f 0200 	mov.w	r2, #0
 8003f2a:	f04f 0300 	mov.w	r3, #0
 8003f2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f32:	4629      	mov	r1, r5
 8003f34:	024b      	lsls	r3, r1, #9
 8003f36:	4621      	mov	r1, r4
 8003f38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f3c:	4621      	mov	r1, r4
 8003f3e:	024a      	lsls	r2, r1, #9
 8003f40:	4610      	mov	r0, r2
 8003f42:	4619      	mov	r1, r3
 8003f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f46:	2200      	movs	r2, #0
 8003f48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f50:	f7fc fdec 	bl	8000b2c <__aeabi_uldivmod>
 8003f54:	4602      	mov	r2, r0
 8003f56:	460b      	mov	r3, r1
 8003f58:	4613      	mov	r3, r2
 8003f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f5c:	e058      	b.n	8004010 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f5e:	4b38      	ldr	r3, [pc, #224]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	099b      	lsrs	r3, r3, #6
 8003f64:	2200      	movs	r2, #0
 8003f66:	4618      	mov	r0, r3
 8003f68:	4611      	mov	r1, r2
 8003f6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f6e:	623b      	str	r3, [r7, #32]
 8003f70:	2300      	movs	r3, #0
 8003f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f78:	4642      	mov	r2, r8
 8003f7a:	464b      	mov	r3, r9
 8003f7c:	f04f 0000 	mov.w	r0, #0
 8003f80:	f04f 0100 	mov.w	r1, #0
 8003f84:	0159      	lsls	r1, r3, #5
 8003f86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f8a:	0150      	lsls	r0, r2, #5
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4641      	mov	r1, r8
 8003f92:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f96:	4649      	mov	r1, r9
 8003f98:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fa8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fb0:	ebb2 040a 	subs.w	r4, r2, sl
 8003fb4:	eb63 050b 	sbc.w	r5, r3, fp
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	00eb      	lsls	r3, r5, #3
 8003fc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc6:	00e2      	lsls	r2, r4, #3
 8003fc8:	4614      	mov	r4, r2
 8003fca:	461d      	mov	r5, r3
 8003fcc:	4643      	mov	r3, r8
 8003fce:	18e3      	adds	r3, r4, r3
 8003fd0:	603b      	str	r3, [r7, #0]
 8003fd2:	464b      	mov	r3, r9
 8003fd4:	eb45 0303 	adc.w	r3, r5, r3
 8003fd8:	607b      	str	r3, [r7, #4]
 8003fda:	f04f 0200 	mov.w	r2, #0
 8003fde:	f04f 0300 	mov.w	r3, #0
 8003fe2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fe6:	4629      	mov	r1, r5
 8003fe8:	028b      	lsls	r3, r1, #10
 8003fea:	4621      	mov	r1, r4
 8003fec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ff0:	4621      	mov	r1, r4
 8003ff2:	028a      	lsls	r2, r1, #10
 8003ff4:	4610      	mov	r0, r2
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	61bb      	str	r3, [r7, #24]
 8003ffe:	61fa      	str	r2, [r7, #28]
 8004000:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004004:	f7fc fd92 	bl	8000b2c <__aeabi_uldivmod>
 8004008:	4602      	mov	r2, r0
 800400a:	460b      	mov	r3, r1
 800400c:	4613      	mov	r3, r2
 800400e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004010:	4b0b      	ldr	r3, [pc, #44]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x200>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	0c1b      	lsrs	r3, r3, #16
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	3301      	adds	r3, #1
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004020:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004024:	fbb2 f3f3 	udiv	r3, r2, r3
 8004028:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800402a:	e002      	b.n	8004032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800402c:	4b05      	ldr	r3, [pc, #20]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x204>)
 800402e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004030:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004034:	4618      	mov	r0, r3
 8004036:	3750      	adds	r7, #80	@ 0x50
 8004038:	46bd      	mov	sp, r7
 800403a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800403e:	bf00      	nop
 8004040:	40023800 	.word	0x40023800
 8004044:	00f42400 	.word	0x00f42400
 8004048:	007a1200 	.word	0x007a1200

0800404c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004050:	4b03      	ldr	r3, [pc, #12]	@ (8004060 <HAL_RCC_GetHCLKFreq+0x14>)
 8004052:	681b      	ldr	r3, [r3, #0]
}
 8004054:	4618      	mov	r0, r3
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000004 	.word	0x20000004

08004064 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004068:	f7ff fff0 	bl	800404c <HAL_RCC_GetHCLKFreq>
 800406c:	4602      	mov	r2, r0
 800406e:	4b05      	ldr	r3, [pc, #20]	@ (8004084 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	0a9b      	lsrs	r3, r3, #10
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	4903      	ldr	r1, [pc, #12]	@ (8004088 <HAL_RCC_GetPCLK1Freq+0x24>)
 800407a:	5ccb      	ldrb	r3, [r1, r3]
 800407c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004080:	4618      	mov	r0, r3
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40023800 	.word	0x40023800
 8004088:	08009000 	.word	0x08009000

0800408c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004090:	f7ff ffdc 	bl	800404c <HAL_RCC_GetHCLKFreq>
 8004094:	4602      	mov	r2, r0
 8004096:	4b05      	ldr	r3, [pc, #20]	@ (80040ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	0b5b      	lsrs	r3, r3, #13
 800409c:	f003 0307 	and.w	r3, r3, #7
 80040a0:	4903      	ldr	r1, [pc, #12]	@ (80040b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040a2:	5ccb      	ldrb	r3, [r1, r3]
 80040a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	40023800 	.word	0x40023800
 80040b0:	08009000 	.word	0x08009000

080040b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e07b      	b.n	80041be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d108      	bne.n	80040e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040d6:	d009      	beq.n	80040ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	61da      	str	r2, [r3, #28]
 80040de:	e005      	b.n	80040ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d106      	bne.n	800410c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7fd ffa0 	bl	800204c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004122:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	431a      	orrs	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800415c:	431a      	orrs	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a1b      	ldr	r3, [r3, #32]
 800416c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004170:	ea42 0103 	orr.w	r1, r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004178:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	0c1b      	lsrs	r3, r3, #16
 800418a:	f003 0104 	and.w	r1, r3, #4
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	f003 0210 	and.w	r2, r3, #16
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	430a      	orrs	r2, r1
 800419c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69da      	ldr	r2, [r3, #28]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b088      	sub	sp, #32
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	603b      	str	r3, [r7, #0]
 80041d2:	4613      	mov	r3, r2
 80041d4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041d6:	f7fe fb55 	bl	8002884 <HAL_GetTick>
 80041da:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d001      	beq.n	80041f0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80041ec:	2302      	movs	r3, #2
 80041ee:	e12a      	b.n	8004446 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d002      	beq.n	80041fc <HAL_SPI_Transmit+0x36>
 80041f6:	88fb      	ldrh	r3, [r7, #6]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e122      	b.n	8004446 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004206:	2b01      	cmp	r3, #1
 8004208:	d101      	bne.n	800420e <HAL_SPI_Transmit+0x48>
 800420a:	2302      	movs	r3, #2
 800420c:	e11b      	b.n	8004446 <HAL_SPI_Transmit+0x280>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2203      	movs	r2, #3
 800421a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	88fa      	ldrh	r2, [r7, #6]
 800422e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	88fa      	ldrh	r2, [r7, #6]
 8004234:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800425c:	d10f      	bne.n	800427e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800426c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800427c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d007      	beq.n	800429c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800429a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042a4:	d152      	bne.n	800434c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <HAL_SPI_Transmit+0xee>
 80042ae:	8b7b      	ldrh	r3, [r7, #26]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d145      	bne.n	8004340 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b8:	881a      	ldrh	r2, [r3, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	1c9a      	adds	r2, r3, #2
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042d8:	e032      	b.n	8004340 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d112      	bne.n	800430e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ec:	881a      	ldrh	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f8:	1c9a      	adds	r2, r3, #2
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800430c:	e018      	b.n	8004340 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800430e:	f7fe fab9 	bl	8002884 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d803      	bhi.n	8004326 <HAL_SPI_Transmit+0x160>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004324:	d102      	bne.n	800432c <HAL_SPI_Transmit+0x166>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d109      	bne.n	8004340 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e082      	b.n	8004446 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1c7      	bne.n	80042da <HAL_SPI_Transmit+0x114>
 800434a:	e053      	b.n	80043f4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <HAL_SPI_Transmit+0x194>
 8004354:	8b7b      	ldrh	r3, [r7, #26]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d147      	bne.n	80043ea <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	330c      	adds	r3, #12
 8004364:	7812      	ldrb	r2, [r2, #0]
 8004366:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436c:	1c5a      	adds	r2, r3, #1
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004376:	b29b      	uxth	r3, r3
 8004378:	3b01      	subs	r3, #1
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004380:	e033      	b.n	80043ea <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b02      	cmp	r3, #2
 800438e:	d113      	bne.n	80043b8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	330c      	adds	r3, #12
 800439a:	7812      	ldrb	r2, [r2, #0]
 800439c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80043b6:	e018      	b.n	80043ea <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043b8:	f7fe fa64 	bl	8002884 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d803      	bhi.n	80043d0 <HAL_SPI_Transmit+0x20a>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ce:	d102      	bne.n	80043d6 <HAL_SPI_Transmit+0x210>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d109      	bne.n	80043ea <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e02d      	b.n	8004446 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1c6      	bne.n	8004382 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043f4:	69fa      	ldr	r2, [r7, #28]
 80043f6:	6839      	ldr	r1, [r7, #0]
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 f8b1 	bl	8004560 <SPI_EndRxTxTransaction>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10a      	bne.n	8004428 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e000      	b.n	8004446 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004444:	2300      	movs	r3, #0
  }
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b088      	sub	sp, #32
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	603b      	str	r3, [r7, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004460:	f7fe fa10 	bl	8002884 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004468:	1a9b      	subs	r3, r3, r2
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	4413      	add	r3, r2
 800446e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004470:	f7fe fa08 	bl	8002884 <HAL_GetTick>
 8004474:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004476:	4b39      	ldr	r3, [pc, #228]	@ (800455c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	015b      	lsls	r3, r3, #5
 800447c:	0d1b      	lsrs	r3, r3, #20
 800447e:	69fa      	ldr	r2, [r7, #28]
 8004480:	fb02 f303 	mul.w	r3, r2, r3
 8004484:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004486:	e055      	b.n	8004534 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448e:	d051      	beq.n	8004534 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004490:	f7fe f9f8 	bl	8002884 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	69fa      	ldr	r2, [r7, #28]
 800449c:	429a      	cmp	r2, r3
 800449e:	d902      	bls.n	80044a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d13d      	bne.n	8004522 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685a      	ldr	r2, [r3, #4]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044be:	d111      	bne.n	80044e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044c8:	d004      	beq.n	80044d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d107      	bne.n	80044e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ec:	d10f      	bne.n	800450e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800450c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e018      	b.n	8004554 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d102      	bne.n	800452e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	61fb      	str	r3, [r7, #28]
 800452c:	e002      	b.n	8004534 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	3b01      	subs	r3, #1
 8004532:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	4013      	ands	r3, r2
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	429a      	cmp	r2, r3
 8004542:	bf0c      	ite	eq
 8004544:	2301      	moveq	r3, #1
 8004546:	2300      	movne	r3, #0
 8004548:	b2db      	uxtb	r3, r3
 800454a:	461a      	mov	r2, r3
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	429a      	cmp	r2, r3
 8004550:	d19a      	bne.n	8004488 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3720      	adds	r7, #32
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000004 	.word	0x20000004

08004560 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af02      	add	r7, sp, #8
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2201      	movs	r2, #1
 8004574:	2102      	movs	r1, #2
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f7ff ff6a 	bl	8004450 <SPI_WaitFlagStateUntilTimeout>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d007      	beq.n	8004592 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004586:	f043 0220 	orr.w	r2, r3, #32
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e032      	b.n	80045f8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004592:	4b1b      	ldr	r3, [pc, #108]	@ (8004600 <SPI_EndRxTxTransaction+0xa0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a1b      	ldr	r2, [pc, #108]	@ (8004604 <SPI_EndRxTxTransaction+0xa4>)
 8004598:	fba2 2303 	umull	r2, r3, r2, r3
 800459c:	0d5b      	lsrs	r3, r3, #21
 800459e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80045a2:	fb02 f303 	mul.w	r3, r2, r3
 80045a6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045b0:	d112      	bne.n	80045d8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2200      	movs	r2, #0
 80045ba:	2180      	movs	r1, #128	@ 0x80
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f7ff ff47 	bl	8004450 <SPI_WaitFlagStateUntilTimeout>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d016      	beq.n	80045f6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e00f      	b.n	80045f8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	3b01      	subs	r3, #1
 80045e2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b80      	cmp	r3, #128	@ 0x80
 80045f0:	d0f2      	beq.n	80045d8 <SPI_EndRxTxTransaction+0x78>
 80045f2:	e000      	b.n	80045f6 <SPI_EndRxTxTransaction+0x96>
        break;
 80045f4:	bf00      	nop
  }

  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20000004 	.word	0x20000004
 8004604:	165e9f81 	.word	0x165e9f81

08004608 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e042      	b.n	80046a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d106      	bne.n	8004634 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7fd fd54 	bl	80020dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2224      	movs	r2, #36	@ 0x24
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800464a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 f82b 	bl	80046a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	691a      	ldr	r2, [r3, #16]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004660:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	695a      	ldr	r2, [r3, #20]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004670:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004680:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2220      	movs	r2, #32
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2220      	movs	r2, #32
 8004694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046ac:	b0c0      	sub	sp, #256	@ 0x100
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80046c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c4:	68d9      	ldr	r1, [r3, #12]
 80046c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	ea40 0301 	orr.w	r3, r0, r1
 80046d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80046d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	431a      	orrs	r2, r3
 80046e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	431a      	orrs	r2, r3
 80046e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80046f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004700:	f021 010c 	bic.w	r1, r1, #12
 8004704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800470e:	430b      	orrs	r3, r1
 8004710:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800471e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004722:	6999      	ldr	r1, [r3, #24]
 8004724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	ea40 0301 	orr.w	r3, r0, r1
 800472e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	4b8f      	ldr	r3, [pc, #572]	@ (8004974 <UART_SetConfig+0x2cc>)
 8004738:	429a      	cmp	r2, r3
 800473a:	d005      	beq.n	8004748 <UART_SetConfig+0xa0>
 800473c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4b8d      	ldr	r3, [pc, #564]	@ (8004978 <UART_SetConfig+0x2d0>)
 8004744:	429a      	cmp	r2, r3
 8004746:	d104      	bne.n	8004752 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004748:	f7ff fca0 	bl	800408c <HAL_RCC_GetPCLK2Freq>
 800474c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004750:	e003      	b.n	800475a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004752:	f7ff fc87 	bl	8004064 <HAL_RCC_GetPCLK1Freq>
 8004756:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800475a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004764:	f040 810c 	bne.w	8004980 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004768:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800476c:	2200      	movs	r2, #0
 800476e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004772:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004776:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800477a:	4622      	mov	r2, r4
 800477c:	462b      	mov	r3, r5
 800477e:	1891      	adds	r1, r2, r2
 8004780:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004782:	415b      	adcs	r3, r3
 8004784:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004786:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800478a:	4621      	mov	r1, r4
 800478c:	eb12 0801 	adds.w	r8, r2, r1
 8004790:	4629      	mov	r1, r5
 8004792:	eb43 0901 	adc.w	r9, r3, r1
 8004796:	f04f 0200 	mov.w	r2, #0
 800479a:	f04f 0300 	mov.w	r3, #0
 800479e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047aa:	4690      	mov	r8, r2
 80047ac:	4699      	mov	r9, r3
 80047ae:	4623      	mov	r3, r4
 80047b0:	eb18 0303 	adds.w	r3, r8, r3
 80047b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80047b8:	462b      	mov	r3, r5
 80047ba:	eb49 0303 	adc.w	r3, r9, r3
 80047be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80047c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80047ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80047d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80047d6:	460b      	mov	r3, r1
 80047d8:	18db      	adds	r3, r3, r3
 80047da:	653b      	str	r3, [r7, #80]	@ 0x50
 80047dc:	4613      	mov	r3, r2
 80047de:	eb42 0303 	adc.w	r3, r2, r3
 80047e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80047e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80047e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80047ec:	f7fc f99e 	bl	8000b2c <__aeabi_uldivmod>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4b61      	ldr	r3, [pc, #388]	@ (800497c <UART_SetConfig+0x2d4>)
 80047f6:	fba3 2302 	umull	r2, r3, r3, r2
 80047fa:	095b      	lsrs	r3, r3, #5
 80047fc:	011c      	lsls	r4, r3, #4
 80047fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004802:	2200      	movs	r2, #0
 8004804:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004808:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800480c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004810:	4642      	mov	r2, r8
 8004812:	464b      	mov	r3, r9
 8004814:	1891      	adds	r1, r2, r2
 8004816:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004818:	415b      	adcs	r3, r3
 800481a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800481c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004820:	4641      	mov	r1, r8
 8004822:	eb12 0a01 	adds.w	sl, r2, r1
 8004826:	4649      	mov	r1, r9
 8004828:	eb43 0b01 	adc.w	fp, r3, r1
 800482c:	f04f 0200 	mov.w	r2, #0
 8004830:	f04f 0300 	mov.w	r3, #0
 8004834:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004838:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800483c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004840:	4692      	mov	sl, r2
 8004842:	469b      	mov	fp, r3
 8004844:	4643      	mov	r3, r8
 8004846:	eb1a 0303 	adds.w	r3, sl, r3
 800484a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800484e:	464b      	mov	r3, r9
 8004850:	eb4b 0303 	adc.w	r3, fp, r3
 8004854:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004864:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004868:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800486c:	460b      	mov	r3, r1
 800486e:	18db      	adds	r3, r3, r3
 8004870:	643b      	str	r3, [r7, #64]	@ 0x40
 8004872:	4613      	mov	r3, r2
 8004874:	eb42 0303 	adc.w	r3, r2, r3
 8004878:	647b      	str	r3, [r7, #68]	@ 0x44
 800487a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800487e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004882:	f7fc f953 	bl	8000b2c <__aeabi_uldivmod>
 8004886:	4602      	mov	r2, r0
 8004888:	460b      	mov	r3, r1
 800488a:	4611      	mov	r1, r2
 800488c:	4b3b      	ldr	r3, [pc, #236]	@ (800497c <UART_SetConfig+0x2d4>)
 800488e:	fba3 2301 	umull	r2, r3, r3, r1
 8004892:	095b      	lsrs	r3, r3, #5
 8004894:	2264      	movs	r2, #100	@ 0x64
 8004896:	fb02 f303 	mul.w	r3, r2, r3
 800489a:	1acb      	subs	r3, r1, r3
 800489c:	00db      	lsls	r3, r3, #3
 800489e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80048a2:	4b36      	ldr	r3, [pc, #216]	@ (800497c <UART_SetConfig+0x2d4>)
 80048a4:	fba3 2302 	umull	r2, r3, r3, r2
 80048a8:	095b      	lsrs	r3, r3, #5
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80048b0:	441c      	add	r4, r3
 80048b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048b6:	2200      	movs	r2, #0
 80048b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80048c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80048c4:	4642      	mov	r2, r8
 80048c6:	464b      	mov	r3, r9
 80048c8:	1891      	adds	r1, r2, r2
 80048ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80048cc:	415b      	adcs	r3, r3
 80048ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80048d4:	4641      	mov	r1, r8
 80048d6:	1851      	adds	r1, r2, r1
 80048d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80048da:	4649      	mov	r1, r9
 80048dc:	414b      	adcs	r3, r1
 80048de:	637b      	str	r3, [r7, #52]	@ 0x34
 80048e0:	f04f 0200 	mov.w	r2, #0
 80048e4:	f04f 0300 	mov.w	r3, #0
 80048e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80048ec:	4659      	mov	r1, fp
 80048ee:	00cb      	lsls	r3, r1, #3
 80048f0:	4651      	mov	r1, sl
 80048f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048f6:	4651      	mov	r1, sl
 80048f8:	00ca      	lsls	r2, r1, #3
 80048fa:	4610      	mov	r0, r2
 80048fc:	4619      	mov	r1, r3
 80048fe:	4603      	mov	r3, r0
 8004900:	4642      	mov	r2, r8
 8004902:	189b      	adds	r3, r3, r2
 8004904:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004908:	464b      	mov	r3, r9
 800490a:	460a      	mov	r2, r1
 800490c:	eb42 0303 	adc.w	r3, r2, r3
 8004910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004920:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004924:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004928:	460b      	mov	r3, r1
 800492a:	18db      	adds	r3, r3, r3
 800492c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800492e:	4613      	mov	r3, r2
 8004930:	eb42 0303 	adc.w	r3, r2, r3
 8004934:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004936:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800493a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800493e:	f7fc f8f5 	bl	8000b2c <__aeabi_uldivmod>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	4b0d      	ldr	r3, [pc, #52]	@ (800497c <UART_SetConfig+0x2d4>)
 8004948:	fba3 1302 	umull	r1, r3, r3, r2
 800494c:	095b      	lsrs	r3, r3, #5
 800494e:	2164      	movs	r1, #100	@ 0x64
 8004950:	fb01 f303 	mul.w	r3, r1, r3
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	3332      	adds	r3, #50	@ 0x32
 800495a:	4a08      	ldr	r2, [pc, #32]	@ (800497c <UART_SetConfig+0x2d4>)
 800495c:	fba2 2303 	umull	r2, r3, r2, r3
 8004960:	095b      	lsrs	r3, r3, #5
 8004962:	f003 0207 	and.w	r2, r3, #7
 8004966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4422      	add	r2, r4
 800496e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004970:	e106      	b.n	8004b80 <UART_SetConfig+0x4d8>
 8004972:	bf00      	nop
 8004974:	40011000 	.word	0x40011000
 8004978:	40011400 	.word	0x40011400
 800497c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004984:	2200      	movs	r2, #0
 8004986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800498a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800498e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004992:	4642      	mov	r2, r8
 8004994:	464b      	mov	r3, r9
 8004996:	1891      	adds	r1, r2, r2
 8004998:	6239      	str	r1, [r7, #32]
 800499a:	415b      	adcs	r3, r3
 800499c:	627b      	str	r3, [r7, #36]	@ 0x24
 800499e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049a2:	4641      	mov	r1, r8
 80049a4:	1854      	adds	r4, r2, r1
 80049a6:	4649      	mov	r1, r9
 80049a8:	eb43 0501 	adc.w	r5, r3, r1
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	00eb      	lsls	r3, r5, #3
 80049b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049ba:	00e2      	lsls	r2, r4, #3
 80049bc:	4614      	mov	r4, r2
 80049be:	461d      	mov	r5, r3
 80049c0:	4643      	mov	r3, r8
 80049c2:	18e3      	adds	r3, r4, r3
 80049c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80049c8:	464b      	mov	r3, r9
 80049ca:	eb45 0303 	adc.w	r3, r5, r3
 80049ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80049d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80049de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80049ee:	4629      	mov	r1, r5
 80049f0:	008b      	lsls	r3, r1, #2
 80049f2:	4621      	mov	r1, r4
 80049f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049f8:	4621      	mov	r1, r4
 80049fa:	008a      	lsls	r2, r1, #2
 80049fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a00:	f7fc f894 	bl	8000b2c <__aeabi_uldivmod>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4b60      	ldr	r3, [pc, #384]	@ (8004b8c <UART_SetConfig+0x4e4>)
 8004a0a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	011c      	lsls	r4, r3, #4
 8004a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a16:	2200      	movs	r2, #0
 8004a18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004a24:	4642      	mov	r2, r8
 8004a26:	464b      	mov	r3, r9
 8004a28:	1891      	adds	r1, r2, r2
 8004a2a:	61b9      	str	r1, [r7, #24]
 8004a2c:	415b      	adcs	r3, r3
 8004a2e:	61fb      	str	r3, [r7, #28]
 8004a30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a34:	4641      	mov	r1, r8
 8004a36:	1851      	adds	r1, r2, r1
 8004a38:	6139      	str	r1, [r7, #16]
 8004a3a:	4649      	mov	r1, r9
 8004a3c:	414b      	adcs	r3, r1
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a4c:	4659      	mov	r1, fp
 8004a4e:	00cb      	lsls	r3, r1, #3
 8004a50:	4651      	mov	r1, sl
 8004a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a56:	4651      	mov	r1, sl
 8004a58:	00ca      	lsls	r2, r1, #3
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4603      	mov	r3, r0
 8004a60:	4642      	mov	r2, r8
 8004a62:	189b      	adds	r3, r3, r2
 8004a64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a68:	464b      	mov	r3, r9
 8004a6a:	460a      	mov	r2, r1
 8004a6c:	eb42 0303 	adc.w	r3, r2, r3
 8004a70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004a80:	f04f 0200 	mov.w	r2, #0
 8004a84:	f04f 0300 	mov.w	r3, #0
 8004a88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004a8c:	4649      	mov	r1, r9
 8004a8e:	008b      	lsls	r3, r1, #2
 8004a90:	4641      	mov	r1, r8
 8004a92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a96:	4641      	mov	r1, r8
 8004a98:	008a      	lsls	r2, r1, #2
 8004a9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004a9e:	f7fc f845 	bl	8000b2c <__aeabi_uldivmod>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	4b38      	ldr	r3, [pc, #224]	@ (8004b8c <UART_SetConfig+0x4e4>)
 8004aaa:	fba3 2301 	umull	r2, r3, r3, r1
 8004aae:	095b      	lsrs	r3, r3, #5
 8004ab0:	2264      	movs	r2, #100	@ 0x64
 8004ab2:	fb02 f303 	mul.w	r3, r2, r3
 8004ab6:	1acb      	subs	r3, r1, r3
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	3332      	adds	r3, #50	@ 0x32
 8004abc:	4a33      	ldr	r2, [pc, #204]	@ (8004b8c <UART_SetConfig+0x4e4>)
 8004abe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac2:	095b      	lsrs	r3, r3, #5
 8004ac4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ac8:	441c      	add	r4, r3
 8004aca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ace:	2200      	movs	r2, #0
 8004ad0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ad2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ad4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ad8:	4642      	mov	r2, r8
 8004ada:	464b      	mov	r3, r9
 8004adc:	1891      	adds	r1, r2, r2
 8004ade:	60b9      	str	r1, [r7, #8]
 8004ae0:	415b      	adcs	r3, r3
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ae8:	4641      	mov	r1, r8
 8004aea:	1851      	adds	r1, r2, r1
 8004aec:	6039      	str	r1, [r7, #0]
 8004aee:	4649      	mov	r1, r9
 8004af0:	414b      	adcs	r3, r1
 8004af2:	607b      	str	r3, [r7, #4]
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	f04f 0300 	mov.w	r3, #0
 8004afc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b00:	4659      	mov	r1, fp
 8004b02:	00cb      	lsls	r3, r1, #3
 8004b04:	4651      	mov	r1, sl
 8004b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b0a:	4651      	mov	r1, sl
 8004b0c:	00ca      	lsls	r2, r1, #3
 8004b0e:	4610      	mov	r0, r2
 8004b10:	4619      	mov	r1, r3
 8004b12:	4603      	mov	r3, r0
 8004b14:	4642      	mov	r2, r8
 8004b16:	189b      	adds	r3, r3, r2
 8004b18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	460a      	mov	r2, r1
 8004b1e:	eb42 0303 	adc.w	r3, r2, r3
 8004b22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004b30:	f04f 0200 	mov.w	r2, #0
 8004b34:	f04f 0300 	mov.w	r3, #0
 8004b38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004b3c:	4649      	mov	r1, r9
 8004b3e:	008b      	lsls	r3, r1, #2
 8004b40:	4641      	mov	r1, r8
 8004b42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b46:	4641      	mov	r1, r8
 8004b48:	008a      	lsls	r2, r1, #2
 8004b4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004b4e:	f7fb ffed 	bl	8000b2c <__aeabi_uldivmod>
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4b0d      	ldr	r3, [pc, #52]	@ (8004b8c <UART_SetConfig+0x4e4>)
 8004b58:	fba3 1302 	umull	r1, r3, r3, r2
 8004b5c:	095b      	lsrs	r3, r3, #5
 8004b5e:	2164      	movs	r1, #100	@ 0x64
 8004b60:	fb01 f303 	mul.w	r3, r1, r3
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	3332      	adds	r3, #50	@ 0x32
 8004b6a:	4a08      	ldr	r2, [pc, #32]	@ (8004b8c <UART_SetConfig+0x4e4>)
 8004b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b70:	095b      	lsrs	r3, r3, #5
 8004b72:	f003 020f 	and.w	r2, r3, #15
 8004b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4422      	add	r2, r4
 8004b7e:	609a      	str	r2, [r3, #8]
}
 8004b80:	bf00      	nop
 8004b82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004b86:	46bd      	mov	sp, r7
 8004b88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b8c:	51eb851f 	.word	0x51eb851f

08004b90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004b90:	b084      	sub	sp, #16
 8004b92:	b580      	push	{r7, lr}
 8004b94:	b084      	sub	sp, #16
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
 8004b9a:	f107 001c 	add.w	r0, r7, #28
 8004b9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ba2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d123      	bne.n	8004bf2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004bbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004bd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d105      	bne.n	8004be6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 faa0 	bl	800512c <USB_CoreReset>
 8004bec:	4603      	mov	r3, r0
 8004bee:	73fb      	strb	r3, [r7, #15]
 8004bf0:	e01b      	b.n	8004c2a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 fa94 	bl	800512c <USB_CoreReset>
 8004c04:	4603      	mov	r3, r0
 8004c06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004c08:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d106      	bne.n	8004c1e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004c1c:	e005      	b.n	8004c2a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004c2a:	7fbb      	ldrb	r3, [r7, #30]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d10b      	bne.n	8004c48 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f043 0206 	orr.w	r2, r3, #6
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f043 0220 	orr.w	r2, r3, #32
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c54:	b004      	add	sp, #16
 8004c56:	4770      	bx	lr

08004c58 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f023 0201 	bic.w	r2, r3, #1
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b084      	sub	sp, #16
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	460b      	mov	r3, r1
 8004c84:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c96:	78fb      	ldrb	r3, [r7, #3]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d115      	bne.n	8004cc8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004ca8:	200a      	movs	r0, #10
 8004caa:	f7fd fdf7 	bl	800289c <HAL_Delay>
      ms += 10U;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	330a      	adds	r3, #10
 8004cb2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 fa2b 	bl	8005110 <USB_GetMode>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d01e      	beq.n	8004cfe <USB_SetCurrentMode+0x84>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2bc7      	cmp	r3, #199	@ 0xc7
 8004cc4:	d9f0      	bls.n	8004ca8 <USB_SetCurrentMode+0x2e>
 8004cc6:	e01a      	b.n	8004cfe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004cc8:	78fb      	ldrb	r3, [r7, #3]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d115      	bne.n	8004cfa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004cda:	200a      	movs	r0, #10
 8004cdc:	f7fd fdde 	bl	800289c <HAL_Delay>
      ms += 10U;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	330a      	adds	r3, #10
 8004ce4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 fa12 	bl	8005110 <USB_GetMode>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d005      	beq.n	8004cfe <USB_SetCurrentMode+0x84>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2bc7      	cmp	r3, #199	@ 0xc7
 8004cf6:	d9f0      	bls.n	8004cda <USB_SetCurrentMode+0x60>
 8004cf8:	e001      	b.n	8004cfe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e005      	b.n	8004d0a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2bc8      	cmp	r3, #200	@ 0xc8
 8004d02:	d101      	bne.n	8004d08 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e000      	b.n	8004d0a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d14:	b084      	sub	sp, #16
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b086      	sub	sp, #24
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
 8004d1e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004d22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d26:	2300      	movs	r3, #0
 8004d28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004d2e:	2300      	movs	r3, #0
 8004d30:	613b      	str	r3, [r7, #16]
 8004d32:	e009      	b.n	8004d48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	3340      	adds	r3, #64	@ 0x40
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	4413      	add	r3, r2
 8004d3e:	2200      	movs	r2, #0
 8004d40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	3301      	adds	r3, #1
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	2b0e      	cmp	r3, #14
 8004d4c:	d9f2      	bls.n	8004d34 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004d4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d11c      	bne.n	8004d90 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d64:	f043 0302 	orr.w	r3, r3, #2
 8004d68:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d6e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d86:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d8e:	e00b      	b.n	8004da8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d94:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004dae:	461a      	mov	r2, r3
 8004db0:	2300      	movs	r3, #0
 8004db2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004db4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d10d      	bne.n	8004dd8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d104      	bne.n	8004dce <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f968 	bl	800509c <USB_SetDevSpeed>
 8004dcc:	e008      	b.n	8004de0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004dce:	2101      	movs	r1, #1
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 f963 	bl	800509c <USB_SetDevSpeed>
 8004dd6:	e003      	b.n	8004de0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004dd8:	2103      	movs	r1, #3
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f95e 	bl	800509c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004de0:	2110      	movs	r1, #16
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f8fa 	bl	8004fdc <USB_FlushTxFifo>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f924 	bl	8005040 <USB_FlushRxFifo>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e08:	461a      	mov	r2, r3
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e14:	461a      	mov	r2, r3
 8004e16:	2300      	movs	r3, #0
 8004e18:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e20:	461a      	mov	r2, r3
 8004e22:	2300      	movs	r3, #0
 8004e24:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e26:	2300      	movs	r3, #0
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	e043      	b.n	8004eb4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e42:	d118      	bne.n	8004e76 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10a      	bne.n	8004e60 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	015a      	lsls	r2, r3, #5
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	4413      	add	r3, r2
 8004e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e56:	461a      	mov	r2, r3
 8004e58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	e013      	b.n	8004e88 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	015a      	lsls	r2, r3, #5
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004e72:	6013      	str	r3, [r2, #0]
 8004e74:	e008      	b.n	8004e88 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	015a      	lsls	r2, r3, #5
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e82:	461a      	mov	r2, r3
 8004e84:	2300      	movs	r3, #0
 8004e86:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	015a      	lsls	r2, r3, #5
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e94:	461a      	mov	r2, r3
 8004e96:	2300      	movs	r3, #0
 8004e98:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	015a      	lsls	r2, r3, #5
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004eac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	613b      	str	r3, [r7, #16]
 8004eb4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004eb8:	461a      	mov	r2, r3
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d3b5      	bcc.n	8004e2c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	613b      	str	r3, [r7, #16]
 8004ec4:	e043      	b.n	8004f4e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ed8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004edc:	d118      	bne.n	8004f10 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10a      	bne.n	8004efa <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	e013      	b.n	8004f22 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f06:	461a      	mov	r2, r3
 8004f08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004f0c:	6013      	str	r3, [r2, #0]
 8004f0e:	e008      	b.n	8004f22 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	2300      	movs	r3, #0
 8004f20:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	015a      	lsls	r2, r3, #5
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	4413      	add	r3, r2
 8004f2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f2e:	461a      	mov	r2, r3
 8004f30:	2300      	movs	r3, #0
 8004f32:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f40:	461a      	mov	r2, r3
 8004f42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004f52:	461a      	mov	r2, r3
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d3b5      	bcc.n	8004ec6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f6c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004f7a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004f7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d105      	bne.n	8004f90 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	f043 0210 	orr.w	r2, r3, #16
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	699a      	ldr	r2, [r3, #24]
 8004f94:	4b10      	ldr	r3, [pc, #64]	@ (8004fd8 <USB_DevInit+0x2c4>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f9c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d005      	beq.n	8004fb0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	f043 0208 	orr.w	r2, r3, #8
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004fb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d107      	bne.n	8004fc8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fc0:	f043 0304 	orr.w	r3, r3, #4
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3718      	adds	r7, #24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fd4:	b004      	add	sp, #16
 8004fd6:	4770      	bx	lr
 8004fd8:	803c3800 	.word	0x803c3800

08004fdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	3301      	adds	r3, #1
 8004fee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ff6:	d901      	bls.n	8004ffc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e01b      	b.n	8005034 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	daf2      	bge.n	8004fea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	019b      	lsls	r3, r3, #6
 800500c:	f043 0220 	orr.w	r2, r3, #32
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	3301      	adds	r3, #1
 8005018:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005020:	d901      	bls.n	8005026 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e006      	b.n	8005034 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	f003 0320 	and.w	r3, r3, #32
 800502e:	2b20      	cmp	r3, #32
 8005030:	d0f0      	beq.n	8005014 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3301      	adds	r3, #1
 8005050:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005058:	d901      	bls.n	800505e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e018      	b.n	8005090 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	daf2      	bge.n	800504c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2210      	movs	r2, #16
 800506e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	3301      	adds	r3, #1
 8005074:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800507c:	d901      	bls.n	8005082 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e006      	b.n	8005090 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f003 0310 	and.w	r3, r3, #16
 800508a:	2b10      	cmp	r3, #16
 800508c:	d0f0      	beq.n	8005070 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	460b      	mov	r3, r1
 80050a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	78fb      	ldrb	r3, [r7, #3]
 80050b6:	68f9      	ldr	r1, [r7, #12]
 80050b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80050bc:	4313      	orrs	r3, r2
 80050be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr

080050ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b085      	sub	sp, #20
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80050e8:	f023 0303 	bic.w	r3, r3, #3
 80050ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050fc:	f043 0302 	orr.w	r3, r3, #2
 8005100:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	f003 0301 	and.w	r3, r3, #1
}
 8005120:	4618      	mov	r0, r3
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3301      	adds	r3, #1
 800513c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005144:	d901      	bls.n	800514a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e022      	b.n	8005190 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	2b00      	cmp	r3, #0
 8005150:	daf2      	bge.n	8005138 <USB_CoreReset+0xc>

  count = 10U;
 8005152:	230a      	movs	r3, #10
 8005154:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005156:	e002      	b.n	800515e <USB_CoreReset+0x32>
  {
    count--;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	3b01      	subs	r3, #1
 800515c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1f9      	bne.n	8005158 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	f043 0201 	orr.w	r2, r3, #1
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	3301      	adds	r3, #1
 8005174:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800517c:	d901      	bls.n	8005182 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e006      	b.n	8005190 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b01      	cmp	r3, #1
 800518c:	d0f0      	beq.n	8005170 <USB_CoreReset+0x44>

  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3714      	adds	r7, #20
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <__NVIC_SetPriority>:
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	6039      	str	r1, [r7, #0]
 80051a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	db0a      	blt.n	80051c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	490c      	ldr	r1, [pc, #48]	@ (80051e8 <__NVIC_SetPriority+0x4c>)
 80051b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ba:	0112      	lsls	r2, r2, #4
 80051bc:	b2d2      	uxtb	r2, r2
 80051be:	440b      	add	r3, r1
 80051c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80051c4:	e00a      	b.n	80051dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	b2da      	uxtb	r2, r3
 80051ca:	4908      	ldr	r1, [pc, #32]	@ (80051ec <__NVIC_SetPriority+0x50>)
 80051cc:	79fb      	ldrb	r3, [r7, #7]
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	3b04      	subs	r3, #4
 80051d4:	0112      	lsls	r2, r2, #4
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	440b      	add	r3, r1
 80051da:	761a      	strb	r2, [r3, #24]
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	e000e100 	.word	0xe000e100
 80051ec:	e000ed00 	.word	0xe000ed00

080051f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80051f4:	2100      	movs	r1, #0
 80051f6:	f06f 0004 	mvn.w	r0, #4
 80051fa:	f7ff ffcf 	bl	800519c <__NVIC_SetPriority>
#endif
}
 80051fe:	bf00      	nop
 8005200:	bd80      	pop	{r7, pc}
	...

08005204 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800520a:	f3ef 8305 	mrs	r3, IPSR
 800520e:	603b      	str	r3, [r7, #0]
  return(result);
 8005210:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005216:	f06f 0305 	mvn.w	r3, #5
 800521a:	607b      	str	r3, [r7, #4]
 800521c:	e00c      	b.n	8005238 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800521e:	4b0a      	ldr	r3, [pc, #40]	@ (8005248 <osKernelInitialize+0x44>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d105      	bne.n	8005232 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005226:	4b08      	ldr	r3, [pc, #32]	@ (8005248 <osKernelInitialize+0x44>)
 8005228:	2201      	movs	r2, #1
 800522a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800522c:	2300      	movs	r3, #0
 800522e:	607b      	str	r3, [r7, #4]
 8005230:	e002      	b.n	8005238 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005232:	f04f 33ff 	mov.w	r3, #4294967295
 8005236:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005238:	687b      	ldr	r3, [r7, #4]
}
 800523a:	4618      	mov	r0, r3
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	20000ce8 	.word	0x20000ce8

0800524c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005252:	f3ef 8305 	mrs	r3, IPSR
 8005256:	603b      	str	r3, [r7, #0]
  return(result);
 8005258:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <osKernelStart+0x1a>
    stat = osErrorISR;
 800525e:	f06f 0305 	mvn.w	r3, #5
 8005262:	607b      	str	r3, [r7, #4]
 8005264:	e010      	b.n	8005288 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005266:	4b0b      	ldr	r3, [pc, #44]	@ (8005294 <osKernelStart+0x48>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d109      	bne.n	8005282 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800526e:	f7ff ffbf 	bl	80051f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005272:	4b08      	ldr	r3, [pc, #32]	@ (8005294 <osKernelStart+0x48>)
 8005274:	2202      	movs	r2, #2
 8005276:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005278:	f001 f808 	bl	800628c <vTaskStartScheduler>
      stat = osOK;
 800527c:	2300      	movs	r3, #0
 800527e:	607b      	str	r3, [r7, #4]
 8005280:	e002      	b.n	8005288 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005282:	f04f 33ff 	mov.w	r3, #4294967295
 8005286:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005288:	687b      	ldr	r3, [r7, #4]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	20000ce8 	.word	0x20000ce8

08005298 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	4a07      	ldr	r2, [pc, #28]	@ (80052c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80052a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	4a06      	ldr	r2, [pc, #24]	@ (80052c8 <vApplicationGetIdleTaskMemory+0x30>)
 80052ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2280      	movs	r2, #128	@ 0x80
 80052b4:	601a      	str	r2, [r3, #0]
}
 80052b6:	bf00      	nop
 80052b8:	3714      	adds	r7, #20
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	20000cec 	.word	0x20000cec
 80052c8:	20000d48 	.word	0x20000d48

080052cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4a07      	ldr	r2, [pc, #28]	@ (80052f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80052dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	4a06      	ldr	r2, [pc, #24]	@ (80052fc <vApplicationGetTimerTaskMemory+0x30>)
 80052e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052ea:	601a      	str	r2, [r3, #0]
}
 80052ec:	bf00      	nop
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	20000f48 	.word	0x20000f48
 80052fc:	20000fa4 	.word	0x20000fa4

08005300 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f103 0208 	add.w	r2, r3, #8
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f04f 32ff 	mov.w	r2, #4294967295
 8005318:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f103 0208 	add.w	r2, r3, #8
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f103 0208 	add.w	r2, r3, #8
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800534e:	bf00      	nop
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800535a:	b480      	push	{r7}
 800535c:	b085      	sub	sp, #20
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
 8005362:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	683a      	ldr	r2, [r7, #0]
 8005384:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	601a      	str	r2, [r3, #0]
}
 8005396:	bf00      	nop
 8005398:	3714      	adds	r7, #20
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053a2:	b480      	push	{r7}
 80053a4:	b085      	sub	sp, #20
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
 80053aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b8:	d103      	bne.n	80053c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	60fb      	str	r3, [r7, #12]
 80053c0:	e00c      	b.n	80053dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3308      	adds	r3, #8
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	e002      	b.n	80053d0 <vListInsert+0x2e>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	60fb      	str	r3, [r7, #12]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d2f6      	bcs.n	80053ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	1c5a      	adds	r2, r3, #1
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	601a      	str	r2, [r3, #0]
}
 8005408:	bf00      	nop
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	6892      	ldr	r2, [r2, #8]
 800542a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6852      	ldr	r2, [r2, #4]
 8005434:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	429a      	cmp	r2, r3
 800543e:	d103      	bne.n	8005448 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	1e5a      	subs	r2, r3, #1
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
}
 800545c:	4618      	mov	r0, r3
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10b      	bne.n	8005494 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800548e:	bf00      	nop
 8005490:	bf00      	nop
 8005492:	e7fd      	b.n	8005490 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005494:	f002 f8b8 	bl	8007608 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a0:	68f9      	ldr	r1, [r7, #12]
 80054a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80054a4:	fb01 f303 	mul.w	r3, r1, r3
 80054a8:	441a      	add	r2, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054c4:	3b01      	subs	r3, #1
 80054c6:	68f9      	ldr	r1, [r7, #12]
 80054c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80054ca:	fb01 f303 	mul.w	r3, r1, r3
 80054ce:	441a      	add	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	22ff      	movs	r2, #255	@ 0xff
 80054d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	22ff      	movs	r2, #255	@ 0xff
 80054e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d114      	bne.n	8005514 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d01a      	beq.n	8005528 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3310      	adds	r3, #16
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 f956 	bl	80067a8 <xTaskRemoveFromEventList>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d012      	beq.n	8005528 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005502:	4b0d      	ldr	r3, [pc, #52]	@ (8005538 <xQueueGenericReset+0xd0>)
 8005504:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005508:	601a      	str	r2, [r3, #0]
 800550a:	f3bf 8f4f 	dsb	sy
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	e009      	b.n	8005528 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	3310      	adds	r3, #16
 8005518:	4618      	mov	r0, r3
 800551a:	f7ff fef1 	bl	8005300 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	3324      	adds	r3, #36	@ 0x24
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff feec 	bl	8005300 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005528:	f002 f8a0 	bl	800766c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800552c:	2301      	movs	r3, #1
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	e000ed04 	.word	0xe000ed04

0800553c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08e      	sub	sp, #56	@ 0x38
 8005540:	af02      	add	r7, sp, #8
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10b      	bne.n	8005568 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005562:	bf00      	nop
 8005564:	bf00      	nop
 8005566:	e7fd      	b.n	8005564 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10b      	bne.n	8005586 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005580:	bf00      	nop
 8005582:	bf00      	nop
 8005584:	e7fd      	b.n	8005582 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <xQueueGenericCreateStatic+0x56>
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <xQueueGenericCreateStatic+0x5a>
 8005592:	2301      	movs	r3, #1
 8005594:	e000      	b.n	8005598 <xQueueGenericCreateStatic+0x5c>
 8005596:	2300      	movs	r3, #0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800559c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	623b      	str	r3, [r7, #32]
}
 80055ae:	bf00      	nop
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d102      	bne.n	80055c0 <xQueueGenericCreateStatic+0x84>
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <xQueueGenericCreateStatic+0x88>
 80055c0:	2301      	movs	r3, #1
 80055c2:	e000      	b.n	80055c6 <xQueueGenericCreateStatic+0x8a>
 80055c4:	2300      	movs	r3, #0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10b      	bne.n	80055e2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80055ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ce:	f383 8811 	msr	BASEPRI, r3
 80055d2:	f3bf 8f6f 	isb	sy
 80055d6:	f3bf 8f4f 	dsb	sy
 80055da:	61fb      	str	r3, [r7, #28]
}
 80055dc:	bf00      	nop
 80055de:	bf00      	nop
 80055e0:	e7fd      	b.n	80055de <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055e2:	2350      	movs	r3, #80	@ 0x50
 80055e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2b50      	cmp	r3, #80	@ 0x50
 80055ea:	d00b      	beq.n	8005604 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80055ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	61bb      	str	r3, [r7, #24]
}
 80055fe:	bf00      	nop
 8005600:	bf00      	nop
 8005602:	e7fd      	b.n	8005600 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005604:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800560a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00d      	beq.n	800562c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005618:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800561c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	4613      	mov	r3, r2
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	68b9      	ldr	r1, [r7, #8]
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f840 	bl	80056ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800562c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800562e:	4618      	mov	r0, r3
 8005630:	3730      	adds	r7, #48	@ 0x30
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005636:	b580      	push	{r7, lr}
 8005638:	b08a      	sub	sp, #40	@ 0x28
 800563a:	af02      	add	r7, sp, #8
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	4613      	mov	r3, r2
 8005642:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10b      	bne.n	8005662 <xQueueGenericCreate+0x2c>
	__asm volatile
 800564a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800564e:	f383 8811 	msr	BASEPRI, r3
 8005652:	f3bf 8f6f 	isb	sy
 8005656:	f3bf 8f4f 	dsb	sy
 800565a:	613b      	str	r3, [r7, #16]
}
 800565c:	bf00      	nop
 800565e:	bf00      	nop
 8005660:	e7fd      	b.n	800565e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	fb02 f303 	mul.w	r3, r2, r3
 800566a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	3350      	adds	r3, #80	@ 0x50
 8005670:	4618      	mov	r0, r3
 8005672:	f002 f8eb 	bl	800784c <pvPortMalloc>
 8005676:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d011      	beq.n	80056a2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	3350      	adds	r3, #80	@ 0x50
 8005686:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005690:	79fa      	ldrb	r2, [r7, #7]
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	4613      	mov	r3, r2
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	68b9      	ldr	r1, [r7, #8]
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f000 f805 	bl	80056ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80056a2:	69bb      	ldr	r3, [r7, #24]
	}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3720      	adds	r7, #32
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]
 80056b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d103      	bne.n	80056c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	601a      	str	r2, [r3, #0]
 80056c6:	e002      	b.n	80056ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80056da:	2101      	movs	r1, #1
 80056dc:	69b8      	ldr	r0, [r7, #24]
 80056de:	f7ff fec3 	bl	8005468 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	78fa      	ldrb	r2, [r7, #3]
 80056e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80056ea:	bf00      	nop
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
	...

080056f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b08e      	sub	sp, #56	@ 0x38
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
 8005700:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005702:	2300      	movs	r3, #0
 8005704:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10b      	bne.n	8005728 <xQueueGenericSend+0x34>
	__asm volatile
 8005710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005714:	f383 8811 	msr	BASEPRI, r3
 8005718:	f3bf 8f6f 	isb	sy
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005722:	bf00      	nop
 8005724:	bf00      	nop
 8005726:	e7fd      	b.n	8005724 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d103      	bne.n	8005736 <xQueueGenericSend+0x42>
 800572e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <xQueueGenericSend+0x46>
 8005736:	2301      	movs	r3, #1
 8005738:	e000      	b.n	800573c <xQueueGenericSend+0x48>
 800573a:	2300      	movs	r3, #0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10b      	bne.n	8005758 <xQueueGenericSend+0x64>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d103      	bne.n	8005766 <xQueueGenericSend+0x72>
 800575e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <xQueueGenericSend+0x76>
 8005766:	2301      	movs	r3, #1
 8005768:	e000      	b.n	800576c <xQueueGenericSend+0x78>
 800576a:	2300      	movs	r3, #0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10b      	bne.n	8005788 <xQueueGenericSend+0x94>
	__asm volatile
 8005770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	623b      	str	r3, [r7, #32]
}
 8005782:	bf00      	nop
 8005784:	bf00      	nop
 8005786:	e7fd      	b.n	8005784 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005788:	f001 f9ce 	bl	8006b28 <xTaskGetSchedulerState>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d102      	bne.n	8005798 <xQueueGenericSend+0xa4>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d101      	bne.n	800579c <xQueueGenericSend+0xa8>
 8005798:	2301      	movs	r3, #1
 800579a:	e000      	b.n	800579e <xQueueGenericSend+0xaa>
 800579c:	2300      	movs	r3, #0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10b      	bne.n	80057ba <xQueueGenericSend+0xc6>
	__asm volatile
 80057a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a6:	f383 8811 	msr	BASEPRI, r3
 80057aa:	f3bf 8f6f 	isb	sy
 80057ae:	f3bf 8f4f 	dsb	sy
 80057b2:	61fb      	str	r3, [r7, #28]
}
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop
 80057b8:	e7fd      	b.n	80057b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057ba:	f001 ff25 	bl	8007608 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d302      	bcc.n	80057d0 <xQueueGenericSend+0xdc>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d129      	bne.n	8005824 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	68b9      	ldr	r1, [r7, #8]
 80057d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057d6:	f000 fa0f 	bl	8005bf8 <prvCopyDataToQueue>
 80057da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d010      	beq.n	8005806 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e6:	3324      	adds	r3, #36	@ 0x24
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 ffdd 	bl	80067a8 <xTaskRemoveFromEventList>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d013      	beq.n	800581c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80057f4:	4b3f      	ldr	r3, [pc, #252]	@ (80058f4 <xQueueGenericSend+0x200>)
 80057f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057fa:	601a      	str	r2, [r3, #0]
 80057fc:	f3bf 8f4f 	dsb	sy
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	e00a      	b.n	800581c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005808:	2b00      	cmp	r3, #0
 800580a:	d007      	beq.n	800581c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800580c:	4b39      	ldr	r3, [pc, #228]	@ (80058f4 <xQueueGenericSend+0x200>)
 800580e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	f3bf 8f4f 	dsb	sy
 8005818:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800581c:	f001 ff26 	bl	800766c <vPortExitCritical>
				return pdPASS;
 8005820:	2301      	movs	r3, #1
 8005822:	e063      	b.n	80058ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d103      	bne.n	8005832 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800582a:	f001 ff1f 	bl	800766c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800582e:	2300      	movs	r3, #0
 8005830:	e05c      	b.n	80058ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005834:	2b00      	cmp	r3, #0
 8005836:	d106      	bne.n	8005846 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005838:	f107 0314 	add.w	r3, r7, #20
 800583c:	4618      	mov	r0, r3
 800583e:	f001 f817 	bl	8006870 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005842:	2301      	movs	r3, #1
 8005844:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005846:	f001 ff11 	bl	800766c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800584a:	f000 fd87 	bl	800635c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800584e:	f001 fedb 	bl	8007608 <vPortEnterCritical>
 8005852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005858:	b25b      	sxtb	r3, r3
 800585a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585e:	d103      	bne.n	8005868 <xQueueGenericSend+0x174>
 8005860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005862:	2200      	movs	r2, #0
 8005864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800586e:	b25b      	sxtb	r3, r3
 8005870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005874:	d103      	bne.n	800587e <xQueueGenericSend+0x18a>
 8005876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800587e:	f001 fef5 	bl	800766c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005882:	1d3a      	adds	r2, r7, #4
 8005884:	f107 0314 	add.w	r3, r7, #20
 8005888:	4611      	mov	r1, r2
 800588a:	4618      	mov	r0, r3
 800588c:	f001 f806 	bl	800689c <xTaskCheckForTimeOut>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d124      	bne.n	80058e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005896:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005898:	f000 faa6 	bl	8005de8 <prvIsQueueFull>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d018      	beq.n	80058d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80058a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a4:	3310      	adds	r3, #16
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	4611      	mov	r1, r2
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 ff2a 	bl	8006704 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80058b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058b2:	f000 fa31 	bl	8005d18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80058b6:	f000 fd5f 	bl	8006378 <xTaskResumeAll>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f47f af7c 	bne.w	80057ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80058c2:	4b0c      	ldr	r3, [pc, #48]	@ (80058f4 <xQueueGenericSend+0x200>)
 80058c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058c8:	601a      	str	r2, [r3, #0]
 80058ca:	f3bf 8f4f 	dsb	sy
 80058ce:	f3bf 8f6f 	isb	sy
 80058d2:	e772      	b.n	80057ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80058d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058d6:	f000 fa1f 	bl	8005d18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80058da:	f000 fd4d 	bl	8006378 <xTaskResumeAll>
 80058de:	e76c      	b.n	80057ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80058e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058e2:	f000 fa19 	bl	8005d18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058e6:	f000 fd47 	bl	8006378 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80058ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3738      	adds	r7, #56	@ 0x38
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	e000ed04 	.word	0xe000ed04

080058f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b090      	sub	sp, #64	@ 0x40
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
 8005904:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800590a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10b      	bne.n	8005928 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005914:	f383 8811 	msr	BASEPRI, r3
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	f3bf 8f4f 	dsb	sy
 8005920:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005922:	bf00      	nop
 8005924:	bf00      	nop
 8005926:	e7fd      	b.n	8005924 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d103      	bne.n	8005936 <xQueueGenericSendFromISR+0x3e>
 800592e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005932:	2b00      	cmp	r3, #0
 8005934:	d101      	bne.n	800593a <xQueueGenericSendFromISR+0x42>
 8005936:	2301      	movs	r3, #1
 8005938:	e000      	b.n	800593c <xQueueGenericSendFromISR+0x44>
 800593a:	2300      	movs	r3, #0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d10b      	bne.n	8005958 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005944:	f383 8811 	msr	BASEPRI, r3
 8005948:	f3bf 8f6f 	isb	sy
 800594c:	f3bf 8f4f 	dsb	sy
 8005950:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005952:	bf00      	nop
 8005954:	bf00      	nop
 8005956:	e7fd      	b.n	8005954 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d103      	bne.n	8005966 <xQueueGenericSendFromISR+0x6e>
 800595e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005962:	2b01      	cmp	r3, #1
 8005964:	d101      	bne.n	800596a <xQueueGenericSendFromISR+0x72>
 8005966:	2301      	movs	r3, #1
 8005968:	e000      	b.n	800596c <xQueueGenericSendFromISR+0x74>
 800596a:	2300      	movs	r3, #0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10b      	bne.n	8005988 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005974:	f383 8811 	msr	BASEPRI, r3
 8005978:	f3bf 8f6f 	isb	sy
 800597c:	f3bf 8f4f 	dsb	sy
 8005980:	623b      	str	r3, [r7, #32]
}
 8005982:	bf00      	nop
 8005984:	bf00      	nop
 8005986:	e7fd      	b.n	8005984 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005988:	f001 ff1e 	bl	80077c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800598c:	f3ef 8211 	mrs	r2, BASEPRI
 8005990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	61fa      	str	r2, [r7, #28]
 80059a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80059a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d302      	bcc.n	80059ba <xQueueGenericSendFromISR+0xc2>
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d12f      	bne.n	8005a1a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80059ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80059ca:	683a      	ldr	r2, [r7, #0]
 80059cc:	68b9      	ldr	r1, [r7, #8]
 80059ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80059d0:	f000 f912 	bl	8005bf8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80059d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80059d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059dc:	d112      	bne.n	8005a04 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d016      	beq.n	8005a14 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	3324      	adds	r3, #36	@ 0x24
 80059ea:	4618      	mov	r0, r3
 80059ec:	f000 fedc 	bl	80067a8 <xTaskRemoveFromEventList>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00e      	beq.n	8005a14 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00b      	beq.n	8005a14 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	e007      	b.n	8005a14 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005a08:	3301      	adds	r3, #1
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	b25a      	sxtb	r2, r3
 8005a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005a14:	2301      	movs	r3, #1
 8005a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005a18:	e001      	b.n	8005a1e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a20:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005a28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3740      	adds	r7, #64	@ 0x40
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b08c      	sub	sp, #48	@ 0x30
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a40:	2300      	movs	r3, #0
 8005a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10b      	bne.n	8005a66 <xQueueReceive+0x32>
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	623b      	str	r3, [r7, #32]
}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	e7fd      	b.n	8005a62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d103      	bne.n	8005a74 <xQueueReceive+0x40>
 8005a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <xQueueReceive+0x44>
 8005a74:	2301      	movs	r3, #1
 8005a76:	e000      	b.n	8005a7a <xQueueReceive+0x46>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10b      	bne.n	8005a96 <xQueueReceive+0x62>
	__asm volatile
 8005a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	61fb      	str	r3, [r7, #28]
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	e7fd      	b.n	8005a92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a96:	f001 f847 	bl	8006b28 <xTaskGetSchedulerState>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d102      	bne.n	8005aa6 <xQueueReceive+0x72>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <xQueueReceive+0x76>
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e000      	b.n	8005aac <xQueueReceive+0x78>
 8005aaa:	2300      	movs	r3, #0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d10b      	bne.n	8005ac8 <xQueueReceive+0x94>
	__asm volatile
 8005ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab4:	f383 8811 	msr	BASEPRI, r3
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	f3bf 8f4f 	dsb	sy
 8005ac0:	61bb      	str	r3, [r7, #24]
}
 8005ac2:	bf00      	nop
 8005ac4:	bf00      	nop
 8005ac6:	e7fd      	b.n	8005ac4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ac8:	f001 fd9e 	bl	8007608 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d01f      	beq.n	8005b18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ad8:	68b9      	ldr	r1, [r7, #8]
 8005ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005adc:	f000 f8f6 	bl	8005ccc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae2:	1e5a      	subs	r2, r3, #1
 8005ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00f      	beq.n	8005b10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af2:	3310      	adds	r3, #16
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 fe57 	bl	80067a8 <xTaskRemoveFromEventList>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d007      	beq.n	8005b10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b00:	4b3c      	ldr	r3, [pc, #240]	@ (8005bf4 <xQueueReceive+0x1c0>)
 8005b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b10:	f001 fdac 	bl	800766c <vPortExitCritical>
				return pdPASS;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e069      	b.n	8005bec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d103      	bne.n	8005b26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b1e:	f001 fda5 	bl	800766c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b22:	2300      	movs	r3, #0
 8005b24:	e062      	b.n	8005bec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d106      	bne.n	8005b3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b2c:	f107 0310 	add.w	r3, r7, #16
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 fe9d 	bl	8006870 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b36:	2301      	movs	r3, #1
 8005b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b3a:	f001 fd97 	bl	800766c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b3e:	f000 fc0d 	bl	800635c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b42:	f001 fd61 	bl	8007608 <vPortEnterCritical>
 8005b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b4c:	b25b      	sxtb	r3, r3
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b52:	d103      	bne.n	8005b5c <xQueueReceive+0x128>
 8005b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b62:	b25b      	sxtb	r3, r3
 8005b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b68:	d103      	bne.n	8005b72 <xQueueReceive+0x13e>
 8005b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b72:	f001 fd7b 	bl	800766c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b76:	1d3a      	adds	r2, r7, #4
 8005b78:	f107 0310 	add.w	r3, r7, #16
 8005b7c:	4611      	mov	r1, r2
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f000 fe8c 	bl	800689c <xTaskCheckForTimeOut>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d123      	bne.n	8005bd2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b8c:	f000 f916 	bl	8005dbc <prvIsQueueEmpty>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d017      	beq.n	8005bc6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b98:	3324      	adds	r3, #36	@ 0x24
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 fdb0 	bl	8006704 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ba4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ba6:	f000 f8b7 	bl	8005d18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005baa:	f000 fbe5 	bl	8006378 <xTaskResumeAll>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d189      	bne.n	8005ac8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf4 <xQueueReceive+0x1c0>)
 8005bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	f3bf 8f4f 	dsb	sy
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	e780      	b.n	8005ac8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005bc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bc8:	f000 f8a6 	bl	8005d18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bcc:	f000 fbd4 	bl	8006378 <xTaskResumeAll>
 8005bd0:	e77a      	b.n	8005ac8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005bd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bd4:	f000 f8a0 	bl	8005d18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bd8:	f000 fbce 	bl	8006378 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bde:	f000 f8ed 	bl	8005dbc <prvIsQueueEmpty>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f43f af6f 	beq.w	8005ac8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005bea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3730      	adds	r7, #48	@ 0x30
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	e000ed04 	.word	0xe000ed04

08005bf8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005c04:	2300      	movs	r3, #0
 8005c06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10d      	bne.n	8005c32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d14d      	bne.n	8005cba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 ff9e 	bl	8006b64 <xTaskPriorityDisinherit>
 8005c28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	609a      	str	r2, [r3, #8]
 8005c30:	e043      	b.n	8005cba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d119      	bne.n	8005c6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6858      	ldr	r0, [r3, #4]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c40:	461a      	mov	r2, r3
 8005c42:	68b9      	ldr	r1, [r7, #8]
 8005c44:	f002 f81c 	bl	8007c80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c50:	441a      	add	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d32b      	bcc.n	8005cba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	e026      	b.n	8005cba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	68d8      	ldr	r0, [r3, #12]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c74:	461a      	mov	r2, r3
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	f002 f802 	bl	8007c80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	68da      	ldr	r2, [r3, #12]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c84:	425b      	negs	r3, r3
 8005c86:	441a      	add	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d207      	bcs.n	8005ca8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca0:	425b      	negs	r3, r3
 8005ca2:	441a      	add	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d105      	bne.n	8005cba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d002      	beq.n	8005cba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005cc2:	697b      	ldr	r3, [r7, #20]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3718      	adds	r7, #24
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b082      	sub	sp, #8
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d018      	beq.n	8005d10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68da      	ldr	r2, [r3, #12]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce6:	441a      	add	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	68da      	ldr	r2, [r3, #12]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d303      	bcc.n	8005d00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68d9      	ldr	r1, [r3, #12]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d08:	461a      	mov	r2, r3
 8005d0a:	6838      	ldr	r0, [r7, #0]
 8005d0c:	f001 ffb8 	bl	8007c80 <memcpy>
	}
}
 8005d10:	bf00      	nop
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005d20:	f001 fc72 	bl	8007608 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d2c:	e011      	b.n	8005d52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d012      	beq.n	8005d5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	3324      	adds	r3, #36	@ 0x24
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 fd34 	bl	80067a8 <xTaskRemoveFromEventList>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005d46:	f000 fe0d 	bl	8006964 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
 8005d4c:	3b01      	subs	r3, #1
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	dce9      	bgt.n	8005d2e <prvUnlockQueue+0x16>
 8005d5a:	e000      	b.n	8005d5e <prvUnlockQueue+0x46>
					break;
 8005d5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	22ff      	movs	r2, #255	@ 0xff
 8005d62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005d66:	f001 fc81 	bl	800766c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005d6a:	f001 fc4d 	bl	8007608 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d76:	e011      	b.n	8005d9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d012      	beq.n	8005da6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	3310      	adds	r3, #16
 8005d84:	4618      	mov	r0, r3
 8005d86:	f000 fd0f 	bl	80067a8 <xTaskRemoveFromEventList>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005d90:	f000 fde8 	bl	8006964 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005d94:	7bbb      	ldrb	r3, [r7, #14]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	dce9      	bgt.n	8005d78 <prvUnlockQueue+0x60>
 8005da4:	e000      	b.n	8005da8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005da6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	22ff      	movs	r2, #255	@ 0xff
 8005dac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005db0:	f001 fc5c 	bl	800766c <vPortExitCritical>
}
 8005db4:	bf00      	nop
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005dc4:	f001 fc20 	bl	8007608 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d102      	bne.n	8005dd6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	e001      	b.n	8005dda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005dda:	f001 fc47 	bl	800766c <vPortExitCritical>

	return xReturn;
 8005dde:	68fb      	ldr	r3, [r7, #12]
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005df0:	f001 fc0a 	bl	8007608 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d102      	bne.n	8005e06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005e00:	2301      	movs	r3, #1
 8005e02:	60fb      	str	r3, [r7, #12]
 8005e04:	e001      	b.n	8005e0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e0a:	f001 fc2f 	bl	800766c <vPortExitCritical>

	return xReturn;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e22:	2300      	movs	r3, #0
 8005e24:	60fb      	str	r3, [r7, #12]
 8005e26:	e014      	b.n	8005e52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005e28:	4a0f      	ldr	r2, [pc, #60]	@ (8005e68 <vQueueAddToRegistry+0x50>)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10b      	bne.n	8005e4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005e34:	490c      	ldr	r1, [pc, #48]	@ (8005e68 <vQueueAddToRegistry+0x50>)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005e68 <vQueueAddToRegistry+0x50>)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	4413      	add	r3, r2
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005e4a:	e006      	b.n	8005e5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	60fb      	str	r3, [r7, #12]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2b07      	cmp	r3, #7
 8005e56:	d9e7      	bls.n	8005e28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005e58:	bf00      	nop
 8005e5a:	bf00      	nop
 8005e5c:	3714      	adds	r7, #20
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	200013a4 	.word	0x200013a4

08005e6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005e7c:	f001 fbc4 	bl	8007608 <vPortEnterCritical>
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e86:	b25b      	sxtb	r3, r3
 8005e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8c:	d103      	bne.n	8005e96 <vQueueWaitForMessageRestricted+0x2a>
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e9c:	b25b      	sxtb	r3, r3
 8005e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea2:	d103      	bne.n	8005eac <vQueueWaitForMessageRestricted+0x40>
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005eac:	f001 fbde 	bl	800766c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d106      	bne.n	8005ec6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	3324      	adds	r3, #36	@ 0x24
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	68b9      	ldr	r1, [r7, #8]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fc45 	bl	8006750 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005ec6:	6978      	ldr	r0, [r7, #20]
 8005ec8:	f7ff ff26 	bl	8005d18 <prvUnlockQueue>
	}
 8005ecc:	bf00      	nop
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08e      	sub	sp, #56	@ 0x38
 8005ed8:	af04      	add	r7, sp, #16
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
 8005ee0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10b      	bne.n	8005f00 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	623b      	str	r3, [r7, #32]
}
 8005efa:	bf00      	nop
 8005efc:	bf00      	nop
 8005efe:	e7fd      	b.n	8005efc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10b      	bne.n	8005f1e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	61fb      	str	r3, [r7, #28]
}
 8005f18:	bf00      	nop
 8005f1a:	bf00      	nop
 8005f1c:	e7fd      	b.n	8005f1a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005f1e:	235c      	movs	r3, #92	@ 0x5c
 8005f20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	2b5c      	cmp	r3, #92	@ 0x5c
 8005f26:	d00b      	beq.n	8005f40 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	61bb      	str	r3, [r7, #24]
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	e7fd      	b.n	8005f3c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005f40:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d01e      	beq.n	8005f86 <xTaskCreateStatic+0xb2>
 8005f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d01b      	beq.n	8005f86 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f50:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f56:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f60:	2300      	movs	r3, #0
 8005f62:	9303      	str	r3, [sp, #12]
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f66:	9302      	str	r3, [sp, #8]
 8005f68:	f107 0314 	add.w	r3, r7, #20
 8005f6c:	9301      	str	r3, [sp, #4]
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	68b9      	ldr	r1, [r7, #8]
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 f850 	bl	800601e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f80:	f000 f8de 	bl	8006140 <prvAddNewTaskToReadyList>
 8005f84:	e001      	b.n	8005f8a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005f86:	2300      	movs	r3, #0
 8005f88:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f8a:	697b      	ldr	r3, [r7, #20]
	}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3728      	adds	r7, #40	@ 0x28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b08c      	sub	sp, #48	@ 0x30
 8005f98:	af04      	add	r7, sp, #16
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	603b      	str	r3, [r7, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005fa4:	88fb      	ldrh	r3, [r7, #6]
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f001 fc4f 	bl	800784c <pvPortMalloc>
 8005fae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00e      	beq.n	8005fd4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005fb6:	205c      	movs	r0, #92	@ 0x5c
 8005fb8:	f001 fc48 	bl	800784c <pvPortMalloc>
 8005fbc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d003      	beq.n	8005fcc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8005fca:	e005      	b.n	8005fd8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005fcc:	6978      	ldr	r0, [r7, #20]
 8005fce:	f001 fd0b 	bl	80079e8 <vPortFree>
 8005fd2:	e001      	b.n	8005fd8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d017      	beq.n	800600e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fe6:	88fa      	ldrh	r2, [r7, #6]
 8005fe8:	2300      	movs	r3, #0
 8005fea:	9303      	str	r3, [sp, #12]
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	9302      	str	r3, [sp, #8]
 8005ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff2:	9301      	str	r3, [sp, #4]
 8005ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	68b9      	ldr	r1, [r7, #8]
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f000 f80e 	bl	800601e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006002:	69f8      	ldr	r0, [r7, #28]
 8006004:	f000 f89c 	bl	8006140 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006008:	2301      	movs	r3, #1
 800600a:	61bb      	str	r3, [r7, #24]
 800600c:	e002      	b.n	8006014 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800600e:	f04f 33ff 	mov.w	r3, #4294967295
 8006012:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006014:	69bb      	ldr	r3, [r7, #24]
	}
 8006016:	4618      	mov	r0, r3
 8006018:	3720      	adds	r7, #32
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b088      	sub	sp, #32
 8006022:	af00      	add	r7, sp, #0
 8006024:	60f8      	str	r0, [r7, #12]
 8006026:	60b9      	str	r1, [r7, #8]
 8006028:	607a      	str	r2, [r7, #4]
 800602a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	461a      	mov	r2, r3
 8006036:	21a5      	movs	r1, #165	@ 0xa5
 8006038:	f001 fdf6 	bl	8007c28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006046:	3b01      	subs	r3, #1
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f023 0307 	bic.w	r3, r3, #7
 8006054:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00b      	beq.n	8006078 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	617b      	str	r3, [r7, #20]
}
 8006072:	bf00      	nop
 8006074:	bf00      	nop
 8006076:	e7fd      	b.n	8006074 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d01f      	beq.n	80060be <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800607e:	2300      	movs	r3, #0
 8006080:	61fb      	str	r3, [r7, #28]
 8006082:	e012      	b.n	80060aa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	4413      	add	r3, r2
 800608a:	7819      	ldrb	r1, [r3, #0]
 800608c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	4413      	add	r3, r2
 8006092:	3334      	adds	r3, #52	@ 0x34
 8006094:	460a      	mov	r2, r1
 8006096:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	4413      	add	r3, r2
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d006      	beq.n	80060b2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	3301      	adds	r3, #1
 80060a8:	61fb      	str	r3, [r7, #28]
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	2b0f      	cmp	r3, #15
 80060ae:	d9e9      	bls.n	8006084 <prvInitialiseNewTask+0x66>
 80060b0:	e000      	b.n	80060b4 <prvInitialiseNewTask+0x96>
			{
				break;
 80060b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80060b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80060bc:	e003      	b.n	80060c6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80060be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80060c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c8:	2b37      	cmp	r3, #55	@ 0x37
 80060ca:	d901      	bls.n	80060d0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80060cc:	2337      	movs	r3, #55	@ 0x37
 80060ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80060d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060da:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80060dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060de:	2200      	movs	r2, #0
 80060e0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	3304      	adds	r3, #4
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7ff f92a 	bl	8005340 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80060ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ee:	3318      	adds	r3, #24
 80060f0:	4618      	mov	r0, r3
 80060f2:	f7ff f925 	bl	8005340 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006104:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006108:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800610a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800610c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800610e:	2200      	movs	r2, #0
 8006110:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	68f9      	ldr	r1, [r7, #12]
 800611e:	69b8      	ldr	r0, [r7, #24]
 8006120:	f001 f93e 	bl	80073a0 <pxPortInitialiseStack>
 8006124:	4602      	mov	r2, r0
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800612a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612c:	2b00      	cmp	r3, #0
 800612e:	d002      	beq.n	8006136 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006132:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006134:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006136:	bf00      	nop
 8006138:	3720      	adds	r7, #32
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
	...

08006140 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006148:	f001 fa5e 	bl	8007608 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800614c:	4b2d      	ldr	r3, [pc, #180]	@ (8006204 <prvAddNewTaskToReadyList+0xc4>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3301      	adds	r3, #1
 8006152:	4a2c      	ldr	r2, [pc, #176]	@ (8006204 <prvAddNewTaskToReadyList+0xc4>)
 8006154:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006156:	4b2c      	ldr	r3, [pc, #176]	@ (8006208 <prvAddNewTaskToReadyList+0xc8>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d109      	bne.n	8006172 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800615e:	4a2a      	ldr	r2, [pc, #168]	@ (8006208 <prvAddNewTaskToReadyList+0xc8>)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006164:	4b27      	ldr	r3, [pc, #156]	@ (8006204 <prvAddNewTaskToReadyList+0xc4>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d110      	bne.n	800618e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800616c:	f000 fc1e 	bl	80069ac <prvInitialiseTaskLists>
 8006170:	e00d      	b.n	800618e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006172:	4b26      	ldr	r3, [pc, #152]	@ (800620c <prvAddNewTaskToReadyList+0xcc>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d109      	bne.n	800618e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800617a:	4b23      	ldr	r3, [pc, #140]	@ (8006208 <prvAddNewTaskToReadyList+0xc8>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006184:	429a      	cmp	r2, r3
 8006186:	d802      	bhi.n	800618e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006188:	4a1f      	ldr	r2, [pc, #124]	@ (8006208 <prvAddNewTaskToReadyList+0xc8>)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800618e:	4b20      	ldr	r3, [pc, #128]	@ (8006210 <prvAddNewTaskToReadyList+0xd0>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	3301      	adds	r3, #1
 8006194:	4a1e      	ldr	r2, [pc, #120]	@ (8006210 <prvAddNewTaskToReadyList+0xd0>)
 8006196:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006198:	4b1d      	ldr	r3, [pc, #116]	@ (8006210 <prvAddNewTaskToReadyList+0xd0>)
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061a4:	4b1b      	ldr	r3, [pc, #108]	@ (8006214 <prvAddNewTaskToReadyList+0xd4>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d903      	bls.n	80061b4 <prvAddNewTaskToReadyList+0x74>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b0:	4a18      	ldr	r2, [pc, #96]	@ (8006214 <prvAddNewTaskToReadyList+0xd4>)
 80061b2:	6013      	str	r3, [r2, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b8:	4613      	mov	r3, r2
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4a15      	ldr	r2, [pc, #84]	@ (8006218 <prvAddNewTaskToReadyList+0xd8>)
 80061c2:	441a      	add	r2, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	3304      	adds	r3, #4
 80061c8:	4619      	mov	r1, r3
 80061ca:	4610      	mov	r0, r2
 80061cc:	f7ff f8c5 	bl	800535a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80061d0:	f001 fa4c 	bl	800766c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80061d4:	4b0d      	ldr	r3, [pc, #52]	@ (800620c <prvAddNewTaskToReadyList+0xcc>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00e      	beq.n	80061fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80061dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006208 <prvAddNewTaskToReadyList+0xc8>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d207      	bcs.n	80061fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80061ea:	4b0c      	ldr	r3, [pc, #48]	@ (800621c <prvAddNewTaskToReadyList+0xdc>)
 80061ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061f0:	601a      	str	r2, [r3, #0]
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061fa:	bf00      	nop
 80061fc:	3708      	adds	r7, #8
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	200018b8 	.word	0x200018b8
 8006208:	200013e4 	.word	0x200013e4
 800620c:	200018c4 	.word	0x200018c4
 8006210:	200018d4 	.word	0x200018d4
 8006214:	200018c0 	.word	0x200018c0
 8006218:	200013e8 	.word	0x200013e8
 800621c:	e000ed04 	.word	0xe000ed04

08006220 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006228:	2300      	movs	r3, #0
 800622a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d018      	beq.n	8006264 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006232:	4b14      	ldr	r3, [pc, #80]	@ (8006284 <vTaskDelay+0x64>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00b      	beq.n	8006252 <vTaskDelay+0x32>
	__asm volatile
 800623a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	60bb      	str	r3, [r7, #8]
}
 800624c:	bf00      	nop
 800624e:	bf00      	nop
 8006250:	e7fd      	b.n	800624e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006252:	f000 f883 	bl	800635c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006256:	2100      	movs	r1, #0
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 fcf3 	bl	8006c44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800625e:	f000 f88b 	bl	8006378 <xTaskResumeAll>
 8006262:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d107      	bne.n	800627a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800626a:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <vTaskDelay+0x68>)
 800626c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006270:	601a      	str	r2, [r3, #0]
 8006272:	f3bf 8f4f 	dsb	sy
 8006276:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800627a:	bf00      	nop
 800627c:	3710      	adds	r7, #16
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	200018e0 	.word	0x200018e0
 8006288:	e000ed04 	.word	0xe000ed04

0800628c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b08a      	sub	sp, #40	@ 0x28
 8006290:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006292:	2300      	movs	r3, #0
 8006294:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800629a:	463a      	mov	r2, r7
 800629c:	1d39      	adds	r1, r7, #4
 800629e:	f107 0308 	add.w	r3, r7, #8
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7fe fff8 	bl	8005298 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80062a8:	6839      	ldr	r1, [r7, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68ba      	ldr	r2, [r7, #8]
 80062ae:	9202      	str	r2, [sp, #8]
 80062b0:	9301      	str	r3, [sp, #4]
 80062b2:	2300      	movs	r3, #0
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	2300      	movs	r3, #0
 80062b8:	460a      	mov	r2, r1
 80062ba:	4922      	ldr	r1, [pc, #136]	@ (8006344 <vTaskStartScheduler+0xb8>)
 80062bc:	4822      	ldr	r0, [pc, #136]	@ (8006348 <vTaskStartScheduler+0xbc>)
 80062be:	f7ff fe09 	bl	8005ed4 <xTaskCreateStatic>
 80062c2:	4603      	mov	r3, r0
 80062c4:	4a21      	ldr	r2, [pc, #132]	@ (800634c <vTaskStartScheduler+0xc0>)
 80062c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80062c8:	4b20      	ldr	r3, [pc, #128]	@ (800634c <vTaskStartScheduler+0xc0>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80062d0:	2301      	movs	r3, #1
 80062d2:	617b      	str	r3, [r7, #20]
 80062d4:	e001      	b.n	80062da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80062d6:	2300      	movs	r3, #0
 80062d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d102      	bne.n	80062e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80062e0:	f000 fd04 	bl	8006cec <xTimerCreateTimerTask>
 80062e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d116      	bne.n	800631a <vTaskStartScheduler+0x8e>
	__asm volatile
 80062ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f0:	f383 8811 	msr	BASEPRI, r3
 80062f4:	f3bf 8f6f 	isb	sy
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	613b      	str	r3, [r7, #16]
}
 80062fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006300:	4b13      	ldr	r3, [pc, #76]	@ (8006350 <vTaskStartScheduler+0xc4>)
 8006302:	f04f 32ff 	mov.w	r2, #4294967295
 8006306:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006308:	4b12      	ldr	r3, [pc, #72]	@ (8006354 <vTaskStartScheduler+0xc8>)
 800630a:	2201      	movs	r2, #1
 800630c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800630e:	4b12      	ldr	r3, [pc, #72]	@ (8006358 <vTaskStartScheduler+0xcc>)
 8006310:	2200      	movs	r2, #0
 8006312:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006314:	f001 f8d4 	bl	80074c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006318:	e00f      	b.n	800633a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006320:	d10b      	bne.n	800633a <vTaskStartScheduler+0xae>
	__asm volatile
 8006322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006326:	f383 8811 	msr	BASEPRI, r3
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	60fb      	str	r3, [r7, #12]
}
 8006334:	bf00      	nop
 8006336:	bf00      	nop
 8006338:	e7fd      	b.n	8006336 <vTaskStartScheduler+0xaa>
}
 800633a:	bf00      	nop
 800633c:	3718      	adds	r7, #24
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	08008d98 	.word	0x08008d98
 8006348:	0800697d 	.word	0x0800697d
 800634c:	200018dc 	.word	0x200018dc
 8006350:	200018d8 	.word	0x200018d8
 8006354:	200018c4 	.word	0x200018c4
 8006358:	200018bc 	.word	0x200018bc

0800635c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800635c:	b480      	push	{r7}
 800635e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006360:	4b04      	ldr	r3, [pc, #16]	@ (8006374 <vTaskSuspendAll+0x18>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	3301      	adds	r3, #1
 8006366:	4a03      	ldr	r2, [pc, #12]	@ (8006374 <vTaskSuspendAll+0x18>)
 8006368:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800636a:	bf00      	nop
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr
 8006374:	200018e0 	.word	0x200018e0

08006378 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006382:	2300      	movs	r3, #0
 8006384:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006386:	4b42      	ldr	r3, [pc, #264]	@ (8006490 <xTaskResumeAll+0x118>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10b      	bne.n	80063a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800638e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006392:	f383 8811 	msr	BASEPRI, r3
 8006396:	f3bf 8f6f 	isb	sy
 800639a:	f3bf 8f4f 	dsb	sy
 800639e:	603b      	str	r3, [r7, #0]
}
 80063a0:	bf00      	nop
 80063a2:	bf00      	nop
 80063a4:	e7fd      	b.n	80063a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80063a6:	f001 f92f 	bl	8007608 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80063aa:	4b39      	ldr	r3, [pc, #228]	@ (8006490 <xTaskResumeAll+0x118>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	4a37      	ldr	r2, [pc, #220]	@ (8006490 <xTaskResumeAll+0x118>)
 80063b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063b4:	4b36      	ldr	r3, [pc, #216]	@ (8006490 <xTaskResumeAll+0x118>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d162      	bne.n	8006482 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80063bc:	4b35      	ldr	r3, [pc, #212]	@ (8006494 <xTaskResumeAll+0x11c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d05e      	beq.n	8006482 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063c4:	e02f      	b.n	8006426 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063c6:	4b34      	ldr	r3, [pc, #208]	@ (8006498 <xTaskResumeAll+0x120>)
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	3318      	adds	r3, #24
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7ff f81e 	bl	8005414 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	3304      	adds	r3, #4
 80063dc:	4618      	mov	r0, r3
 80063de:	f7ff f819 	bl	8005414 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e6:	4b2d      	ldr	r3, [pc, #180]	@ (800649c <xTaskResumeAll+0x124>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d903      	bls.n	80063f6 <xTaskResumeAll+0x7e>
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f2:	4a2a      	ldr	r2, [pc, #168]	@ (800649c <xTaskResumeAll+0x124>)
 80063f4:	6013      	str	r3, [r2, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063fa:	4613      	mov	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4413      	add	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4a27      	ldr	r2, [pc, #156]	@ (80064a0 <xTaskResumeAll+0x128>)
 8006404:	441a      	add	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	3304      	adds	r3, #4
 800640a:	4619      	mov	r1, r3
 800640c:	4610      	mov	r0, r2
 800640e:	f7fe ffa4 	bl	800535a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006416:	4b23      	ldr	r3, [pc, #140]	@ (80064a4 <xTaskResumeAll+0x12c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641c:	429a      	cmp	r2, r3
 800641e:	d302      	bcc.n	8006426 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006420:	4b21      	ldr	r3, [pc, #132]	@ (80064a8 <xTaskResumeAll+0x130>)
 8006422:	2201      	movs	r2, #1
 8006424:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006426:	4b1c      	ldr	r3, [pc, #112]	@ (8006498 <xTaskResumeAll+0x120>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1cb      	bne.n	80063c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006434:	f000 fb58 	bl	8006ae8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006438:	4b1c      	ldr	r3, [pc, #112]	@ (80064ac <xTaskResumeAll+0x134>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d010      	beq.n	8006466 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006444:	f000 f846 	bl	80064d4 <xTaskIncrementTick>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d002      	beq.n	8006454 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800644e:	4b16      	ldr	r3, [pc, #88]	@ (80064a8 <xTaskResumeAll+0x130>)
 8006450:	2201      	movs	r2, #1
 8006452:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	3b01      	subs	r3, #1
 8006458:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1f1      	bne.n	8006444 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006460:	4b12      	ldr	r3, [pc, #72]	@ (80064ac <xTaskResumeAll+0x134>)
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006466:	4b10      	ldr	r3, [pc, #64]	@ (80064a8 <xTaskResumeAll+0x130>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d009      	beq.n	8006482 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800646e:	2301      	movs	r3, #1
 8006470:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006472:	4b0f      	ldr	r3, [pc, #60]	@ (80064b0 <xTaskResumeAll+0x138>)
 8006474:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	f3bf 8f4f 	dsb	sy
 800647e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006482:	f001 f8f3 	bl	800766c <vPortExitCritical>

	return xAlreadyYielded;
 8006486:	68bb      	ldr	r3, [r7, #8]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	200018e0 	.word	0x200018e0
 8006494:	200018b8 	.word	0x200018b8
 8006498:	20001878 	.word	0x20001878
 800649c:	200018c0 	.word	0x200018c0
 80064a0:	200013e8 	.word	0x200013e8
 80064a4:	200013e4 	.word	0x200013e4
 80064a8:	200018cc 	.word	0x200018cc
 80064ac:	200018c8 	.word	0x200018c8
 80064b0:	e000ed04 	.word	0xe000ed04

080064b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80064ba:	4b05      	ldr	r3, [pc, #20]	@ (80064d0 <xTaskGetTickCount+0x1c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80064c0:	687b      	ldr	r3, [r7, #4]
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop
 80064d0:	200018bc 	.word	0x200018bc

080064d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064da:	2300      	movs	r3, #0
 80064dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064de:	4b4f      	ldr	r3, [pc, #316]	@ (800661c <xTaskIncrementTick+0x148>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f040 8090 	bne.w	8006608 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80064e8:	4b4d      	ldr	r3, [pc, #308]	@ (8006620 <xTaskIncrementTick+0x14c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	3301      	adds	r3, #1
 80064ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80064f0:	4a4b      	ldr	r2, [pc, #300]	@ (8006620 <xTaskIncrementTick+0x14c>)
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d121      	bne.n	8006540 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80064fc:	4b49      	ldr	r3, [pc, #292]	@ (8006624 <xTaskIncrementTick+0x150>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00b      	beq.n	800651e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650a:	f383 8811 	msr	BASEPRI, r3
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f3bf 8f4f 	dsb	sy
 8006516:	603b      	str	r3, [r7, #0]
}
 8006518:	bf00      	nop
 800651a:	bf00      	nop
 800651c:	e7fd      	b.n	800651a <xTaskIncrementTick+0x46>
 800651e:	4b41      	ldr	r3, [pc, #260]	@ (8006624 <xTaskIncrementTick+0x150>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	60fb      	str	r3, [r7, #12]
 8006524:	4b40      	ldr	r3, [pc, #256]	@ (8006628 <xTaskIncrementTick+0x154>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a3e      	ldr	r2, [pc, #248]	@ (8006624 <xTaskIncrementTick+0x150>)
 800652a:	6013      	str	r3, [r2, #0]
 800652c:	4a3e      	ldr	r2, [pc, #248]	@ (8006628 <xTaskIncrementTick+0x154>)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	6013      	str	r3, [r2, #0]
 8006532:	4b3e      	ldr	r3, [pc, #248]	@ (800662c <xTaskIncrementTick+0x158>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	3301      	adds	r3, #1
 8006538:	4a3c      	ldr	r2, [pc, #240]	@ (800662c <xTaskIncrementTick+0x158>)
 800653a:	6013      	str	r3, [r2, #0]
 800653c:	f000 fad4 	bl	8006ae8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006540:	4b3b      	ldr	r3, [pc, #236]	@ (8006630 <xTaskIncrementTick+0x15c>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	429a      	cmp	r2, r3
 8006548:	d349      	bcc.n	80065de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800654a:	4b36      	ldr	r3, [pc, #216]	@ (8006624 <xTaskIncrementTick+0x150>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d104      	bne.n	800655e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006554:	4b36      	ldr	r3, [pc, #216]	@ (8006630 <xTaskIncrementTick+0x15c>)
 8006556:	f04f 32ff 	mov.w	r2, #4294967295
 800655a:	601a      	str	r2, [r3, #0]
					break;
 800655c:	e03f      	b.n	80065de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800655e:	4b31      	ldr	r3, [pc, #196]	@ (8006624 <xTaskIncrementTick+0x150>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	429a      	cmp	r2, r3
 8006574:	d203      	bcs.n	800657e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006576:	4a2e      	ldr	r2, [pc, #184]	@ (8006630 <xTaskIncrementTick+0x15c>)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800657c:	e02f      	b.n	80065de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	3304      	adds	r3, #4
 8006582:	4618      	mov	r0, r3
 8006584:	f7fe ff46 	bl	8005414 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658c:	2b00      	cmp	r3, #0
 800658e:	d004      	beq.n	800659a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	3318      	adds	r3, #24
 8006594:	4618      	mov	r0, r3
 8006596:	f7fe ff3d 	bl	8005414 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659e:	4b25      	ldr	r3, [pc, #148]	@ (8006634 <xTaskIncrementTick+0x160>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d903      	bls.n	80065ae <xTaskIncrementTick+0xda>
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065aa:	4a22      	ldr	r2, [pc, #136]	@ (8006634 <xTaskIncrementTick+0x160>)
 80065ac:	6013      	str	r3, [r2, #0]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b2:	4613      	mov	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4a1f      	ldr	r2, [pc, #124]	@ (8006638 <xTaskIncrementTick+0x164>)
 80065bc:	441a      	add	r2, r3
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	3304      	adds	r3, #4
 80065c2:	4619      	mov	r1, r3
 80065c4:	4610      	mov	r0, r2
 80065c6:	f7fe fec8 	bl	800535a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ce:	4b1b      	ldr	r3, [pc, #108]	@ (800663c <xTaskIncrementTick+0x168>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d3b8      	bcc.n	800654a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80065d8:	2301      	movs	r3, #1
 80065da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065dc:	e7b5      	b.n	800654a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80065de:	4b17      	ldr	r3, [pc, #92]	@ (800663c <xTaskIncrementTick+0x168>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e4:	4914      	ldr	r1, [pc, #80]	@ (8006638 <xTaskIncrementTick+0x164>)
 80065e6:	4613      	mov	r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	4413      	add	r3, r2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	440b      	add	r3, r1
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d901      	bls.n	80065fa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80065f6:	2301      	movs	r3, #1
 80065f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80065fa:	4b11      	ldr	r3, [pc, #68]	@ (8006640 <xTaskIncrementTick+0x16c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d007      	beq.n	8006612 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006602:	2301      	movs	r3, #1
 8006604:	617b      	str	r3, [r7, #20]
 8006606:	e004      	b.n	8006612 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006608:	4b0e      	ldr	r3, [pc, #56]	@ (8006644 <xTaskIncrementTick+0x170>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3301      	adds	r3, #1
 800660e:	4a0d      	ldr	r2, [pc, #52]	@ (8006644 <xTaskIncrementTick+0x170>)
 8006610:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006612:	697b      	ldr	r3, [r7, #20]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3718      	adds	r7, #24
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	200018e0 	.word	0x200018e0
 8006620:	200018bc 	.word	0x200018bc
 8006624:	20001870 	.word	0x20001870
 8006628:	20001874 	.word	0x20001874
 800662c:	200018d0 	.word	0x200018d0
 8006630:	200018d8 	.word	0x200018d8
 8006634:	200018c0 	.word	0x200018c0
 8006638:	200013e8 	.word	0x200013e8
 800663c:	200013e4 	.word	0x200013e4
 8006640:	200018cc 	.word	0x200018cc
 8006644:	200018c8 	.word	0x200018c8

08006648 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800664e:	4b28      	ldr	r3, [pc, #160]	@ (80066f0 <vTaskSwitchContext+0xa8>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d003      	beq.n	800665e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006656:	4b27      	ldr	r3, [pc, #156]	@ (80066f4 <vTaskSwitchContext+0xac>)
 8006658:	2201      	movs	r2, #1
 800665a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800665c:	e042      	b.n	80066e4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800665e:	4b25      	ldr	r3, [pc, #148]	@ (80066f4 <vTaskSwitchContext+0xac>)
 8006660:	2200      	movs	r2, #0
 8006662:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006664:	4b24      	ldr	r3, [pc, #144]	@ (80066f8 <vTaskSwitchContext+0xb0>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	60fb      	str	r3, [r7, #12]
 800666a:	e011      	b.n	8006690 <vTaskSwitchContext+0x48>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10b      	bne.n	800668a <vTaskSwitchContext+0x42>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	607b      	str	r3, [r7, #4]
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	e7fd      	b.n	8006686 <vTaskSwitchContext+0x3e>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3b01      	subs	r3, #1
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	491a      	ldr	r1, [pc, #104]	@ (80066fc <vTaskSwitchContext+0xb4>)
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	4613      	mov	r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	4413      	add	r3, r2
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	440b      	add	r3, r1
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d0e3      	beq.n	800666c <vTaskSwitchContext+0x24>
 80066a4:	68fa      	ldr	r2, [r7, #12]
 80066a6:	4613      	mov	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4413      	add	r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4a13      	ldr	r2, [pc, #76]	@ (80066fc <vTaskSwitchContext+0xb4>)
 80066b0:	4413      	add	r3, r2
 80066b2:	60bb      	str	r3, [r7, #8]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	605a      	str	r2, [r3, #4]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	3308      	adds	r3, #8
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d104      	bne.n	80066d4 <vTaskSwitchContext+0x8c>
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	685a      	ldr	r2, [r3, #4]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	605a      	str	r2, [r3, #4]
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	4a09      	ldr	r2, [pc, #36]	@ (8006700 <vTaskSwitchContext+0xb8>)
 80066dc:	6013      	str	r3, [r2, #0]
 80066de:	4a06      	ldr	r2, [pc, #24]	@ (80066f8 <vTaskSwitchContext+0xb0>)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6013      	str	r3, [r2, #0]
}
 80066e4:	bf00      	nop
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr
 80066f0:	200018e0 	.word	0x200018e0
 80066f4:	200018cc 	.word	0x200018cc
 80066f8:	200018c0 	.word	0x200018c0
 80066fc:	200013e8 	.word	0x200013e8
 8006700:	200013e4 	.word	0x200013e4

08006704 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10b      	bne.n	800672c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006718:	f383 8811 	msr	BASEPRI, r3
 800671c:	f3bf 8f6f 	isb	sy
 8006720:	f3bf 8f4f 	dsb	sy
 8006724:	60fb      	str	r3, [r7, #12]
}
 8006726:	bf00      	nop
 8006728:	bf00      	nop
 800672a:	e7fd      	b.n	8006728 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800672c:	4b07      	ldr	r3, [pc, #28]	@ (800674c <vTaskPlaceOnEventList+0x48>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3318      	adds	r3, #24
 8006732:	4619      	mov	r1, r3
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7fe fe34 	bl	80053a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800673a:	2101      	movs	r1, #1
 800673c:	6838      	ldr	r0, [r7, #0]
 800673e:	f000 fa81 	bl	8006c44 <prvAddCurrentTaskToDelayedList>
}
 8006742:	bf00      	nop
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	200013e4 	.word	0x200013e4

08006750 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d10b      	bne.n	800677a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	617b      	str	r3, [r7, #20]
}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	e7fd      	b.n	8006776 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800677a:	4b0a      	ldr	r3, [pc, #40]	@ (80067a4 <vTaskPlaceOnEventListRestricted+0x54>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	3318      	adds	r3, #24
 8006780:	4619      	mov	r1, r3
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f7fe fde9 	bl	800535a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d002      	beq.n	8006794 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800678e:	f04f 33ff 	mov.w	r3, #4294967295
 8006792:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006794:	6879      	ldr	r1, [r7, #4]
 8006796:	68b8      	ldr	r0, [r7, #8]
 8006798:	f000 fa54 	bl	8006c44 <prvAddCurrentTaskToDelayedList>
	}
 800679c:	bf00      	nop
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	200013e4 	.word	0x200013e4

080067a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b086      	sub	sp, #24
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10b      	bne.n	80067d6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80067be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	60fb      	str	r3, [r7, #12]
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	e7fd      	b.n	80067d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	3318      	adds	r3, #24
 80067da:	4618      	mov	r0, r3
 80067dc:	f7fe fe1a 	bl	8005414 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006858 <xTaskRemoveFromEventList+0xb0>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d11d      	bne.n	8006824 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	3304      	adds	r3, #4
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7fe fe11 	bl	8005414 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f6:	4b19      	ldr	r3, [pc, #100]	@ (800685c <xTaskRemoveFromEventList+0xb4>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d903      	bls.n	8006806 <xTaskRemoveFromEventList+0x5e>
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006802:	4a16      	ldr	r2, [pc, #88]	@ (800685c <xTaskRemoveFromEventList+0xb4>)
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680a:	4613      	mov	r3, r2
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	4413      	add	r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	4a13      	ldr	r2, [pc, #76]	@ (8006860 <xTaskRemoveFromEventList+0xb8>)
 8006814:	441a      	add	r2, r3
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	3304      	adds	r3, #4
 800681a:	4619      	mov	r1, r3
 800681c:	4610      	mov	r0, r2
 800681e:	f7fe fd9c 	bl	800535a <vListInsertEnd>
 8006822:	e005      	b.n	8006830 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	3318      	adds	r3, #24
 8006828:	4619      	mov	r1, r3
 800682a:	480e      	ldr	r0, [pc, #56]	@ (8006864 <xTaskRemoveFromEventList+0xbc>)
 800682c:	f7fe fd95 	bl	800535a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006834:	4b0c      	ldr	r3, [pc, #48]	@ (8006868 <xTaskRemoveFromEventList+0xc0>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683a:	429a      	cmp	r2, r3
 800683c:	d905      	bls.n	800684a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800683e:	2301      	movs	r3, #1
 8006840:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006842:	4b0a      	ldr	r3, [pc, #40]	@ (800686c <xTaskRemoveFromEventList+0xc4>)
 8006844:	2201      	movs	r2, #1
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	e001      	b.n	800684e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800684a:	2300      	movs	r3, #0
 800684c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800684e:	697b      	ldr	r3, [r7, #20]
}
 8006850:	4618      	mov	r0, r3
 8006852:	3718      	adds	r7, #24
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	200018e0 	.word	0x200018e0
 800685c:	200018c0 	.word	0x200018c0
 8006860:	200013e8 	.word	0x200013e8
 8006864:	20001878 	.word	0x20001878
 8006868:	200013e4 	.word	0x200013e4
 800686c:	200018cc 	.word	0x200018cc

08006870 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006878:	4b06      	ldr	r3, [pc, #24]	@ (8006894 <vTaskInternalSetTimeOutState+0x24>)
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006880:	4b05      	ldr	r3, [pc, #20]	@ (8006898 <vTaskInternalSetTimeOutState+0x28>)
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	605a      	str	r2, [r3, #4]
}
 8006888:	bf00      	nop
 800688a:	370c      	adds	r7, #12
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr
 8006894:	200018d0 	.word	0x200018d0
 8006898:	200018bc 	.word	0x200018bc

0800689c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b088      	sub	sp, #32
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10b      	bne.n	80068c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80068ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b0:	f383 8811 	msr	BASEPRI, r3
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	613b      	str	r3, [r7, #16]
}
 80068be:	bf00      	nop
 80068c0:	bf00      	nop
 80068c2:	e7fd      	b.n	80068c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10b      	bne.n	80068e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80068ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ce:	f383 8811 	msr	BASEPRI, r3
 80068d2:	f3bf 8f6f 	isb	sy
 80068d6:	f3bf 8f4f 	dsb	sy
 80068da:	60fb      	str	r3, [r7, #12]
}
 80068dc:	bf00      	nop
 80068de:	bf00      	nop
 80068e0:	e7fd      	b.n	80068de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80068e2:	f000 fe91 	bl	8007608 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80068e6:	4b1d      	ldr	r3, [pc, #116]	@ (800695c <xTaskCheckForTimeOut+0xc0>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	69ba      	ldr	r2, [r7, #24]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fe:	d102      	bne.n	8006906 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006900:	2300      	movs	r3, #0
 8006902:	61fb      	str	r3, [r7, #28]
 8006904:	e023      	b.n	800694e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	4b15      	ldr	r3, [pc, #84]	@ (8006960 <xTaskCheckForTimeOut+0xc4>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	429a      	cmp	r2, r3
 8006910:	d007      	beq.n	8006922 <xTaskCheckForTimeOut+0x86>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	69ba      	ldr	r2, [r7, #24]
 8006918:	429a      	cmp	r2, r3
 800691a:	d302      	bcc.n	8006922 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800691c:	2301      	movs	r3, #1
 800691e:	61fb      	str	r3, [r7, #28]
 8006920:	e015      	b.n	800694e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	429a      	cmp	r2, r3
 800692a:	d20b      	bcs.n	8006944 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	1ad2      	subs	r2, r2, r3
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f7ff ff99 	bl	8006870 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800693e:	2300      	movs	r3, #0
 8006940:	61fb      	str	r3, [r7, #28]
 8006942:	e004      	b.n	800694e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	2200      	movs	r2, #0
 8006948:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800694a:	2301      	movs	r3, #1
 800694c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800694e:	f000 fe8d 	bl	800766c <vPortExitCritical>

	return xReturn;
 8006952:	69fb      	ldr	r3, [r7, #28]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3720      	adds	r7, #32
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	200018bc 	.word	0x200018bc
 8006960:	200018d0 	.word	0x200018d0

08006964 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006964:	b480      	push	{r7}
 8006966:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006968:	4b03      	ldr	r3, [pc, #12]	@ (8006978 <vTaskMissedYield+0x14>)
 800696a:	2201      	movs	r2, #1
 800696c:	601a      	str	r2, [r3, #0]
}
 800696e:	bf00      	nop
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr
 8006978:	200018cc 	.word	0x200018cc

0800697c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006984:	f000 f852 	bl	8006a2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006988:	4b06      	ldr	r3, [pc, #24]	@ (80069a4 <prvIdleTask+0x28>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d9f9      	bls.n	8006984 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006990:	4b05      	ldr	r3, [pc, #20]	@ (80069a8 <prvIdleTask+0x2c>)
 8006992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006996:	601a      	str	r2, [r3, #0]
 8006998:	f3bf 8f4f 	dsb	sy
 800699c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80069a0:	e7f0      	b.n	8006984 <prvIdleTask+0x8>
 80069a2:	bf00      	nop
 80069a4:	200013e8 	.word	0x200013e8
 80069a8:	e000ed04 	.word	0xe000ed04

080069ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069b2:	2300      	movs	r3, #0
 80069b4:	607b      	str	r3, [r7, #4]
 80069b6:	e00c      	b.n	80069d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	4613      	mov	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4413      	add	r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4a12      	ldr	r2, [pc, #72]	@ (8006a0c <prvInitialiseTaskLists+0x60>)
 80069c4:	4413      	add	r3, r2
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7fe fc9a 	bl	8005300 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	3301      	adds	r3, #1
 80069d0:	607b      	str	r3, [r7, #4]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b37      	cmp	r3, #55	@ 0x37
 80069d6:	d9ef      	bls.n	80069b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80069d8:	480d      	ldr	r0, [pc, #52]	@ (8006a10 <prvInitialiseTaskLists+0x64>)
 80069da:	f7fe fc91 	bl	8005300 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80069de:	480d      	ldr	r0, [pc, #52]	@ (8006a14 <prvInitialiseTaskLists+0x68>)
 80069e0:	f7fe fc8e 	bl	8005300 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80069e4:	480c      	ldr	r0, [pc, #48]	@ (8006a18 <prvInitialiseTaskLists+0x6c>)
 80069e6:	f7fe fc8b 	bl	8005300 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80069ea:	480c      	ldr	r0, [pc, #48]	@ (8006a1c <prvInitialiseTaskLists+0x70>)
 80069ec:	f7fe fc88 	bl	8005300 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80069f0:	480b      	ldr	r0, [pc, #44]	@ (8006a20 <prvInitialiseTaskLists+0x74>)
 80069f2:	f7fe fc85 	bl	8005300 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80069f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006a24 <prvInitialiseTaskLists+0x78>)
 80069f8:	4a05      	ldr	r2, [pc, #20]	@ (8006a10 <prvInitialiseTaskLists+0x64>)
 80069fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80069fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a28 <prvInitialiseTaskLists+0x7c>)
 80069fe:	4a05      	ldr	r2, [pc, #20]	@ (8006a14 <prvInitialiseTaskLists+0x68>)
 8006a00:	601a      	str	r2, [r3, #0]
}
 8006a02:	bf00      	nop
 8006a04:	3708      	adds	r7, #8
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	200013e8 	.word	0x200013e8
 8006a10:	20001848 	.word	0x20001848
 8006a14:	2000185c 	.word	0x2000185c
 8006a18:	20001878 	.word	0x20001878
 8006a1c:	2000188c 	.word	0x2000188c
 8006a20:	200018a4 	.word	0x200018a4
 8006a24:	20001870 	.word	0x20001870
 8006a28:	20001874 	.word	0x20001874

08006a2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a32:	e019      	b.n	8006a68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006a34:	f000 fde8 	bl	8007608 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a38:	4b10      	ldr	r3, [pc, #64]	@ (8006a7c <prvCheckTasksWaitingTermination+0x50>)
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	3304      	adds	r3, #4
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7fe fce5 	bl	8005414 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <prvCheckTasksWaitingTermination+0x54>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	4a0b      	ldr	r2, [pc, #44]	@ (8006a80 <prvCheckTasksWaitingTermination+0x54>)
 8006a52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006a54:	4b0b      	ldr	r3, [pc, #44]	@ (8006a84 <prvCheckTasksWaitingTermination+0x58>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8006a84 <prvCheckTasksWaitingTermination+0x58>)
 8006a5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006a5e:	f000 fe05 	bl	800766c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f810 	bl	8006a88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a68:	4b06      	ldr	r3, [pc, #24]	@ (8006a84 <prvCheckTasksWaitingTermination+0x58>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1e1      	bne.n	8006a34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	2000188c 	.word	0x2000188c
 8006a80:	200018b8 	.word	0x200018b8
 8006a84:	200018a0 	.word	0x200018a0

08006a88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d108      	bne.n	8006aac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 ffa2 	bl	80079e8 <vPortFree>
				vPortFree( pxTCB );
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 ff9f 	bl	80079e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006aaa:	e019      	b.n	8006ae0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d103      	bne.n	8006abe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 ff96 	bl	80079e8 <vPortFree>
	}
 8006abc:	e010      	b.n	8006ae0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d00b      	beq.n	8006ae0 <prvDeleteTCB+0x58>
	__asm volatile
 8006ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006acc:	f383 8811 	msr	BASEPRI, r3
 8006ad0:	f3bf 8f6f 	isb	sy
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	60fb      	str	r3, [r7, #12]
}
 8006ada:	bf00      	nop
 8006adc:	bf00      	nop
 8006ade:	e7fd      	b.n	8006adc <prvDeleteTCB+0x54>
	}
 8006ae0:	bf00      	nop
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006aee:	4b0c      	ldr	r3, [pc, #48]	@ (8006b20 <prvResetNextTaskUnblockTime+0x38>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d104      	bne.n	8006b02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006af8:	4b0a      	ldr	r3, [pc, #40]	@ (8006b24 <prvResetNextTaskUnblockTime+0x3c>)
 8006afa:	f04f 32ff 	mov.w	r2, #4294967295
 8006afe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b00:	e008      	b.n	8006b14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b02:	4b07      	ldr	r3, [pc, #28]	@ (8006b20 <prvResetNextTaskUnblockTime+0x38>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	4a04      	ldr	r2, [pc, #16]	@ (8006b24 <prvResetNextTaskUnblockTime+0x3c>)
 8006b12:	6013      	str	r3, [r2, #0]
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	20001870 	.word	0x20001870
 8006b24:	200018d8 	.word	0x200018d8

08006b28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b5c <xTaskGetSchedulerState+0x34>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d102      	bne.n	8006b3c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006b36:	2301      	movs	r3, #1
 8006b38:	607b      	str	r3, [r7, #4]
 8006b3a:	e008      	b.n	8006b4e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b3c:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <xTaskGetSchedulerState+0x38>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d102      	bne.n	8006b4a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006b44:	2302      	movs	r3, #2
 8006b46:	607b      	str	r3, [r7, #4]
 8006b48:	e001      	b.n	8006b4e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006b4e:	687b      	ldr	r3, [r7, #4]
	}
 8006b50:	4618      	mov	r0, r3
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	200018c4 	.word	0x200018c4
 8006b60:	200018e0 	.word	0x200018e0

08006b64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006b70:	2300      	movs	r3, #0
 8006b72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d058      	beq.n	8006c2c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8006c38 <xTaskPriorityDisinherit+0xd4>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d00b      	beq.n	8006b9c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	60fb      	str	r3, [r7, #12]
}
 8006b96:	bf00      	nop
 8006b98:	bf00      	nop
 8006b9a:	e7fd      	b.n	8006b98 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10b      	bne.n	8006bbc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	60bb      	str	r3, [r7, #8]
}
 8006bb6:	bf00      	nop
 8006bb8:	bf00      	nop
 8006bba:	e7fd      	b.n	8006bb8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc0:	1e5a      	subs	r2, r3, #1
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d02c      	beq.n	8006c2c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d128      	bne.n	8006c2c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fe fc18 	bl	8005414 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8006c3c <xTaskPriorityDisinherit+0xd8>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d903      	bls.n	8006c0c <xTaskPriorityDisinherit+0xa8>
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c08:	4a0c      	ldr	r2, [pc, #48]	@ (8006c3c <xTaskPriorityDisinherit+0xd8>)
 8006c0a:	6013      	str	r3, [r2, #0]
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c10:	4613      	mov	r3, r2
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4413      	add	r3, r2
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4a09      	ldr	r2, [pc, #36]	@ (8006c40 <xTaskPriorityDisinherit+0xdc>)
 8006c1a:	441a      	add	r2, r3
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	3304      	adds	r3, #4
 8006c20:	4619      	mov	r1, r3
 8006c22:	4610      	mov	r0, r2
 8006c24:	f7fe fb99 	bl	800535a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c2c:	697b      	ldr	r3, [r7, #20]
	}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3718      	adds	r7, #24
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	200013e4 	.word	0x200013e4
 8006c3c:	200018c0 	.word	0x200018c0
 8006c40:	200013e8 	.word	0x200013e8

08006c44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c4e:	4b21      	ldr	r3, [pc, #132]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c54:	4b20      	ldr	r3, [pc, #128]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3304      	adds	r3, #4
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f7fe fbda 	bl	8005414 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c66:	d10a      	bne.n	8006c7e <prvAddCurrentTaskToDelayedList+0x3a>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d007      	beq.n	8006c7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3304      	adds	r3, #4
 8006c74:	4619      	mov	r1, r3
 8006c76:	4819      	ldr	r0, [pc, #100]	@ (8006cdc <prvAddCurrentTaskToDelayedList+0x98>)
 8006c78:	f7fe fb6f 	bl	800535a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c7c:	e026      	b.n	8006ccc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4413      	add	r3, r2
 8006c84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006c86:	4b14      	ldr	r3, [pc, #80]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68ba      	ldr	r2, [r7, #8]
 8006c8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d209      	bcs.n	8006caa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c96:	4b12      	ldr	r3, [pc, #72]	@ (8006ce0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	3304      	adds	r3, #4
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	f7fe fb7d 	bl	80053a2 <vListInsert>
}
 8006ca8:	e010      	b.n	8006ccc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006caa:	4b0e      	ldr	r3, [pc, #56]	@ (8006ce4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	4610      	mov	r0, r2
 8006cb8:	f7fe fb73 	bl	80053a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d202      	bcs.n	8006ccc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006cc6:	4a08      	ldr	r2, [pc, #32]	@ (8006ce8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	6013      	str	r3, [r2, #0]
}
 8006ccc:	bf00      	nop
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	200018bc 	.word	0x200018bc
 8006cd8:	200013e4 	.word	0x200013e4
 8006cdc:	200018a4 	.word	0x200018a4
 8006ce0:	20001874 	.word	0x20001874
 8006ce4:	20001870 	.word	0x20001870
 8006ce8:	200018d8 	.word	0x200018d8

08006cec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08a      	sub	sp, #40	@ 0x28
 8006cf0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006cf6:	f000 fb13 	bl	8007320 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8006d70 <xTimerCreateTimerTask+0x84>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d021      	beq.n	8006d46 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006d02:	2300      	movs	r3, #0
 8006d04:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006d06:	2300      	movs	r3, #0
 8006d08:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006d0a:	1d3a      	adds	r2, r7, #4
 8006d0c:	f107 0108 	add.w	r1, r7, #8
 8006d10:	f107 030c 	add.w	r3, r7, #12
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7fe fad9 	bl	80052cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006d1a:	6879      	ldr	r1, [r7, #4]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	9202      	str	r2, [sp, #8]
 8006d22:	9301      	str	r3, [sp, #4]
 8006d24:	2302      	movs	r3, #2
 8006d26:	9300      	str	r3, [sp, #0]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	460a      	mov	r2, r1
 8006d2c:	4911      	ldr	r1, [pc, #68]	@ (8006d74 <xTimerCreateTimerTask+0x88>)
 8006d2e:	4812      	ldr	r0, [pc, #72]	@ (8006d78 <xTimerCreateTimerTask+0x8c>)
 8006d30:	f7ff f8d0 	bl	8005ed4 <xTaskCreateStatic>
 8006d34:	4603      	mov	r3, r0
 8006d36:	4a11      	ldr	r2, [pc, #68]	@ (8006d7c <xTimerCreateTimerTask+0x90>)
 8006d38:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006d3a:	4b10      	ldr	r3, [pc, #64]	@ (8006d7c <xTimerCreateTimerTask+0x90>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006d42:	2301      	movs	r3, #1
 8006d44:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10b      	bne.n	8006d64 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d50:	f383 8811 	msr	BASEPRI, r3
 8006d54:	f3bf 8f6f 	isb	sy
 8006d58:	f3bf 8f4f 	dsb	sy
 8006d5c:	613b      	str	r3, [r7, #16]
}
 8006d5e:	bf00      	nop
 8006d60:	bf00      	nop
 8006d62:	e7fd      	b.n	8006d60 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006d64:	697b      	ldr	r3, [r7, #20]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	20001914 	.word	0x20001914
 8006d74:	08008da0 	.word	0x08008da0
 8006d78:	08006eb9 	.word	0x08006eb9
 8006d7c:	20001918 	.word	0x20001918

08006d80 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b08a      	sub	sp, #40	@ 0x28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]
 8006d8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10b      	bne.n	8006db0 <xTimerGenericCommand+0x30>
	__asm volatile
 8006d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d9c:	f383 8811 	msr	BASEPRI, r3
 8006da0:	f3bf 8f6f 	isb	sy
 8006da4:	f3bf 8f4f 	dsb	sy
 8006da8:	623b      	str	r3, [r7, #32]
}
 8006daa:	bf00      	nop
 8006dac:	bf00      	nop
 8006dae:	e7fd      	b.n	8006dac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006db0:	4b19      	ldr	r3, [pc, #100]	@ (8006e18 <xTimerGenericCommand+0x98>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d02a      	beq.n	8006e0e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	2b05      	cmp	r3, #5
 8006dc8:	dc18      	bgt.n	8006dfc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006dca:	f7ff fead 	bl	8006b28 <xTaskGetSchedulerState>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d109      	bne.n	8006de8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006dd4:	4b10      	ldr	r3, [pc, #64]	@ (8006e18 <xTimerGenericCommand+0x98>)
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	f107 0110 	add.w	r1, r7, #16
 8006ddc:	2300      	movs	r3, #0
 8006dde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006de0:	f7fe fc88 	bl	80056f4 <xQueueGenericSend>
 8006de4:	6278      	str	r0, [r7, #36]	@ 0x24
 8006de6:	e012      	b.n	8006e0e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006de8:	4b0b      	ldr	r3, [pc, #44]	@ (8006e18 <xTimerGenericCommand+0x98>)
 8006dea:	6818      	ldr	r0, [r3, #0]
 8006dec:	f107 0110 	add.w	r1, r7, #16
 8006df0:	2300      	movs	r3, #0
 8006df2:	2200      	movs	r2, #0
 8006df4:	f7fe fc7e 	bl	80056f4 <xQueueGenericSend>
 8006df8:	6278      	str	r0, [r7, #36]	@ 0x24
 8006dfa:	e008      	b.n	8006e0e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006dfc:	4b06      	ldr	r3, [pc, #24]	@ (8006e18 <xTimerGenericCommand+0x98>)
 8006dfe:	6818      	ldr	r0, [r3, #0]
 8006e00:	f107 0110 	add.w	r1, r7, #16
 8006e04:	2300      	movs	r3, #0
 8006e06:	683a      	ldr	r2, [r7, #0]
 8006e08:	f7fe fd76 	bl	80058f8 <xQueueGenericSendFromISR>
 8006e0c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3728      	adds	r7, #40	@ 0x28
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	20001914 	.word	0x20001914

08006e1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b088      	sub	sp, #32
 8006e20:	af02      	add	r7, sp, #8
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e26:	4b23      	ldr	r3, [pc, #140]	@ (8006eb4 <prvProcessExpiredTimer+0x98>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	3304      	adds	r3, #4
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7fe faed 	bl	8005414 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e40:	f003 0304 	and.w	r3, r3, #4
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d023      	beq.n	8006e90 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	699a      	ldr	r2, [r3, #24]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	18d1      	adds	r1, r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	6978      	ldr	r0, [r7, #20]
 8006e56:	f000 f8d5 	bl	8007004 <prvInsertTimerInActiveList>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d020      	beq.n	8006ea2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e60:	2300      	movs	r3, #0
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	2300      	movs	r3, #0
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	2100      	movs	r1, #0
 8006e6a:	6978      	ldr	r0, [r7, #20]
 8006e6c:	f7ff ff88 	bl	8006d80 <xTimerGenericCommand>
 8006e70:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d114      	bne.n	8006ea2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7c:	f383 8811 	msr	BASEPRI, r3
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	60fb      	str	r3, [r7, #12]
}
 8006e8a:	bf00      	nop
 8006e8c:	bf00      	nop
 8006e8e:	e7fd      	b.n	8006e8c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e96:	f023 0301 	bic.w	r3, r3, #1
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	6978      	ldr	r0, [r7, #20]
 8006ea8:	4798      	blx	r3
}
 8006eaa:	bf00      	nop
 8006eac:	3718      	adds	r7, #24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	2000190c 	.word	0x2000190c

08006eb8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ec0:	f107 0308 	add.w	r3, r7, #8
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f000 f859 	bl	8006f7c <prvGetNextExpireTime>
 8006eca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4619      	mov	r1, r3
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 f805 	bl	8006ee0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006ed6:	f000 f8d7 	bl	8007088 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006eda:	bf00      	nop
 8006edc:	e7f0      	b.n	8006ec0 <prvTimerTask+0x8>
	...

08006ee0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006eea:	f7ff fa37 	bl	800635c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006eee:	f107 0308 	add.w	r3, r7, #8
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 f866 	bl	8006fc4 <prvSampleTimeNow>
 8006ef8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d130      	bne.n	8006f62 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10a      	bne.n	8006f1c <prvProcessTimerOrBlockTask+0x3c>
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d806      	bhi.n	8006f1c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006f0e:	f7ff fa33 	bl	8006378 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006f12:	68f9      	ldr	r1, [r7, #12]
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7ff ff81 	bl	8006e1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006f1a:	e024      	b.n	8006f66 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d008      	beq.n	8006f34 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006f22:	4b13      	ldr	r3, [pc, #76]	@ (8006f70 <prvProcessTimerOrBlockTask+0x90>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <prvProcessTimerOrBlockTask+0x50>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e000      	b.n	8006f32 <prvProcessTimerOrBlockTask+0x52>
 8006f30:	2300      	movs	r3, #0
 8006f32:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006f34:	4b0f      	ldr	r3, [pc, #60]	@ (8006f74 <prvProcessTimerOrBlockTask+0x94>)
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	4619      	mov	r1, r3
 8006f42:	f7fe ff93 	bl	8005e6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006f46:	f7ff fa17 	bl	8006378 <xTaskResumeAll>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d10a      	bne.n	8006f66 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006f50:	4b09      	ldr	r3, [pc, #36]	@ (8006f78 <prvProcessTimerOrBlockTask+0x98>)
 8006f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f56:	601a      	str	r2, [r3, #0]
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	f3bf 8f6f 	isb	sy
}
 8006f60:	e001      	b.n	8006f66 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006f62:	f7ff fa09 	bl	8006378 <xTaskResumeAll>
}
 8006f66:	bf00      	nop
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	20001910 	.word	0x20001910
 8006f74:	20001914 	.word	0x20001914
 8006f78:	e000ed04 	.word	0xe000ed04

08006f7c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006f84:	4b0e      	ldr	r3, [pc, #56]	@ (8006fc0 <prvGetNextExpireTime+0x44>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d101      	bne.n	8006f92 <prvGetNextExpireTime+0x16>
 8006f8e:	2201      	movs	r2, #1
 8006f90:	e000      	b.n	8006f94 <prvGetNextExpireTime+0x18>
 8006f92:	2200      	movs	r2, #0
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d105      	bne.n	8006fac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006fa0:	4b07      	ldr	r3, [pc, #28]	@ (8006fc0 <prvGetNextExpireTime+0x44>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	60fb      	str	r3, [r7, #12]
 8006faa:	e001      	b.n	8006fb0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006fac:	2300      	movs	r3, #0
 8006fae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3714      	adds	r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	2000190c 	.word	0x2000190c

08006fc4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006fcc:	f7ff fa72 	bl	80064b4 <xTaskGetTickCount>
 8006fd0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007000 <prvSampleTimeNow+0x3c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d205      	bcs.n	8006fe8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006fdc:	f000 f93a 	bl	8007254 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	e002      	b.n	8006fee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006fee:	4a04      	ldr	r2, [pc, #16]	@ (8007000 <prvSampleTimeNow+0x3c>)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	2000191c 	.word	0x2000191c

08007004 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
 8007010:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007012:	2300      	movs	r3, #0
 8007014:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	68fa      	ldr	r2, [r7, #12]
 8007020:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007022:	68ba      	ldr	r2, [r7, #8]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	429a      	cmp	r2, r3
 8007028:	d812      	bhi.n	8007050 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	1ad2      	subs	r2, r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	699b      	ldr	r3, [r3, #24]
 8007034:	429a      	cmp	r2, r3
 8007036:	d302      	bcc.n	800703e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007038:	2301      	movs	r3, #1
 800703a:	617b      	str	r3, [r7, #20]
 800703c:	e01b      	b.n	8007076 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800703e:	4b10      	ldr	r3, [pc, #64]	@ (8007080 <prvInsertTimerInActiveList+0x7c>)
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	3304      	adds	r3, #4
 8007046:	4619      	mov	r1, r3
 8007048:	4610      	mov	r0, r2
 800704a:	f7fe f9aa 	bl	80053a2 <vListInsert>
 800704e:	e012      	b.n	8007076 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	429a      	cmp	r2, r3
 8007056:	d206      	bcs.n	8007066 <prvInsertTimerInActiveList+0x62>
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	429a      	cmp	r2, r3
 800705e:	d302      	bcc.n	8007066 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007060:	2301      	movs	r3, #1
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	e007      	b.n	8007076 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007066:	4b07      	ldr	r3, [pc, #28]	@ (8007084 <prvInsertTimerInActiveList+0x80>)
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	3304      	adds	r3, #4
 800706e:	4619      	mov	r1, r3
 8007070:	4610      	mov	r0, r2
 8007072:	f7fe f996 	bl	80053a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007076:	697b      	ldr	r3, [r7, #20]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3718      	adds	r7, #24
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	20001910 	.word	0x20001910
 8007084:	2000190c 	.word	0x2000190c

08007088 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b08e      	sub	sp, #56	@ 0x38
 800708c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800708e:	e0ce      	b.n	800722e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	da19      	bge.n	80070ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007096:	1d3b      	adds	r3, r7, #4
 8007098:	3304      	adds	r3, #4
 800709a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800709c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d10b      	bne.n	80070ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	61fb      	str	r3, [r7, #28]
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop
 80070b8:	e7fd      	b.n	80070b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80070ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070c0:	6850      	ldr	r0, [r2, #4]
 80070c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070c4:	6892      	ldr	r2, [r2, #8]
 80070c6:	4611      	mov	r1, r2
 80070c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f2c0 80ae 	blt.w	800722e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80070d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d004      	beq.n	80070e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80070de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e0:	3304      	adds	r3, #4
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe f996 	bl	8005414 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80070e8:	463b      	mov	r3, r7
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7ff ff6a 	bl	8006fc4 <prvSampleTimeNow>
 80070f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2b09      	cmp	r3, #9
 80070f6:	f200 8097 	bhi.w	8007228 <prvProcessReceivedCommands+0x1a0>
 80070fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007100 <prvProcessReceivedCommands+0x78>)
 80070fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007100:	08007129 	.word	0x08007129
 8007104:	08007129 	.word	0x08007129
 8007108:	08007129 	.word	0x08007129
 800710c:	0800719f 	.word	0x0800719f
 8007110:	080071b3 	.word	0x080071b3
 8007114:	080071ff 	.word	0x080071ff
 8007118:	08007129 	.word	0x08007129
 800711c:	08007129 	.word	0x08007129
 8007120:	0800719f 	.word	0x0800719f
 8007124:	080071b3 	.word	0x080071b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800712a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800712e:	f043 0301 	orr.w	r3, r3, #1
 8007132:	b2da      	uxtb	r2, r3
 8007134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007136:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	18d1      	adds	r1, r2, r3
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007146:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007148:	f7ff ff5c 	bl	8007004 <prvInsertTimerInActiveList>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d06c      	beq.n	800722c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007158:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800715a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	2b00      	cmp	r3, #0
 8007166:	d061      	beq.n	800722c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	441a      	add	r2, r3
 8007170:	2300      	movs	r3, #0
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	2300      	movs	r3, #0
 8007176:	2100      	movs	r1, #0
 8007178:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800717a:	f7ff fe01 	bl	8006d80 <xTimerGenericCommand>
 800717e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d152      	bne.n	800722c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	61bb      	str	r3, [r7, #24]
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	e7fd      	b.n	800719a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800719e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071a4:	f023 0301 	bic.w	r3, r3, #1
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80071b0:	e03d      	b.n	800722e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80071b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071b8:	f043 0301 	orr.w	r3, r3, #1
 80071bc:	b2da      	uxtb	r2, r3
 80071be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80071ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d10b      	bne.n	80071ea <prvProcessReceivedCommands+0x162>
	__asm volatile
 80071d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d6:	f383 8811 	msr	BASEPRI, r3
 80071da:	f3bf 8f6f 	isb	sy
 80071de:	f3bf 8f4f 	dsb	sy
 80071e2:	617b      	str	r3, [r7, #20]
}
 80071e4:	bf00      	nop
 80071e6:	bf00      	nop
 80071e8:	e7fd      	b.n	80071e6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80071ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ec:	699a      	ldr	r2, [r3, #24]
 80071ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f0:	18d1      	adds	r1, r2, r3
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071f8:	f7ff ff04 	bl	8007004 <prvInsertTimerInActiveList>
					break;
 80071fc:	e017      	b.n	800722e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80071fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007200:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d103      	bne.n	8007214 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800720c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800720e:	f000 fbeb 	bl	80079e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007212:	e00c      	b.n	800722e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007216:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800721a:	f023 0301 	bic.w	r3, r3, #1
 800721e:	b2da      	uxtb	r2, r3
 8007220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007222:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007226:	e002      	b.n	800722e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007228:	bf00      	nop
 800722a:	e000      	b.n	800722e <prvProcessReceivedCommands+0x1a6>
					break;
 800722c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800722e:	4b08      	ldr	r3, [pc, #32]	@ (8007250 <prvProcessReceivedCommands+0x1c8>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	1d39      	adds	r1, r7, #4
 8007234:	2200      	movs	r2, #0
 8007236:	4618      	mov	r0, r3
 8007238:	f7fe fbfc 	bl	8005a34 <xQueueReceive>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	f47f af26 	bne.w	8007090 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007244:	bf00      	nop
 8007246:	bf00      	nop
 8007248:	3730      	adds	r7, #48	@ 0x30
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	20001914 	.word	0x20001914

08007254 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b088      	sub	sp, #32
 8007258:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800725a:	e049      	b.n	80072f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800725c:	4b2e      	ldr	r3, [pc, #184]	@ (8007318 <prvSwitchTimerLists+0xc4>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007266:	4b2c      	ldr	r3, [pc, #176]	@ (8007318 <prvSwitchTimerLists+0xc4>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	3304      	adds	r3, #4
 8007274:	4618      	mov	r0, r3
 8007276:	f7fe f8cd 	bl	8005414 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6a1b      	ldr	r3, [r3, #32]
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007288:	f003 0304 	and.w	r3, r3, #4
 800728c:	2b00      	cmp	r3, #0
 800728e:	d02f      	beq.n	80072f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	693a      	ldr	r2, [r7, #16]
 8007296:	4413      	add	r3, r2
 8007298:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d90e      	bls.n	80072c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80072ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007318 <prvSwitchTimerLists+0xc4>)
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	3304      	adds	r3, #4
 80072b6:	4619      	mov	r1, r3
 80072b8:	4610      	mov	r0, r2
 80072ba:	f7fe f872 	bl	80053a2 <vListInsert>
 80072be:	e017      	b.n	80072f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80072c0:	2300      	movs	r3, #0
 80072c2:	9300      	str	r3, [sp, #0]
 80072c4:	2300      	movs	r3, #0
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	2100      	movs	r1, #0
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f7ff fd58 	bl	8006d80 <xTimerGenericCommand>
 80072d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d10b      	bne.n	80072f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80072d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072dc:	f383 8811 	msr	BASEPRI, r3
 80072e0:	f3bf 8f6f 	isb	sy
 80072e4:	f3bf 8f4f 	dsb	sy
 80072e8:	603b      	str	r3, [r7, #0]
}
 80072ea:	bf00      	nop
 80072ec:	bf00      	nop
 80072ee:	e7fd      	b.n	80072ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80072f0:	4b09      	ldr	r3, [pc, #36]	@ (8007318 <prvSwitchTimerLists+0xc4>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1b0      	bne.n	800725c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80072fa:	4b07      	ldr	r3, [pc, #28]	@ (8007318 <prvSwitchTimerLists+0xc4>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007300:	4b06      	ldr	r3, [pc, #24]	@ (800731c <prvSwitchTimerLists+0xc8>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a04      	ldr	r2, [pc, #16]	@ (8007318 <prvSwitchTimerLists+0xc4>)
 8007306:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007308:	4a04      	ldr	r2, [pc, #16]	@ (800731c <prvSwitchTimerLists+0xc8>)
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	6013      	str	r3, [r2, #0]
}
 800730e:	bf00      	nop
 8007310:	3718      	adds	r7, #24
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	2000190c 	.word	0x2000190c
 800731c:	20001910 	.word	0x20001910

08007320 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007326:	f000 f96f 	bl	8007608 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800732a:	4b15      	ldr	r3, [pc, #84]	@ (8007380 <prvCheckForValidListAndQueue+0x60>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d120      	bne.n	8007374 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007332:	4814      	ldr	r0, [pc, #80]	@ (8007384 <prvCheckForValidListAndQueue+0x64>)
 8007334:	f7fd ffe4 	bl	8005300 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007338:	4813      	ldr	r0, [pc, #76]	@ (8007388 <prvCheckForValidListAndQueue+0x68>)
 800733a:	f7fd ffe1 	bl	8005300 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800733e:	4b13      	ldr	r3, [pc, #76]	@ (800738c <prvCheckForValidListAndQueue+0x6c>)
 8007340:	4a10      	ldr	r2, [pc, #64]	@ (8007384 <prvCheckForValidListAndQueue+0x64>)
 8007342:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007344:	4b12      	ldr	r3, [pc, #72]	@ (8007390 <prvCheckForValidListAndQueue+0x70>)
 8007346:	4a10      	ldr	r2, [pc, #64]	@ (8007388 <prvCheckForValidListAndQueue+0x68>)
 8007348:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800734a:	2300      	movs	r3, #0
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	4b11      	ldr	r3, [pc, #68]	@ (8007394 <prvCheckForValidListAndQueue+0x74>)
 8007350:	4a11      	ldr	r2, [pc, #68]	@ (8007398 <prvCheckForValidListAndQueue+0x78>)
 8007352:	2110      	movs	r1, #16
 8007354:	200a      	movs	r0, #10
 8007356:	f7fe f8f1 	bl	800553c <xQueueGenericCreateStatic>
 800735a:	4603      	mov	r3, r0
 800735c:	4a08      	ldr	r2, [pc, #32]	@ (8007380 <prvCheckForValidListAndQueue+0x60>)
 800735e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007360:	4b07      	ldr	r3, [pc, #28]	@ (8007380 <prvCheckForValidListAndQueue+0x60>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d005      	beq.n	8007374 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007368:	4b05      	ldr	r3, [pc, #20]	@ (8007380 <prvCheckForValidListAndQueue+0x60>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	490b      	ldr	r1, [pc, #44]	@ (800739c <prvCheckForValidListAndQueue+0x7c>)
 800736e:	4618      	mov	r0, r3
 8007370:	f7fe fd52 	bl	8005e18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007374:	f000 f97a 	bl	800766c <vPortExitCritical>
}
 8007378:	bf00      	nop
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	20001914 	.word	0x20001914
 8007384:	200018e4 	.word	0x200018e4
 8007388:	200018f8 	.word	0x200018f8
 800738c:	2000190c 	.word	0x2000190c
 8007390:	20001910 	.word	0x20001910
 8007394:	200019c0 	.word	0x200019c0
 8007398:	20001920 	.word	0x20001920
 800739c:	08008da8 	.word	0x08008da8

080073a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3b04      	subs	r3, #4
 80073b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80073b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	3b04      	subs	r3, #4
 80073be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	f023 0201 	bic.w	r2, r3, #1
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	3b04      	subs	r3, #4
 80073ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80073d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007404 <pxPortInitialiseStack+0x64>)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	3b14      	subs	r3, #20
 80073da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	3b04      	subs	r3, #4
 80073e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f06f 0202 	mvn.w	r2, #2
 80073ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	3b20      	subs	r3, #32
 80073f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80073f6:	68fb      	ldr	r3, [r7, #12]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3714      	adds	r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	08007409 	.word	0x08007409

08007408 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800740e:	2300      	movs	r3, #0
 8007410:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007412:	4b13      	ldr	r3, [pc, #76]	@ (8007460 <prvTaskExitError+0x58>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741a:	d00b      	beq.n	8007434 <prvTaskExitError+0x2c>
	__asm volatile
 800741c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007420:	f383 8811 	msr	BASEPRI, r3
 8007424:	f3bf 8f6f 	isb	sy
 8007428:	f3bf 8f4f 	dsb	sy
 800742c:	60fb      	str	r3, [r7, #12]
}
 800742e:	bf00      	nop
 8007430:	bf00      	nop
 8007432:	e7fd      	b.n	8007430 <prvTaskExitError+0x28>
	__asm volatile
 8007434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	60bb      	str	r3, [r7, #8]
}
 8007446:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007448:	bf00      	nop
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0fc      	beq.n	800744a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007450:	bf00      	nop
 8007452:	bf00      	nop
 8007454:	3714      	adds	r7, #20
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	20000010 	.word	0x20000010
	...

08007470 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007470:	4b07      	ldr	r3, [pc, #28]	@ (8007490 <pxCurrentTCBConst2>)
 8007472:	6819      	ldr	r1, [r3, #0]
 8007474:	6808      	ldr	r0, [r1, #0]
 8007476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800747a:	f380 8809 	msr	PSP, r0
 800747e:	f3bf 8f6f 	isb	sy
 8007482:	f04f 0000 	mov.w	r0, #0
 8007486:	f380 8811 	msr	BASEPRI, r0
 800748a:	4770      	bx	lr
 800748c:	f3af 8000 	nop.w

08007490 <pxCurrentTCBConst2>:
 8007490:	200013e4 	.word	0x200013e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007494:	bf00      	nop
 8007496:	bf00      	nop

08007498 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007498:	4808      	ldr	r0, [pc, #32]	@ (80074bc <prvPortStartFirstTask+0x24>)
 800749a:	6800      	ldr	r0, [r0, #0]
 800749c:	6800      	ldr	r0, [r0, #0]
 800749e:	f380 8808 	msr	MSP, r0
 80074a2:	f04f 0000 	mov.w	r0, #0
 80074a6:	f380 8814 	msr	CONTROL, r0
 80074aa:	b662      	cpsie	i
 80074ac:	b661      	cpsie	f
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	f3bf 8f6f 	isb	sy
 80074b6:	df00      	svc	0
 80074b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80074ba:	bf00      	nop
 80074bc:	e000ed08 	.word	0xe000ed08

080074c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b086      	sub	sp, #24
 80074c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80074c6:	4b47      	ldr	r3, [pc, #284]	@ (80075e4 <xPortStartScheduler+0x124>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a47      	ldr	r2, [pc, #284]	@ (80075e8 <xPortStartScheduler+0x128>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d10b      	bne.n	80074e8 <xPortStartScheduler+0x28>
	__asm volatile
 80074d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d4:	f383 8811 	msr	BASEPRI, r3
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	60fb      	str	r3, [r7, #12]
}
 80074e2:	bf00      	nop
 80074e4:	bf00      	nop
 80074e6:	e7fd      	b.n	80074e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80074e8:	4b3e      	ldr	r3, [pc, #248]	@ (80075e4 <xPortStartScheduler+0x124>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a3f      	ldr	r2, [pc, #252]	@ (80075ec <xPortStartScheduler+0x12c>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d10b      	bne.n	800750a <xPortStartScheduler+0x4a>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	613b      	str	r3, [r7, #16]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800750a:	4b39      	ldr	r3, [pc, #228]	@ (80075f0 <xPortStartScheduler+0x130>)
 800750c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	b2db      	uxtb	r3, r3
 8007514:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	22ff      	movs	r2, #255	@ 0xff
 800751a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	b2db      	uxtb	r3, r3
 8007522:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007524:	78fb      	ldrb	r3, [r7, #3]
 8007526:	b2db      	uxtb	r3, r3
 8007528:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800752c:	b2da      	uxtb	r2, r3
 800752e:	4b31      	ldr	r3, [pc, #196]	@ (80075f4 <xPortStartScheduler+0x134>)
 8007530:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007532:	4b31      	ldr	r3, [pc, #196]	@ (80075f8 <xPortStartScheduler+0x138>)
 8007534:	2207      	movs	r2, #7
 8007536:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007538:	e009      	b.n	800754e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800753a:	4b2f      	ldr	r3, [pc, #188]	@ (80075f8 <xPortStartScheduler+0x138>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	3b01      	subs	r3, #1
 8007540:	4a2d      	ldr	r2, [pc, #180]	@ (80075f8 <xPortStartScheduler+0x138>)
 8007542:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007544:	78fb      	ldrb	r3, [r7, #3]
 8007546:	b2db      	uxtb	r3, r3
 8007548:	005b      	lsls	r3, r3, #1
 800754a:	b2db      	uxtb	r3, r3
 800754c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800754e:	78fb      	ldrb	r3, [r7, #3]
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007556:	2b80      	cmp	r3, #128	@ 0x80
 8007558:	d0ef      	beq.n	800753a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800755a:	4b27      	ldr	r3, [pc, #156]	@ (80075f8 <xPortStartScheduler+0x138>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f1c3 0307 	rsb	r3, r3, #7
 8007562:	2b04      	cmp	r3, #4
 8007564:	d00b      	beq.n	800757e <xPortStartScheduler+0xbe>
	__asm volatile
 8007566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756a:	f383 8811 	msr	BASEPRI, r3
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	60bb      	str	r3, [r7, #8]
}
 8007578:	bf00      	nop
 800757a:	bf00      	nop
 800757c:	e7fd      	b.n	800757a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800757e:	4b1e      	ldr	r3, [pc, #120]	@ (80075f8 <xPortStartScheduler+0x138>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	021b      	lsls	r3, r3, #8
 8007584:	4a1c      	ldr	r2, [pc, #112]	@ (80075f8 <xPortStartScheduler+0x138>)
 8007586:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007588:	4b1b      	ldr	r3, [pc, #108]	@ (80075f8 <xPortStartScheduler+0x138>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007590:	4a19      	ldr	r2, [pc, #100]	@ (80075f8 <xPortStartScheduler+0x138>)
 8007592:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	b2da      	uxtb	r2, r3
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800759c:	4b17      	ldr	r3, [pc, #92]	@ (80075fc <xPortStartScheduler+0x13c>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a16      	ldr	r2, [pc, #88]	@ (80075fc <xPortStartScheduler+0x13c>)
 80075a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80075a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80075a8:	4b14      	ldr	r3, [pc, #80]	@ (80075fc <xPortStartScheduler+0x13c>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a13      	ldr	r2, [pc, #76]	@ (80075fc <xPortStartScheduler+0x13c>)
 80075ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80075b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80075b4:	f000 f8da 	bl	800776c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80075b8:	4b11      	ldr	r3, [pc, #68]	@ (8007600 <xPortStartScheduler+0x140>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80075be:	f000 f8f9 	bl	80077b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80075c2:	4b10      	ldr	r3, [pc, #64]	@ (8007604 <xPortStartScheduler+0x144>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a0f      	ldr	r2, [pc, #60]	@ (8007604 <xPortStartScheduler+0x144>)
 80075c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80075cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80075ce:	f7ff ff63 	bl	8007498 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80075d2:	f7ff f839 	bl	8006648 <vTaskSwitchContext>
	prvTaskExitError();
 80075d6:	f7ff ff17 	bl	8007408 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3718      	adds	r7, #24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	e000ed00 	.word	0xe000ed00
 80075e8:	410fc271 	.word	0x410fc271
 80075ec:	410fc270 	.word	0x410fc270
 80075f0:	e000e400 	.word	0xe000e400
 80075f4:	20001a10 	.word	0x20001a10
 80075f8:	20001a14 	.word	0x20001a14
 80075fc:	e000ed20 	.word	0xe000ed20
 8007600:	20000010 	.word	0x20000010
 8007604:	e000ef34 	.word	0xe000ef34

08007608 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
	__asm volatile
 800760e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007612:	f383 8811 	msr	BASEPRI, r3
 8007616:	f3bf 8f6f 	isb	sy
 800761a:	f3bf 8f4f 	dsb	sy
 800761e:	607b      	str	r3, [r7, #4]
}
 8007620:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007622:	4b10      	ldr	r3, [pc, #64]	@ (8007664 <vPortEnterCritical+0x5c>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	3301      	adds	r3, #1
 8007628:	4a0e      	ldr	r2, [pc, #56]	@ (8007664 <vPortEnterCritical+0x5c>)
 800762a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800762c:	4b0d      	ldr	r3, [pc, #52]	@ (8007664 <vPortEnterCritical+0x5c>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d110      	bne.n	8007656 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007634:	4b0c      	ldr	r3, [pc, #48]	@ (8007668 <vPortEnterCritical+0x60>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00b      	beq.n	8007656 <vPortEnterCritical+0x4e>
	__asm volatile
 800763e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007642:	f383 8811 	msr	BASEPRI, r3
 8007646:	f3bf 8f6f 	isb	sy
 800764a:	f3bf 8f4f 	dsb	sy
 800764e:	603b      	str	r3, [r7, #0]
}
 8007650:	bf00      	nop
 8007652:	bf00      	nop
 8007654:	e7fd      	b.n	8007652 <vPortEnterCritical+0x4a>
	}
}
 8007656:	bf00      	nop
 8007658:	370c      	adds	r7, #12
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	20000010 	.word	0x20000010
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007672:	4b12      	ldr	r3, [pc, #72]	@ (80076bc <vPortExitCritical+0x50>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d10b      	bne.n	8007692 <vPortExitCritical+0x26>
	__asm volatile
 800767a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767e:	f383 8811 	msr	BASEPRI, r3
 8007682:	f3bf 8f6f 	isb	sy
 8007686:	f3bf 8f4f 	dsb	sy
 800768a:	607b      	str	r3, [r7, #4]
}
 800768c:	bf00      	nop
 800768e:	bf00      	nop
 8007690:	e7fd      	b.n	800768e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007692:	4b0a      	ldr	r3, [pc, #40]	@ (80076bc <vPortExitCritical+0x50>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3b01      	subs	r3, #1
 8007698:	4a08      	ldr	r2, [pc, #32]	@ (80076bc <vPortExitCritical+0x50>)
 800769a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800769c:	4b07      	ldr	r3, [pc, #28]	@ (80076bc <vPortExitCritical+0x50>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d105      	bne.n	80076b0 <vPortExitCritical+0x44>
 80076a4:	2300      	movs	r3, #0
 80076a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	f383 8811 	msr	BASEPRI, r3
}
 80076ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr
 80076bc:	20000010 	.word	0x20000010

080076c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80076c0:	f3ef 8009 	mrs	r0, PSP
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	4b15      	ldr	r3, [pc, #84]	@ (8007720 <pxCurrentTCBConst>)
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	f01e 0f10 	tst.w	lr, #16
 80076d0:	bf08      	it	eq
 80076d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80076d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076da:	6010      	str	r0, [r2, #0]
 80076dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80076e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80076e4:	f380 8811 	msr	BASEPRI, r0
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	f3bf 8f6f 	isb	sy
 80076f0:	f7fe ffaa 	bl	8006648 <vTaskSwitchContext>
 80076f4:	f04f 0000 	mov.w	r0, #0
 80076f8:	f380 8811 	msr	BASEPRI, r0
 80076fc:	bc09      	pop	{r0, r3}
 80076fe:	6819      	ldr	r1, [r3, #0]
 8007700:	6808      	ldr	r0, [r1, #0]
 8007702:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007706:	f01e 0f10 	tst.w	lr, #16
 800770a:	bf08      	it	eq
 800770c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007710:	f380 8809 	msr	PSP, r0
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	f3af 8000 	nop.w

08007720 <pxCurrentTCBConst>:
 8007720:	200013e4 	.word	0x200013e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007724:	bf00      	nop
 8007726:	bf00      	nop

08007728 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
	__asm volatile
 800772e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007732:	f383 8811 	msr	BASEPRI, r3
 8007736:	f3bf 8f6f 	isb	sy
 800773a:	f3bf 8f4f 	dsb	sy
 800773e:	607b      	str	r3, [r7, #4]
}
 8007740:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007742:	f7fe fec7 	bl	80064d4 <xTaskIncrementTick>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d003      	beq.n	8007754 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800774c:	4b06      	ldr	r3, [pc, #24]	@ (8007768 <xPortSysTickHandler+0x40>)
 800774e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007752:	601a      	str	r2, [r3, #0]
 8007754:	2300      	movs	r3, #0
 8007756:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	f383 8811 	msr	BASEPRI, r3
}
 800775e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007760:	bf00      	nop
 8007762:	3708      	adds	r7, #8
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	e000ed04 	.word	0xe000ed04

0800776c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800776c:	b480      	push	{r7}
 800776e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007770:	4b0b      	ldr	r3, [pc, #44]	@ (80077a0 <vPortSetupTimerInterrupt+0x34>)
 8007772:	2200      	movs	r2, #0
 8007774:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007776:	4b0b      	ldr	r3, [pc, #44]	@ (80077a4 <vPortSetupTimerInterrupt+0x38>)
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800777c:	4b0a      	ldr	r3, [pc, #40]	@ (80077a8 <vPortSetupTimerInterrupt+0x3c>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a0a      	ldr	r2, [pc, #40]	@ (80077ac <vPortSetupTimerInterrupt+0x40>)
 8007782:	fba2 2303 	umull	r2, r3, r2, r3
 8007786:	099b      	lsrs	r3, r3, #6
 8007788:	4a09      	ldr	r2, [pc, #36]	@ (80077b0 <vPortSetupTimerInterrupt+0x44>)
 800778a:	3b01      	subs	r3, #1
 800778c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800778e:	4b04      	ldr	r3, [pc, #16]	@ (80077a0 <vPortSetupTimerInterrupt+0x34>)
 8007790:	2207      	movs	r2, #7
 8007792:	601a      	str	r2, [r3, #0]
}
 8007794:	bf00      	nop
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	e000e010 	.word	0xe000e010
 80077a4:	e000e018 	.word	0xe000e018
 80077a8:	20000004 	.word	0x20000004
 80077ac:	10624dd3 	.word	0x10624dd3
 80077b0:	e000e014 	.word	0xe000e014

080077b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80077b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80077c4 <vPortEnableVFP+0x10>
 80077b8:	6801      	ldr	r1, [r0, #0]
 80077ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80077be:	6001      	str	r1, [r0, #0]
 80077c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80077c2:	bf00      	nop
 80077c4:	e000ed88 	.word	0xe000ed88

080077c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80077ce:	f3ef 8305 	mrs	r3, IPSR
 80077d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2b0f      	cmp	r3, #15
 80077d8:	d915      	bls.n	8007806 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80077da:	4a18      	ldr	r2, [pc, #96]	@ (800783c <vPortValidateInterruptPriority+0x74>)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	4413      	add	r3, r2
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80077e4:	4b16      	ldr	r3, [pc, #88]	@ (8007840 <vPortValidateInterruptPriority+0x78>)
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	7afa      	ldrb	r2, [r7, #11]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d20b      	bcs.n	8007806 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80077ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f2:	f383 8811 	msr	BASEPRI, r3
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	f3bf 8f4f 	dsb	sy
 80077fe:	607b      	str	r3, [r7, #4]
}
 8007800:	bf00      	nop
 8007802:	bf00      	nop
 8007804:	e7fd      	b.n	8007802 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007806:	4b0f      	ldr	r3, [pc, #60]	@ (8007844 <vPortValidateInterruptPriority+0x7c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800780e:	4b0e      	ldr	r3, [pc, #56]	@ (8007848 <vPortValidateInterruptPriority+0x80>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	429a      	cmp	r2, r3
 8007814:	d90b      	bls.n	800782e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781a:	f383 8811 	msr	BASEPRI, r3
 800781e:	f3bf 8f6f 	isb	sy
 8007822:	f3bf 8f4f 	dsb	sy
 8007826:	603b      	str	r3, [r7, #0]
}
 8007828:	bf00      	nop
 800782a:	bf00      	nop
 800782c:	e7fd      	b.n	800782a <vPortValidateInterruptPriority+0x62>
	}
 800782e:	bf00      	nop
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	e000e3f0 	.word	0xe000e3f0
 8007840:	20001a10 	.word	0x20001a10
 8007844:	e000ed0c 	.word	0xe000ed0c
 8007848:	20001a14 	.word	0x20001a14

0800784c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b08a      	sub	sp, #40	@ 0x28
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007854:	2300      	movs	r3, #0
 8007856:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007858:	f7fe fd80 	bl	800635c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800785c:	4b5c      	ldr	r3, [pc, #368]	@ (80079d0 <pvPortMalloc+0x184>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d101      	bne.n	8007868 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007864:	f000 f924 	bl	8007ab0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007868:	4b5a      	ldr	r3, [pc, #360]	@ (80079d4 <pvPortMalloc+0x188>)
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4013      	ands	r3, r2
 8007870:	2b00      	cmp	r3, #0
 8007872:	f040 8095 	bne.w	80079a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d01e      	beq.n	80078ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800787c:	2208      	movs	r2, #8
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4413      	add	r3, r2
 8007882:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	2b00      	cmp	r3, #0
 800788c:	d015      	beq.n	80078ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f023 0307 	bic.w	r3, r3, #7
 8007894:	3308      	adds	r3, #8
 8007896:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f003 0307 	and.w	r3, r3, #7
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00b      	beq.n	80078ba <pvPortMalloc+0x6e>
	__asm volatile
 80078a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a6:	f383 8811 	msr	BASEPRI, r3
 80078aa:	f3bf 8f6f 	isb	sy
 80078ae:	f3bf 8f4f 	dsb	sy
 80078b2:	617b      	str	r3, [r7, #20]
}
 80078b4:	bf00      	nop
 80078b6:	bf00      	nop
 80078b8:	e7fd      	b.n	80078b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d06f      	beq.n	80079a0 <pvPortMalloc+0x154>
 80078c0:	4b45      	ldr	r3, [pc, #276]	@ (80079d8 <pvPortMalloc+0x18c>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d86a      	bhi.n	80079a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80078ca:	4b44      	ldr	r3, [pc, #272]	@ (80079dc <pvPortMalloc+0x190>)
 80078cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80078ce:	4b43      	ldr	r3, [pc, #268]	@ (80079dc <pvPortMalloc+0x190>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078d4:	e004      	b.n	80078e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80078d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80078da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d903      	bls.n	80078f2 <pvPortMalloc+0xa6>
 80078ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1f1      	bne.n	80078d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80078f2:	4b37      	ldr	r3, [pc, #220]	@ (80079d0 <pvPortMalloc+0x184>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d051      	beq.n	80079a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80078fc:	6a3b      	ldr	r3, [r7, #32]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2208      	movs	r2, #8
 8007902:	4413      	add	r3, r2
 8007904:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	6a3b      	ldr	r3, [r7, #32]
 800790c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800790e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007910:	685a      	ldr	r2, [r3, #4]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	1ad2      	subs	r2, r2, r3
 8007916:	2308      	movs	r3, #8
 8007918:	005b      	lsls	r3, r3, #1
 800791a:	429a      	cmp	r2, r3
 800791c:	d920      	bls.n	8007960 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800791e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4413      	add	r3, r2
 8007924:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	f003 0307 	and.w	r3, r3, #7
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00b      	beq.n	8007948 <pvPortMalloc+0xfc>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	613b      	str	r3, [r7, #16]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	1ad2      	subs	r2, r2, r3
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800795a:	69b8      	ldr	r0, [r7, #24]
 800795c:	f000 f90a 	bl	8007b74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007960:	4b1d      	ldr	r3, [pc, #116]	@ (80079d8 <pvPortMalloc+0x18c>)
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	4a1b      	ldr	r2, [pc, #108]	@ (80079d8 <pvPortMalloc+0x18c>)
 800796c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800796e:	4b1a      	ldr	r3, [pc, #104]	@ (80079d8 <pvPortMalloc+0x18c>)
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	4b1b      	ldr	r3, [pc, #108]	@ (80079e0 <pvPortMalloc+0x194>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	429a      	cmp	r2, r3
 8007978:	d203      	bcs.n	8007982 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800797a:	4b17      	ldr	r3, [pc, #92]	@ (80079d8 <pvPortMalloc+0x18c>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a18      	ldr	r2, [pc, #96]	@ (80079e0 <pvPortMalloc+0x194>)
 8007980:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007984:	685a      	ldr	r2, [r3, #4]
 8007986:	4b13      	ldr	r3, [pc, #76]	@ (80079d4 <pvPortMalloc+0x188>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	431a      	orrs	r2, r3
 800798c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007996:	4b13      	ldr	r3, [pc, #76]	@ (80079e4 <pvPortMalloc+0x198>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3301      	adds	r3, #1
 800799c:	4a11      	ldr	r2, [pc, #68]	@ (80079e4 <pvPortMalloc+0x198>)
 800799e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80079a0:	f7fe fcea 	bl	8006378 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	f003 0307 	and.w	r3, r3, #7
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00b      	beq.n	80079c6 <pvPortMalloc+0x17a>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	60fb      	str	r3, [r7, #12]
}
 80079c0:	bf00      	nop
 80079c2:	bf00      	nop
 80079c4:	e7fd      	b.n	80079c2 <pvPortMalloc+0x176>
	return pvReturn;
 80079c6:	69fb      	ldr	r3, [r7, #28]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3728      	adds	r7, #40	@ 0x28
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	20005620 	.word	0x20005620
 80079d4:	20005634 	.word	0x20005634
 80079d8:	20005624 	.word	0x20005624
 80079dc:	20005618 	.word	0x20005618
 80079e0:	20005628 	.word	0x20005628
 80079e4:	2000562c 	.word	0x2000562c

080079e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b086      	sub	sp, #24
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d04f      	beq.n	8007a9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80079fa:	2308      	movs	r3, #8
 80079fc:	425b      	negs	r3, r3
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	4413      	add	r3, r2
 8007a02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	4b25      	ldr	r3, [pc, #148]	@ (8007aa4 <vPortFree+0xbc>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4013      	ands	r3, r2
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10b      	bne.n	8007a2e <vPortFree+0x46>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	60fb      	str	r3, [r7, #12]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00b      	beq.n	8007a4e <vPortFree+0x66>
	__asm volatile
 8007a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3a:	f383 8811 	msr	BASEPRI, r3
 8007a3e:	f3bf 8f6f 	isb	sy
 8007a42:	f3bf 8f4f 	dsb	sy
 8007a46:	60bb      	str	r3, [r7, #8]
}
 8007a48:	bf00      	nop
 8007a4a:	bf00      	nop
 8007a4c:	e7fd      	b.n	8007a4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	4b14      	ldr	r3, [pc, #80]	@ (8007aa4 <vPortFree+0xbc>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4013      	ands	r3, r2
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d01e      	beq.n	8007a9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d11a      	bne.n	8007a9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	4b0e      	ldr	r3, [pc, #56]	@ (8007aa4 <vPortFree+0xbc>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	43db      	mvns	r3, r3
 8007a6e:	401a      	ands	r2, r3
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a74:	f7fe fc72 	bl	800635c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	685a      	ldr	r2, [r3, #4]
 8007a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8007aa8 <vPortFree+0xc0>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4413      	add	r3, r2
 8007a82:	4a09      	ldr	r2, [pc, #36]	@ (8007aa8 <vPortFree+0xc0>)
 8007a84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a86:	6938      	ldr	r0, [r7, #16]
 8007a88:	f000 f874 	bl	8007b74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007a8c:	4b07      	ldr	r3, [pc, #28]	@ (8007aac <vPortFree+0xc4>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	3301      	adds	r3, #1
 8007a92:	4a06      	ldr	r2, [pc, #24]	@ (8007aac <vPortFree+0xc4>)
 8007a94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007a96:	f7fe fc6f 	bl	8006378 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a9a:	bf00      	nop
 8007a9c:	3718      	adds	r7, #24
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	20005634 	.word	0x20005634
 8007aa8:	20005624 	.word	0x20005624
 8007aac:	20005630 	.word	0x20005630

08007ab0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b085      	sub	sp, #20
 8007ab4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007ab6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007aba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007abc:	4b27      	ldr	r3, [pc, #156]	@ (8007b5c <prvHeapInit+0xac>)
 8007abe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f003 0307 	and.w	r3, r3, #7
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00c      	beq.n	8007ae4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	3307      	adds	r3, #7
 8007ace:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0307 	bic.w	r3, r3, #7
 8007ad6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	4a1f      	ldr	r2, [pc, #124]	@ (8007b5c <prvHeapInit+0xac>)
 8007ae0:	4413      	add	r3, r2
 8007ae2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b60 <prvHeapInit+0xb0>)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007aee:	4b1c      	ldr	r3, [pc, #112]	@ (8007b60 <prvHeapInit+0xb0>)
 8007af0:	2200      	movs	r2, #0
 8007af2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	4413      	add	r3, r2
 8007afa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007afc:	2208      	movs	r2, #8
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	1a9b      	subs	r3, r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0307 	bic.w	r3, r3, #7
 8007b0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	4a15      	ldr	r2, [pc, #84]	@ (8007b64 <prvHeapInit+0xb4>)
 8007b10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007b12:	4b14      	ldr	r3, [pc, #80]	@ (8007b64 <prvHeapInit+0xb4>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2200      	movs	r2, #0
 8007b18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007b1a:	4b12      	ldr	r3, [pc, #72]	@ (8007b64 <prvHeapInit+0xb4>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	1ad2      	subs	r2, r2, r3
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007b30:	4b0c      	ldr	r3, [pc, #48]	@ (8007b64 <prvHeapInit+0xb4>)
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8007b68 <prvHeapInit+0xb8>)
 8007b3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	4a09      	ldr	r2, [pc, #36]	@ (8007b6c <prvHeapInit+0xbc>)
 8007b46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007b48:	4b09      	ldr	r3, [pc, #36]	@ (8007b70 <prvHeapInit+0xc0>)
 8007b4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007b4e:	601a      	str	r2, [r3, #0]
}
 8007b50:	bf00      	nop
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr
 8007b5c:	20001a18 	.word	0x20001a18
 8007b60:	20005618 	.word	0x20005618
 8007b64:	20005620 	.word	0x20005620
 8007b68:	20005628 	.word	0x20005628
 8007b6c:	20005624 	.word	0x20005624
 8007b70:	20005634 	.word	0x20005634

08007b74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b7c:	4b28      	ldr	r3, [pc, #160]	@ (8007c20 <prvInsertBlockIntoFreeList+0xac>)
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	e002      	b.n	8007b88 <prvInsertBlockIntoFreeList+0x14>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	60fb      	str	r3, [r7, #12]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d8f7      	bhi.n	8007b82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d108      	bne.n	8007bb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	685a      	ldr	r2, [r3, #4]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	441a      	add	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	68ba      	ldr	r2, [r7, #8]
 8007bc0:	441a      	add	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d118      	bne.n	8007bfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	4b15      	ldr	r3, [pc, #84]	@ (8007c24 <prvInsertBlockIntoFreeList+0xb0>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d00d      	beq.n	8007bf2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	441a      	add	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	601a      	str	r2, [r3, #0]
 8007bf0:	e008      	b.n	8007c04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8007c24 <prvInsertBlockIntoFreeList+0xb0>)
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	601a      	str	r2, [r3, #0]
 8007bfa:	e003      	b.n	8007c04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d002      	beq.n	8007c12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c12:	bf00      	nop
 8007c14:	3714      	adds	r7, #20
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	20005618 	.word	0x20005618
 8007c24:	20005620 	.word	0x20005620

08007c28 <memset>:
 8007c28:	4402      	add	r2, r0
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d100      	bne.n	8007c32 <memset+0xa>
 8007c30:	4770      	bx	lr
 8007c32:	f803 1b01 	strb.w	r1, [r3], #1
 8007c36:	e7f9      	b.n	8007c2c <memset+0x4>

08007c38 <__libc_init_array>:
 8007c38:	b570      	push	{r4, r5, r6, lr}
 8007c3a:	4d0d      	ldr	r5, [pc, #52]	@ (8007c70 <__libc_init_array+0x38>)
 8007c3c:	4c0d      	ldr	r4, [pc, #52]	@ (8007c74 <__libc_init_array+0x3c>)
 8007c3e:	1b64      	subs	r4, r4, r5
 8007c40:	10a4      	asrs	r4, r4, #2
 8007c42:	2600      	movs	r6, #0
 8007c44:	42a6      	cmp	r6, r4
 8007c46:	d109      	bne.n	8007c5c <__libc_init_array+0x24>
 8007c48:	4d0b      	ldr	r5, [pc, #44]	@ (8007c78 <__libc_init_array+0x40>)
 8007c4a:	4c0c      	ldr	r4, [pc, #48]	@ (8007c7c <__libc_init_array+0x44>)
 8007c4c:	f001 f84c 	bl	8008ce8 <_init>
 8007c50:	1b64      	subs	r4, r4, r5
 8007c52:	10a4      	asrs	r4, r4, #2
 8007c54:	2600      	movs	r6, #0
 8007c56:	42a6      	cmp	r6, r4
 8007c58:	d105      	bne.n	8007c66 <__libc_init_array+0x2e>
 8007c5a:	bd70      	pop	{r4, r5, r6, pc}
 8007c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c60:	4798      	blx	r3
 8007c62:	3601      	adds	r6, #1
 8007c64:	e7ee      	b.n	8007c44 <__libc_init_array+0xc>
 8007c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c6a:	4798      	blx	r3
 8007c6c:	3601      	adds	r6, #1
 8007c6e:	e7f2      	b.n	8007c56 <__libc_init_array+0x1e>
 8007c70:	080091e8 	.word	0x080091e8
 8007c74:	080091e8 	.word	0x080091e8
 8007c78:	080091e8 	.word	0x080091e8
 8007c7c:	080091ec 	.word	0x080091ec

08007c80 <memcpy>:
 8007c80:	440a      	add	r2, r1
 8007c82:	4291      	cmp	r1, r2
 8007c84:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c88:	d100      	bne.n	8007c8c <memcpy+0xc>
 8007c8a:	4770      	bx	lr
 8007c8c:	b510      	push	{r4, lr}
 8007c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c96:	4291      	cmp	r1, r2
 8007c98:	d1f9      	bne.n	8007c8e <memcpy+0xe>
 8007c9a:	bd10      	pop	{r4, pc}
 8007c9c:	0000      	movs	r0, r0
	...

08007ca0 <sin>:
 8007ca0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ca2:	ec53 2b10 	vmov	r2, r3, d0
 8007ca6:	4826      	ldr	r0, [pc, #152]	@ (8007d40 <sin+0xa0>)
 8007ca8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007cac:	4281      	cmp	r1, r0
 8007cae:	d807      	bhi.n	8007cc0 <sin+0x20>
 8007cb0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007d38 <sin+0x98>
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	b005      	add	sp, #20
 8007cb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cbc:	f000 b90c 	b.w	8007ed8 <__kernel_sin>
 8007cc0:	4820      	ldr	r0, [pc, #128]	@ (8007d44 <sin+0xa4>)
 8007cc2:	4281      	cmp	r1, r0
 8007cc4:	d908      	bls.n	8007cd8 <sin+0x38>
 8007cc6:	4610      	mov	r0, r2
 8007cc8:	4619      	mov	r1, r3
 8007cca:	f7f8 fa95 	bl	80001f8 <__aeabi_dsub>
 8007cce:	ec41 0b10 	vmov	d0, r0, r1
 8007cd2:	b005      	add	sp, #20
 8007cd4:	f85d fb04 	ldr.w	pc, [sp], #4
 8007cd8:	4668      	mov	r0, sp
 8007cda:	f000 f9b9 	bl	8008050 <__ieee754_rem_pio2>
 8007cde:	f000 0003 	and.w	r0, r0, #3
 8007ce2:	2801      	cmp	r0, #1
 8007ce4:	d00c      	beq.n	8007d00 <sin+0x60>
 8007ce6:	2802      	cmp	r0, #2
 8007ce8:	d011      	beq.n	8007d0e <sin+0x6e>
 8007cea:	b9e8      	cbnz	r0, 8007d28 <sin+0x88>
 8007cec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007cf0:	ed9d 0b00 	vldr	d0, [sp]
 8007cf4:	2001      	movs	r0, #1
 8007cf6:	f000 f8ef 	bl	8007ed8 <__kernel_sin>
 8007cfa:	ec51 0b10 	vmov	r0, r1, d0
 8007cfe:	e7e6      	b.n	8007cce <sin+0x2e>
 8007d00:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d04:	ed9d 0b00 	vldr	d0, [sp]
 8007d08:	f000 f81e 	bl	8007d48 <__kernel_cos>
 8007d0c:	e7f5      	b.n	8007cfa <sin+0x5a>
 8007d0e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d12:	ed9d 0b00 	vldr	d0, [sp]
 8007d16:	2001      	movs	r0, #1
 8007d18:	f000 f8de 	bl	8007ed8 <__kernel_sin>
 8007d1c:	ec53 2b10 	vmov	r2, r3, d0
 8007d20:	4610      	mov	r0, r2
 8007d22:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007d26:	e7d2      	b.n	8007cce <sin+0x2e>
 8007d28:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d2c:	ed9d 0b00 	vldr	d0, [sp]
 8007d30:	f000 f80a 	bl	8007d48 <__kernel_cos>
 8007d34:	e7f2      	b.n	8007d1c <sin+0x7c>
 8007d36:	bf00      	nop
	...
 8007d40:	3fe921fb 	.word	0x3fe921fb
 8007d44:	7fefffff 	.word	0x7fefffff

08007d48 <__kernel_cos>:
 8007d48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4c:	ec57 6b10 	vmov	r6, r7, d0
 8007d50:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007d54:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007d58:	ed8d 1b00 	vstr	d1, [sp]
 8007d5c:	d206      	bcs.n	8007d6c <__kernel_cos+0x24>
 8007d5e:	4630      	mov	r0, r6
 8007d60:	4639      	mov	r1, r7
 8007d62:	f7f8 fe9b 	bl	8000a9c <__aeabi_d2iz>
 8007d66:	2800      	cmp	r0, #0
 8007d68:	f000 8088 	beq.w	8007e7c <__kernel_cos+0x134>
 8007d6c:	4632      	mov	r2, r6
 8007d6e:	463b      	mov	r3, r7
 8007d70:	4630      	mov	r0, r6
 8007d72:	4639      	mov	r1, r7
 8007d74:	f7f8 fbf8 	bl	8000568 <__aeabi_dmul>
 8007d78:	4b51      	ldr	r3, [pc, #324]	@ (8007ec0 <__kernel_cos+0x178>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	4604      	mov	r4, r0
 8007d7e:	460d      	mov	r5, r1
 8007d80:	f7f8 fbf2 	bl	8000568 <__aeabi_dmul>
 8007d84:	a340      	add	r3, pc, #256	@ (adr r3, 8007e88 <__kernel_cos+0x140>)
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	4682      	mov	sl, r0
 8007d8c:	468b      	mov	fp, r1
 8007d8e:	4620      	mov	r0, r4
 8007d90:	4629      	mov	r1, r5
 8007d92:	f7f8 fbe9 	bl	8000568 <__aeabi_dmul>
 8007d96:	a33e      	add	r3, pc, #248	@ (adr r3, 8007e90 <__kernel_cos+0x148>)
 8007d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9c:	f7f8 fa2e 	bl	80001fc <__adddf3>
 8007da0:	4622      	mov	r2, r4
 8007da2:	462b      	mov	r3, r5
 8007da4:	f7f8 fbe0 	bl	8000568 <__aeabi_dmul>
 8007da8:	a33b      	add	r3, pc, #236	@ (adr r3, 8007e98 <__kernel_cos+0x150>)
 8007daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dae:	f7f8 fa23 	bl	80001f8 <__aeabi_dsub>
 8007db2:	4622      	mov	r2, r4
 8007db4:	462b      	mov	r3, r5
 8007db6:	f7f8 fbd7 	bl	8000568 <__aeabi_dmul>
 8007dba:	a339      	add	r3, pc, #228	@ (adr r3, 8007ea0 <__kernel_cos+0x158>)
 8007dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc0:	f7f8 fa1c 	bl	80001fc <__adddf3>
 8007dc4:	4622      	mov	r2, r4
 8007dc6:	462b      	mov	r3, r5
 8007dc8:	f7f8 fbce 	bl	8000568 <__aeabi_dmul>
 8007dcc:	a336      	add	r3, pc, #216	@ (adr r3, 8007ea8 <__kernel_cos+0x160>)
 8007dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd2:	f7f8 fa11 	bl	80001f8 <__aeabi_dsub>
 8007dd6:	4622      	mov	r2, r4
 8007dd8:	462b      	mov	r3, r5
 8007dda:	f7f8 fbc5 	bl	8000568 <__aeabi_dmul>
 8007dde:	a334      	add	r3, pc, #208	@ (adr r3, 8007eb0 <__kernel_cos+0x168>)
 8007de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de4:	f7f8 fa0a 	bl	80001fc <__adddf3>
 8007de8:	4622      	mov	r2, r4
 8007dea:	462b      	mov	r3, r5
 8007dec:	f7f8 fbbc 	bl	8000568 <__aeabi_dmul>
 8007df0:	4622      	mov	r2, r4
 8007df2:	462b      	mov	r3, r5
 8007df4:	f7f8 fbb8 	bl	8000568 <__aeabi_dmul>
 8007df8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	460d      	mov	r5, r1
 8007e00:	4630      	mov	r0, r6
 8007e02:	4639      	mov	r1, r7
 8007e04:	f7f8 fbb0 	bl	8000568 <__aeabi_dmul>
 8007e08:	460b      	mov	r3, r1
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	4629      	mov	r1, r5
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f7f8 f9f2 	bl	80001f8 <__aeabi_dsub>
 8007e14:	4b2b      	ldr	r3, [pc, #172]	@ (8007ec4 <__kernel_cos+0x17c>)
 8007e16:	4598      	cmp	r8, r3
 8007e18:	4606      	mov	r6, r0
 8007e1a:	460f      	mov	r7, r1
 8007e1c:	d810      	bhi.n	8007e40 <__kernel_cos+0xf8>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	460b      	mov	r3, r1
 8007e22:	4650      	mov	r0, sl
 8007e24:	4659      	mov	r1, fp
 8007e26:	f7f8 f9e7 	bl	80001f8 <__aeabi_dsub>
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	4926      	ldr	r1, [pc, #152]	@ (8007ec8 <__kernel_cos+0x180>)
 8007e2e:	4602      	mov	r2, r0
 8007e30:	2000      	movs	r0, #0
 8007e32:	f7f8 f9e1 	bl	80001f8 <__aeabi_dsub>
 8007e36:	ec41 0b10 	vmov	d0, r0, r1
 8007e3a:	b003      	add	sp, #12
 8007e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e40:	4b22      	ldr	r3, [pc, #136]	@ (8007ecc <__kernel_cos+0x184>)
 8007e42:	4921      	ldr	r1, [pc, #132]	@ (8007ec8 <__kernel_cos+0x180>)
 8007e44:	4598      	cmp	r8, r3
 8007e46:	bf8c      	ite	hi
 8007e48:	4d21      	ldrhi	r5, [pc, #132]	@ (8007ed0 <__kernel_cos+0x188>)
 8007e4a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007e4e:	2400      	movs	r4, #0
 8007e50:	4622      	mov	r2, r4
 8007e52:	462b      	mov	r3, r5
 8007e54:	2000      	movs	r0, #0
 8007e56:	f7f8 f9cf 	bl	80001f8 <__aeabi_dsub>
 8007e5a:	4622      	mov	r2, r4
 8007e5c:	4680      	mov	r8, r0
 8007e5e:	4689      	mov	r9, r1
 8007e60:	462b      	mov	r3, r5
 8007e62:	4650      	mov	r0, sl
 8007e64:	4659      	mov	r1, fp
 8007e66:	f7f8 f9c7 	bl	80001f8 <__aeabi_dsub>
 8007e6a:	4632      	mov	r2, r6
 8007e6c:	463b      	mov	r3, r7
 8007e6e:	f7f8 f9c3 	bl	80001f8 <__aeabi_dsub>
 8007e72:	4602      	mov	r2, r0
 8007e74:	460b      	mov	r3, r1
 8007e76:	4640      	mov	r0, r8
 8007e78:	4649      	mov	r1, r9
 8007e7a:	e7da      	b.n	8007e32 <__kernel_cos+0xea>
 8007e7c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007eb8 <__kernel_cos+0x170>
 8007e80:	e7db      	b.n	8007e3a <__kernel_cos+0xf2>
 8007e82:	bf00      	nop
 8007e84:	f3af 8000 	nop.w
 8007e88:	be8838d4 	.word	0xbe8838d4
 8007e8c:	bda8fae9 	.word	0xbda8fae9
 8007e90:	bdb4b1c4 	.word	0xbdb4b1c4
 8007e94:	3e21ee9e 	.word	0x3e21ee9e
 8007e98:	809c52ad 	.word	0x809c52ad
 8007e9c:	3e927e4f 	.word	0x3e927e4f
 8007ea0:	19cb1590 	.word	0x19cb1590
 8007ea4:	3efa01a0 	.word	0x3efa01a0
 8007ea8:	16c15177 	.word	0x16c15177
 8007eac:	3f56c16c 	.word	0x3f56c16c
 8007eb0:	5555554c 	.word	0x5555554c
 8007eb4:	3fa55555 	.word	0x3fa55555
 8007eb8:	00000000 	.word	0x00000000
 8007ebc:	3ff00000 	.word	0x3ff00000
 8007ec0:	3fe00000 	.word	0x3fe00000
 8007ec4:	3fd33332 	.word	0x3fd33332
 8007ec8:	3ff00000 	.word	0x3ff00000
 8007ecc:	3fe90000 	.word	0x3fe90000
 8007ed0:	3fd20000 	.word	0x3fd20000
 8007ed4:	00000000 	.word	0x00000000

08007ed8 <__kernel_sin>:
 8007ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007edc:	ec55 4b10 	vmov	r4, r5, d0
 8007ee0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007ee4:	b085      	sub	sp, #20
 8007ee6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8007eea:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007eee:	4680      	mov	r8, r0
 8007ef0:	d205      	bcs.n	8007efe <__kernel_sin+0x26>
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	4629      	mov	r1, r5
 8007ef6:	f7f8 fdd1 	bl	8000a9c <__aeabi_d2iz>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d052      	beq.n	8007fa4 <__kernel_sin+0xcc>
 8007efe:	4622      	mov	r2, r4
 8007f00:	462b      	mov	r3, r5
 8007f02:	4620      	mov	r0, r4
 8007f04:	4629      	mov	r1, r5
 8007f06:	f7f8 fb2f 	bl	8000568 <__aeabi_dmul>
 8007f0a:	4682      	mov	sl, r0
 8007f0c:	468b      	mov	fp, r1
 8007f0e:	4602      	mov	r2, r0
 8007f10:	460b      	mov	r3, r1
 8007f12:	4620      	mov	r0, r4
 8007f14:	4629      	mov	r1, r5
 8007f16:	f7f8 fb27 	bl	8000568 <__aeabi_dmul>
 8007f1a:	a342      	add	r3, pc, #264	@ (adr r3, 8008024 <__kernel_sin+0x14c>)
 8007f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f20:	e9cd 0100 	strd	r0, r1, [sp]
 8007f24:	4650      	mov	r0, sl
 8007f26:	4659      	mov	r1, fp
 8007f28:	f7f8 fb1e 	bl	8000568 <__aeabi_dmul>
 8007f2c:	a33f      	add	r3, pc, #252	@ (adr r3, 800802c <__kernel_sin+0x154>)
 8007f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f32:	f7f8 f961 	bl	80001f8 <__aeabi_dsub>
 8007f36:	4652      	mov	r2, sl
 8007f38:	465b      	mov	r3, fp
 8007f3a:	f7f8 fb15 	bl	8000568 <__aeabi_dmul>
 8007f3e:	a33d      	add	r3, pc, #244	@ (adr r3, 8008034 <__kernel_sin+0x15c>)
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	f7f8 f95a 	bl	80001fc <__adddf3>
 8007f48:	4652      	mov	r2, sl
 8007f4a:	465b      	mov	r3, fp
 8007f4c:	f7f8 fb0c 	bl	8000568 <__aeabi_dmul>
 8007f50:	a33a      	add	r3, pc, #232	@ (adr r3, 800803c <__kernel_sin+0x164>)
 8007f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f56:	f7f8 f94f 	bl	80001f8 <__aeabi_dsub>
 8007f5a:	4652      	mov	r2, sl
 8007f5c:	465b      	mov	r3, fp
 8007f5e:	f7f8 fb03 	bl	8000568 <__aeabi_dmul>
 8007f62:	a338      	add	r3, pc, #224	@ (adr r3, 8008044 <__kernel_sin+0x16c>)
 8007f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f68:	f7f8 f948 	bl	80001fc <__adddf3>
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	460f      	mov	r7, r1
 8007f70:	f1b8 0f00 	cmp.w	r8, #0
 8007f74:	d11b      	bne.n	8007fae <__kernel_sin+0xd6>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	4650      	mov	r0, sl
 8007f7c:	4659      	mov	r1, fp
 8007f7e:	f7f8 faf3 	bl	8000568 <__aeabi_dmul>
 8007f82:	a325      	add	r3, pc, #148	@ (adr r3, 8008018 <__kernel_sin+0x140>)
 8007f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f88:	f7f8 f936 	bl	80001f8 <__aeabi_dsub>
 8007f8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f90:	f7f8 faea 	bl	8000568 <__aeabi_dmul>
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	4620      	mov	r0, r4
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	f7f8 f92e 	bl	80001fc <__adddf3>
 8007fa0:	4604      	mov	r4, r0
 8007fa2:	460d      	mov	r5, r1
 8007fa4:	ec45 4b10 	vmov	d0, r4, r5
 8007fa8:	b005      	add	sp, #20
 8007faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8008020 <__kernel_sin+0x148>)
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f7f8 fad7 	bl	8000568 <__aeabi_dmul>
 8007fba:	4632      	mov	r2, r6
 8007fbc:	4680      	mov	r8, r0
 8007fbe:	4689      	mov	r9, r1
 8007fc0:	463b      	mov	r3, r7
 8007fc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fc6:	f7f8 facf 	bl	8000568 <__aeabi_dmul>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	4640      	mov	r0, r8
 8007fd0:	4649      	mov	r1, r9
 8007fd2:	f7f8 f911 	bl	80001f8 <__aeabi_dsub>
 8007fd6:	4652      	mov	r2, sl
 8007fd8:	465b      	mov	r3, fp
 8007fda:	f7f8 fac5 	bl	8000568 <__aeabi_dmul>
 8007fde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fe2:	f7f8 f909 	bl	80001f8 <__aeabi_dsub>
 8007fe6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008018 <__kernel_sin+0x140>)
 8007fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fec:	4606      	mov	r6, r0
 8007fee:	460f      	mov	r7, r1
 8007ff0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ff4:	f7f8 fab8 	bl	8000568 <__aeabi_dmul>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	4639      	mov	r1, r7
 8008000:	f7f8 f8fc 	bl	80001fc <__adddf3>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4620      	mov	r0, r4
 800800a:	4629      	mov	r1, r5
 800800c:	f7f8 f8f4 	bl	80001f8 <__aeabi_dsub>
 8008010:	e7c6      	b.n	8007fa0 <__kernel_sin+0xc8>
 8008012:	bf00      	nop
 8008014:	f3af 8000 	nop.w
 8008018:	55555549 	.word	0x55555549
 800801c:	3fc55555 	.word	0x3fc55555
 8008020:	3fe00000 	.word	0x3fe00000
 8008024:	5acfd57c 	.word	0x5acfd57c
 8008028:	3de5d93a 	.word	0x3de5d93a
 800802c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008030:	3e5ae5e6 	.word	0x3e5ae5e6
 8008034:	57b1fe7d 	.word	0x57b1fe7d
 8008038:	3ec71de3 	.word	0x3ec71de3
 800803c:	19c161d5 	.word	0x19c161d5
 8008040:	3f2a01a0 	.word	0x3f2a01a0
 8008044:	1110f8a6 	.word	0x1110f8a6
 8008048:	3f811111 	.word	0x3f811111
 800804c:	00000000 	.word	0x00000000

08008050 <__ieee754_rem_pio2>:
 8008050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008054:	ec57 6b10 	vmov	r6, r7, d0
 8008058:	4bc5      	ldr	r3, [pc, #788]	@ (8008370 <__ieee754_rem_pio2+0x320>)
 800805a:	b08d      	sub	sp, #52	@ 0x34
 800805c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008060:	4598      	cmp	r8, r3
 8008062:	4604      	mov	r4, r0
 8008064:	9704      	str	r7, [sp, #16]
 8008066:	d807      	bhi.n	8008078 <__ieee754_rem_pio2+0x28>
 8008068:	2200      	movs	r2, #0
 800806a:	2300      	movs	r3, #0
 800806c:	ed80 0b00 	vstr	d0, [r0]
 8008070:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008074:	2500      	movs	r5, #0
 8008076:	e028      	b.n	80080ca <__ieee754_rem_pio2+0x7a>
 8008078:	4bbe      	ldr	r3, [pc, #760]	@ (8008374 <__ieee754_rem_pio2+0x324>)
 800807a:	4598      	cmp	r8, r3
 800807c:	d878      	bhi.n	8008170 <__ieee754_rem_pio2+0x120>
 800807e:	9b04      	ldr	r3, [sp, #16]
 8008080:	4dbd      	ldr	r5, [pc, #756]	@ (8008378 <__ieee754_rem_pio2+0x328>)
 8008082:	2b00      	cmp	r3, #0
 8008084:	4630      	mov	r0, r6
 8008086:	a3ac      	add	r3, pc, #688	@ (adr r3, 8008338 <__ieee754_rem_pio2+0x2e8>)
 8008088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808c:	4639      	mov	r1, r7
 800808e:	dd38      	ble.n	8008102 <__ieee754_rem_pio2+0xb2>
 8008090:	f7f8 f8b2 	bl	80001f8 <__aeabi_dsub>
 8008094:	45a8      	cmp	r8, r5
 8008096:	4606      	mov	r6, r0
 8008098:	460f      	mov	r7, r1
 800809a:	d01a      	beq.n	80080d2 <__ieee754_rem_pio2+0x82>
 800809c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8008340 <__ieee754_rem_pio2+0x2f0>)
 800809e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a2:	f7f8 f8a9 	bl	80001f8 <__aeabi_dsub>
 80080a6:	4602      	mov	r2, r0
 80080a8:	460b      	mov	r3, r1
 80080aa:	4680      	mov	r8, r0
 80080ac:	4689      	mov	r9, r1
 80080ae:	4630      	mov	r0, r6
 80080b0:	4639      	mov	r1, r7
 80080b2:	f7f8 f8a1 	bl	80001f8 <__aeabi_dsub>
 80080b6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8008340 <__ieee754_rem_pio2+0x2f0>)
 80080b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080bc:	f7f8 f89c 	bl	80001f8 <__aeabi_dsub>
 80080c0:	e9c4 8900 	strd	r8, r9, [r4]
 80080c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80080c8:	2501      	movs	r5, #1
 80080ca:	4628      	mov	r0, r5
 80080cc:	b00d      	add	sp, #52	@ 0x34
 80080ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d2:	a39d      	add	r3, pc, #628	@ (adr r3, 8008348 <__ieee754_rem_pio2+0x2f8>)
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	f7f8 f88e 	bl	80001f8 <__aeabi_dsub>
 80080dc:	a39c      	add	r3, pc, #624	@ (adr r3, 8008350 <__ieee754_rem_pio2+0x300>)
 80080de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e2:	4606      	mov	r6, r0
 80080e4:	460f      	mov	r7, r1
 80080e6:	f7f8 f887 	bl	80001f8 <__aeabi_dsub>
 80080ea:	4602      	mov	r2, r0
 80080ec:	460b      	mov	r3, r1
 80080ee:	4680      	mov	r8, r0
 80080f0:	4689      	mov	r9, r1
 80080f2:	4630      	mov	r0, r6
 80080f4:	4639      	mov	r1, r7
 80080f6:	f7f8 f87f 	bl	80001f8 <__aeabi_dsub>
 80080fa:	a395      	add	r3, pc, #596	@ (adr r3, 8008350 <__ieee754_rem_pio2+0x300>)
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	e7dc      	b.n	80080bc <__ieee754_rem_pio2+0x6c>
 8008102:	f7f8 f87b 	bl	80001fc <__adddf3>
 8008106:	45a8      	cmp	r8, r5
 8008108:	4606      	mov	r6, r0
 800810a:	460f      	mov	r7, r1
 800810c:	d018      	beq.n	8008140 <__ieee754_rem_pio2+0xf0>
 800810e:	a38c      	add	r3, pc, #560	@ (adr r3, 8008340 <__ieee754_rem_pio2+0x2f0>)
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	f7f8 f872 	bl	80001fc <__adddf3>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4680      	mov	r8, r0
 800811e:	4689      	mov	r9, r1
 8008120:	4630      	mov	r0, r6
 8008122:	4639      	mov	r1, r7
 8008124:	f7f8 f868 	bl	80001f8 <__aeabi_dsub>
 8008128:	a385      	add	r3, pc, #532	@ (adr r3, 8008340 <__ieee754_rem_pio2+0x2f0>)
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	f7f8 f865 	bl	80001fc <__adddf3>
 8008132:	f04f 35ff 	mov.w	r5, #4294967295
 8008136:	e9c4 8900 	strd	r8, r9, [r4]
 800813a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800813e:	e7c4      	b.n	80080ca <__ieee754_rem_pio2+0x7a>
 8008140:	a381      	add	r3, pc, #516	@ (adr r3, 8008348 <__ieee754_rem_pio2+0x2f8>)
 8008142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008146:	f7f8 f859 	bl	80001fc <__adddf3>
 800814a:	a381      	add	r3, pc, #516	@ (adr r3, 8008350 <__ieee754_rem_pio2+0x300>)
 800814c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008150:	4606      	mov	r6, r0
 8008152:	460f      	mov	r7, r1
 8008154:	f7f8 f852 	bl	80001fc <__adddf3>
 8008158:	4602      	mov	r2, r0
 800815a:	460b      	mov	r3, r1
 800815c:	4680      	mov	r8, r0
 800815e:	4689      	mov	r9, r1
 8008160:	4630      	mov	r0, r6
 8008162:	4639      	mov	r1, r7
 8008164:	f7f8 f848 	bl	80001f8 <__aeabi_dsub>
 8008168:	a379      	add	r3, pc, #484	@ (adr r3, 8008350 <__ieee754_rem_pio2+0x300>)
 800816a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816e:	e7de      	b.n	800812e <__ieee754_rem_pio2+0xde>
 8008170:	4b82      	ldr	r3, [pc, #520]	@ (800837c <__ieee754_rem_pio2+0x32c>)
 8008172:	4598      	cmp	r8, r3
 8008174:	f200 80d1 	bhi.w	800831a <__ieee754_rem_pio2+0x2ca>
 8008178:	f000 f966 	bl	8008448 <fabs>
 800817c:	ec57 6b10 	vmov	r6, r7, d0
 8008180:	a375      	add	r3, pc, #468	@ (adr r3, 8008358 <__ieee754_rem_pio2+0x308>)
 8008182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008186:	4630      	mov	r0, r6
 8008188:	4639      	mov	r1, r7
 800818a:	f7f8 f9ed 	bl	8000568 <__aeabi_dmul>
 800818e:	4b7c      	ldr	r3, [pc, #496]	@ (8008380 <__ieee754_rem_pio2+0x330>)
 8008190:	2200      	movs	r2, #0
 8008192:	f7f8 f833 	bl	80001fc <__adddf3>
 8008196:	f7f8 fc81 	bl	8000a9c <__aeabi_d2iz>
 800819a:	4605      	mov	r5, r0
 800819c:	f7f8 f97a 	bl	8000494 <__aeabi_i2d>
 80081a0:	4602      	mov	r2, r0
 80081a2:	460b      	mov	r3, r1
 80081a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081a8:	a363      	add	r3, pc, #396	@ (adr r3, 8008338 <__ieee754_rem_pio2+0x2e8>)
 80081aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ae:	f7f8 f9db 	bl	8000568 <__aeabi_dmul>
 80081b2:	4602      	mov	r2, r0
 80081b4:	460b      	mov	r3, r1
 80081b6:	4630      	mov	r0, r6
 80081b8:	4639      	mov	r1, r7
 80081ba:	f7f8 f81d 	bl	80001f8 <__aeabi_dsub>
 80081be:	a360      	add	r3, pc, #384	@ (adr r3, 8008340 <__ieee754_rem_pio2+0x2f0>)
 80081c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c4:	4682      	mov	sl, r0
 80081c6:	468b      	mov	fp, r1
 80081c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081cc:	f7f8 f9cc 	bl	8000568 <__aeabi_dmul>
 80081d0:	2d1f      	cmp	r5, #31
 80081d2:	4606      	mov	r6, r0
 80081d4:	460f      	mov	r7, r1
 80081d6:	dc0c      	bgt.n	80081f2 <__ieee754_rem_pio2+0x1a2>
 80081d8:	4b6a      	ldr	r3, [pc, #424]	@ (8008384 <__ieee754_rem_pio2+0x334>)
 80081da:	1e6a      	subs	r2, r5, #1
 80081dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e0:	4543      	cmp	r3, r8
 80081e2:	d006      	beq.n	80081f2 <__ieee754_rem_pio2+0x1a2>
 80081e4:	4632      	mov	r2, r6
 80081e6:	463b      	mov	r3, r7
 80081e8:	4650      	mov	r0, sl
 80081ea:	4659      	mov	r1, fp
 80081ec:	f7f8 f804 	bl	80001f8 <__aeabi_dsub>
 80081f0:	e00e      	b.n	8008210 <__ieee754_rem_pio2+0x1c0>
 80081f2:	463b      	mov	r3, r7
 80081f4:	4632      	mov	r2, r6
 80081f6:	4650      	mov	r0, sl
 80081f8:	4659      	mov	r1, fp
 80081fa:	f7f7 fffd 	bl	80001f8 <__aeabi_dsub>
 80081fe:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008202:	9305      	str	r3, [sp, #20]
 8008204:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008208:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800820c:	2b10      	cmp	r3, #16
 800820e:	dc02      	bgt.n	8008216 <__ieee754_rem_pio2+0x1c6>
 8008210:	e9c4 0100 	strd	r0, r1, [r4]
 8008214:	e039      	b.n	800828a <__ieee754_rem_pio2+0x23a>
 8008216:	a34c      	add	r3, pc, #304	@ (adr r3, 8008348 <__ieee754_rem_pio2+0x2f8>)
 8008218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008220:	f7f8 f9a2 	bl	8000568 <__aeabi_dmul>
 8008224:	4606      	mov	r6, r0
 8008226:	460f      	mov	r7, r1
 8008228:	4602      	mov	r2, r0
 800822a:	460b      	mov	r3, r1
 800822c:	4650      	mov	r0, sl
 800822e:	4659      	mov	r1, fp
 8008230:	f7f7 ffe2 	bl	80001f8 <__aeabi_dsub>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	4680      	mov	r8, r0
 800823a:	4689      	mov	r9, r1
 800823c:	4650      	mov	r0, sl
 800823e:	4659      	mov	r1, fp
 8008240:	f7f7 ffda 	bl	80001f8 <__aeabi_dsub>
 8008244:	4632      	mov	r2, r6
 8008246:	463b      	mov	r3, r7
 8008248:	f7f7 ffd6 	bl	80001f8 <__aeabi_dsub>
 800824c:	a340      	add	r3, pc, #256	@ (adr r3, 8008350 <__ieee754_rem_pio2+0x300>)
 800824e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008252:	4606      	mov	r6, r0
 8008254:	460f      	mov	r7, r1
 8008256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800825a:	f7f8 f985 	bl	8000568 <__aeabi_dmul>
 800825e:	4632      	mov	r2, r6
 8008260:	463b      	mov	r3, r7
 8008262:	f7f7 ffc9 	bl	80001f8 <__aeabi_dsub>
 8008266:	4602      	mov	r2, r0
 8008268:	460b      	mov	r3, r1
 800826a:	4606      	mov	r6, r0
 800826c:	460f      	mov	r7, r1
 800826e:	4640      	mov	r0, r8
 8008270:	4649      	mov	r1, r9
 8008272:	f7f7 ffc1 	bl	80001f8 <__aeabi_dsub>
 8008276:	9a05      	ldr	r2, [sp, #20]
 8008278:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800827c:	1ad3      	subs	r3, r2, r3
 800827e:	2b31      	cmp	r3, #49	@ 0x31
 8008280:	dc20      	bgt.n	80082c4 <__ieee754_rem_pio2+0x274>
 8008282:	e9c4 0100 	strd	r0, r1, [r4]
 8008286:	46c2      	mov	sl, r8
 8008288:	46cb      	mov	fp, r9
 800828a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800828e:	4650      	mov	r0, sl
 8008290:	4642      	mov	r2, r8
 8008292:	464b      	mov	r3, r9
 8008294:	4659      	mov	r1, fp
 8008296:	f7f7 ffaf 	bl	80001f8 <__aeabi_dsub>
 800829a:	463b      	mov	r3, r7
 800829c:	4632      	mov	r2, r6
 800829e:	f7f7 ffab 	bl	80001f8 <__aeabi_dsub>
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80082aa:	f6bf af0e 	bge.w	80080ca <__ieee754_rem_pio2+0x7a>
 80082ae:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80082b2:	6063      	str	r3, [r4, #4]
 80082b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80082b8:	f8c4 8000 	str.w	r8, [r4]
 80082bc:	60a0      	str	r0, [r4, #8]
 80082be:	60e3      	str	r3, [r4, #12]
 80082c0:	426d      	negs	r5, r5
 80082c2:	e702      	b.n	80080ca <__ieee754_rem_pio2+0x7a>
 80082c4:	a326      	add	r3, pc, #152	@ (adr r3, 8008360 <__ieee754_rem_pio2+0x310>)
 80082c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082ce:	f7f8 f94b 	bl	8000568 <__aeabi_dmul>
 80082d2:	4606      	mov	r6, r0
 80082d4:	460f      	mov	r7, r1
 80082d6:	4602      	mov	r2, r0
 80082d8:	460b      	mov	r3, r1
 80082da:	4640      	mov	r0, r8
 80082dc:	4649      	mov	r1, r9
 80082de:	f7f7 ff8b 	bl	80001f8 <__aeabi_dsub>
 80082e2:	4602      	mov	r2, r0
 80082e4:	460b      	mov	r3, r1
 80082e6:	4682      	mov	sl, r0
 80082e8:	468b      	mov	fp, r1
 80082ea:	4640      	mov	r0, r8
 80082ec:	4649      	mov	r1, r9
 80082ee:	f7f7 ff83 	bl	80001f8 <__aeabi_dsub>
 80082f2:	4632      	mov	r2, r6
 80082f4:	463b      	mov	r3, r7
 80082f6:	f7f7 ff7f 	bl	80001f8 <__aeabi_dsub>
 80082fa:	a31b      	add	r3, pc, #108	@ (adr r3, 8008368 <__ieee754_rem_pio2+0x318>)
 80082fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008300:	4606      	mov	r6, r0
 8008302:	460f      	mov	r7, r1
 8008304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008308:	f7f8 f92e 	bl	8000568 <__aeabi_dmul>
 800830c:	4632      	mov	r2, r6
 800830e:	463b      	mov	r3, r7
 8008310:	f7f7 ff72 	bl	80001f8 <__aeabi_dsub>
 8008314:	4606      	mov	r6, r0
 8008316:	460f      	mov	r7, r1
 8008318:	e764      	b.n	80081e4 <__ieee754_rem_pio2+0x194>
 800831a:	4b1b      	ldr	r3, [pc, #108]	@ (8008388 <__ieee754_rem_pio2+0x338>)
 800831c:	4598      	cmp	r8, r3
 800831e:	d935      	bls.n	800838c <__ieee754_rem_pio2+0x33c>
 8008320:	4632      	mov	r2, r6
 8008322:	463b      	mov	r3, r7
 8008324:	4630      	mov	r0, r6
 8008326:	4639      	mov	r1, r7
 8008328:	f7f7 ff66 	bl	80001f8 <__aeabi_dsub>
 800832c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008330:	e9c4 0100 	strd	r0, r1, [r4]
 8008334:	e69e      	b.n	8008074 <__ieee754_rem_pio2+0x24>
 8008336:	bf00      	nop
 8008338:	54400000 	.word	0x54400000
 800833c:	3ff921fb 	.word	0x3ff921fb
 8008340:	1a626331 	.word	0x1a626331
 8008344:	3dd0b461 	.word	0x3dd0b461
 8008348:	1a600000 	.word	0x1a600000
 800834c:	3dd0b461 	.word	0x3dd0b461
 8008350:	2e037073 	.word	0x2e037073
 8008354:	3ba3198a 	.word	0x3ba3198a
 8008358:	6dc9c883 	.word	0x6dc9c883
 800835c:	3fe45f30 	.word	0x3fe45f30
 8008360:	2e000000 	.word	0x2e000000
 8008364:	3ba3198a 	.word	0x3ba3198a
 8008368:	252049c1 	.word	0x252049c1
 800836c:	397b839a 	.word	0x397b839a
 8008370:	3fe921fb 	.word	0x3fe921fb
 8008374:	4002d97b 	.word	0x4002d97b
 8008378:	3ff921fb 	.word	0x3ff921fb
 800837c:	413921fb 	.word	0x413921fb
 8008380:	3fe00000 	.word	0x3fe00000
 8008384:	08009008 	.word	0x08009008
 8008388:	7fefffff 	.word	0x7fefffff
 800838c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8008390:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8008394:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008398:	4630      	mov	r0, r6
 800839a:	460f      	mov	r7, r1
 800839c:	f7f8 fb7e 	bl	8000a9c <__aeabi_d2iz>
 80083a0:	f7f8 f878 	bl	8000494 <__aeabi_i2d>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	4630      	mov	r0, r6
 80083aa:	4639      	mov	r1, r7
 80083ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80083b0:	f7f7 ff22 	bl	80001f8 <__aeabi_dsub>
 80083b4:	4b22      	ldr	r3, [pc, #136]	@ (8008440 <__ieee754_rem_pio2+0x3f0>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	f7f8 f8d6 	bl	8000568 <__aeabi_dmul>
 80083bc:	460f      	mov	r7, r1
 80083be:	4606      	mov	r6, r0
 80083c0:	f7f8 fb6c 	bl	8000a9c <__aeabi_d2iz>
 80083c4:	f7f8 f866 	bl	8000494 <__aeabi_i2d>
 80083c8:	4602      	mov	r2, r0
 80083ca:	460b      	mov	r3, r1
 80083cc:	4630      	mov	r0, r6
 80083ce:	4639      	mov	r1, r7
 80083d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80083d4:	f7f7 ff10 	bl	80001f8 <__aeabi_dsub>
 80083d8:	4b19      	ldr	r3, [pc, #100]	@ (8008440 <__ieee754_rem_pio2+0x3f0>)
 80083da:	2200      	movs	r2, #0
 80083dc:	f7f8 f8c4 	bl	8000568 <__aeabi_dmul>
 80083e0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80083e4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80083e8:	f04f 0803 	mov.w	r8, #3
 80083ec:	2600      	movs	r6, #0
 80083ee:	2700      	movs	r7, #0
 80083f0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80083f4:	4632      	mov	r2, r6
 80083f6:	463b      	mov	r3, r7
 80083f8:	46c2      	mov	sl, r8
 80083fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80083fe:	f7f8 fb1b 	bl	8000a38 <__aeabi_dcmpeq>
 8008402:	2800      	cmp	r0, #0
 8008404:	d1f4      	bne.n	80083f0 <__ieee754_rem_pio2+0x3a0>
 8008406:	4b0f      	ldr	r3, [pc, #60]	@ (8008444 <__ieee754_rem_pio2+0x3f4>)
 8008408:	9301      	str	r3, [sp, #4]
 800840a:	2302      	movs	r3, #2
 800840c:	9300      	str	r3, [sp, #0]
 800840e:	462a      	mov	r2, r5
 8008410:	4653      	mov	r3, sl
 8008412:	4621      	mov	r1, r4
 8008414:	a806      	add	r0, sp, #24
 8008416:	f000 f81f 	bl	8008458 <__kernel_rem_pio2>
 800841a:	9b04      	ldr	r3, [sp, #16]
 800841c:	2b00      	cmp	r3, #0
 800841e:	4605      	mov	r5, r0
 8008420:	f6bf ae53 	bge.w	80080ca <__ieee754_rem_pio2+0x7a>
 8008424:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008428:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800842c:	e9c4 2300 	strd	r2, r3, [r4]
 8008430:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8008434:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008438:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800843c:	e740      	b.n	80082c0 <__ieee754_rem_pio2+0x270>
 800843e:	bf00      	nop
 8008440:	41700000 	.word	0x41700000
 8008444:	08009088 	.word	0x08009088

08008448 <fabs>:
 8008448:	ec51 0b10 	vmov	r0, r1, d0
 800844c:	4602      	mov	r2, r0
 800844e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008452:	ec43 2b10 	vmov	d0, r2, r3
 8008456:	4770      	bx	lr

08008458 <__kernel_rem_pio2>:
 8008458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845c:	ed2d 8b02 	vpush	{d8}
 8008460:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8008464:	f112 0f14 	cmn.w	r2, #20
 8008468:	9306      	str	r3, [sp, #24]
 800846a:	9104      	str	r1, [sp, #16]
 800846c:	4bc2      	ldr	r3, [pc, #776]	@ (8008778 <__kernel_rem_pio2+0x320>)
 800846e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8008470:	9008      	str	r0, [sp, #32]
 8008472:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	9b06      	ldr	r3, [sp, #24]
 800847a:	f103 33ff 	add.w	r3, r3, #4294967295
 800847e:	bfa8      	it	ge
 8008480:	1ed4      	subge	r4, r2, #3
 8008482:	9305      	str	r3, [sp, #20]
 8008484:	bfb2      	itee	lt
 8008486:	2400      	movlt	r4, #0
 8008488:	2318      	movge	r3, #24
 800848a:	fb94 f4f3 	sdivge	r4, r4, r3
 800848e:	f06f 0317 	mvn.w	r3, #23
 8008492:	fb04 3303 	mla	r3, r4, r3, r3
 8008496:	eb03 0b02 	add.w	fp, r3, r2
 800849a:	9b00      	ldr	r3, [sp, #0]
 800849c:	9a05      	ldr	r2, [sp, #20]
 800849e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8008768 <__kernel_rem_pio2+0x310>
 80084a2:	eb03 0802 	add.w	r8, r3, r2
 80084a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80084a8:	1aa7      	subs	r7, r4, r2
 80084aa:	ae20      	add	r6, sp, #128	@ 0x80
 80084ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80084b0:	2500      	movs	r5, #0
 80084b2:	4545      	cmp	r5, r8
 80084b4:	dd12      	ble.n	80084dc <__kernel_rem_pio2+0x84>
 80084b6:	9b06      	ldr	r3, [sp, #24]
 80084b8:	aa20      	add	r2, sp, #128	@ 0x80
 80084ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80084be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80084c2:	2700      	movs	r7, #0
 80084c4:	9b00      	ldr	r3, [sp, #0]
 80084c6:	429f      	cmp	r7, r3
 80084c8:	dc2e      	bgt.n	8008528 <__kernel_rem_pio2+0xd0>
 80084ca:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8008768 <__kernel_rem_pio2+0x310>
 80084ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084d2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80084d6:	46a8      	mov	r8, r5
 80084d8:	2600      	movs	r6, #0
 80084da:	e01b      	b.n	8008514 <__kernel_rem_pio2+0xbc>
 80084dc:	42ef      	cmn	r7, r5
 80084de:	d407      	bmi.n	80084f0 <__kernel_rem_pio2+0x98>
 80084e0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80084e4:	f7f7 ffd6 	bl	8000494 <__aeabi_i2d>
 80084e8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80084ec:	3501      	adds	r5, #1
 80084ee:	e7e0      	b.n	80084b2 <__kernel_rem_pio2+0x5a>
 80084f0:	ec51 0b18 	vmov	r0, r1, d8
 80084f4:	e7f8      	b.n	80084e8 <__kernel_rem_pio2+0x90>
 80084f6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80084fa:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80084fe:	f7f8 f833 	bl	8000568 <__aeabi_dmul>
 8008502:	4602      	mov	r2, r0
 8008504:	460b      	mov	r3, r1
 8008506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800850a:	f7f7 fe77 	bl	80001fc <__adddf3>
 800850e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008512:	3601      	adds	r6, #1
 8008514:	9b05      	ldr	r3, [sp, #20]
 8008516:	429e      	cmp	r6, r3
 8008518:	dded      	ble.n	80084f6 <__kernel_rem_pio2+0x9e>
 800851a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800851e:	3701      	adds	r7, #1
 8008520:	ecaa 7b02 	vstmia	sl!, {d7}
 8008524:	3508      	adds	r5, #8
 8008526:	e7cd      	b.n	80084c4 <__kernel_rem_pio2+0x6c>
 8008528:	9b00      	ldr	r3, [sp, #0]
 800852a:	f8dd 8000 	ldr.w	r8, [sp]
 800852e:	aa0c      	add	r2, sp, #48	@ 0x30
 8008530:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008534:	930a      	str	r3, [sp, #40]	@ 0x28
 8008536:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008538:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800853c:	9309      	str	r3, [sp, #36]	@ 0x24
 800853e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8008542:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008544:	ab98      	add	r3, sp, #608	@ 0x260
 8008546:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800854a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800854e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008552:	ac0c      	add	r4, sp, #48	@ 0x30
 8008554:	ab70      	add	r3, sp, #448	@ 0x1c0
 8008556:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800855a:	46a1      	mov	r9, r4
 800855c:	46c2      	mov	sl, r8
 800855e:	f1ba 0f00 	cmp.w	sl, #0
 8008562:	dc77      	bgt.n	8008654 <__kernel_rem_pio2+0x1fc>
 8008564:	4658      	mov	r0, fp
 8008566:	ed9d 0b02 	vldr	d0, [sp, #8]
 800856a:	f000 fac5 	bl	8008af8 <scalbn>
 800856e:	ec57 6b10 	vmov	r6, r7, d0
 8008572:	2200      	movs	r2, #0
 8008574:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8008578:	4630      	mov	r0, r6
 800857a:	4639      	mov	r1, r7
 800857c:	f7f7 fff4 	bl	8000568 <__aeabi_dmul>
 8008580:	ec41 0b10 	vmov	d0, r0, r1
 8008584:	f000 fb34 	bl	8008bf0 <floor>
 8008588:	4b7c      	ldr	r3, [pc, #496]	@ (800877c <__kernel_rem_pio2+0x324>)
 800858a:	ec51 0b10 	vmov	r0, r1, d0
 800858e:	2200      	movs	r2, #0
 8008590:	f7f7 ffea 	bl	8000568 <__aeabi_dmul>
 8008594:	4602      	mov	r2, r0
 8008596:	460b      	mov	r3, r1
 8008598:	4630      	mov	r0, r6
 800859a:	4639      	mov	r1, r7
 800859c:	f7f7 fe2c 	bl	80001f8 <__aeabi_dsub>
 80085a0:	460f      	mov	r7, r1
 80085a2:	4606      	mov	r6, r0
 80085a4:	f7f8 fa7a 	bl	8000a9c <__aeabi_d2iz>
 80085a8:	9002      	str	r0, [sp, #8]
 80085aa:	f7f7 ff73 	bl	8000494 <__aeabi_i2d>
 80085ae:	4602      	mov	r2, r0
 80085b0:	460b      	mov	r3, r1
 80085b2:	4630      	mov	r0, r6
 80085b4:	4639      	mov	r1, r7
 80085b6:	f7f7 fe1f 	bl	80001f8 <__aeabi_dsub>
 80085ba:	f1bb 0f00 	cmp.w	fp, #0
 80085be:	4606      	mov	r6, r0
 80085c0:	460f      	mov	r7, r1
 80085c2:	dd6c      	ble.n	800869e <__kernel_rem_pio2+0x246>
 80085c4:	f108 31ff 	add.w	r1, r8, #4294967295
 80085c8:	ab0c      	add	r3, sp, #48	@ 0x30
 80085ca:	9d02      	ldr	r5, [sp, #8]
 80085cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085d0:	f1cb 0018 	rsb	r0, fp, #24
 80085d4:	fa43 f200 	asr.w	r2, r3, r0
 80085d8:	4415      	add	r5, r2
 80085da:	4082      	lsls	r2, r0
 80085dc:	1a9b      	subs	r3, r3, r2
 80085de:	aa0c      	add	r2, sp, #48	@ 0x30
 80085e0:	9502      	str	r5, [sp, #8]
 80085e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80085e6:	f1cb 0217 	rsb	r2, fp, #23
 80085ea:	fa43 f902 	asr.w	r9, r3, r2
 80085ee:	f1b9 0f00 	cmp.w	r9, #0
 80085f2:	dd64      	ble.n	80086be <__kernel_rem_pio2+0x266>
 80085f4:	9b02      	ldr	r3, [sp, #8]
 80085f6:	2200      	movs	r2, #0
 80085f8:	3301      	adds	r3, #1
 80085fa:	9302      	str	r3, [sp, #8]
 80085fc:	4615      	mov	r5, r2
 80085fe:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8008602:	4590      	cmp	r8, r2
 8008604:	f300 80a1 	bgt.w	800874a <__kernel_rem_pio2+0x2f2>
 8008608:	f1bb 0f00 	cmp.w	fp, #0
 800860c:	dd07      	ble.n	800861e <__kernel_rem_pio2+0x1c6>
 800860e:	f1bb 0f01 	cmp.w	fp, #1
 8008612:	f000 80c1 	beq.w	8008798 <__kernel_rem_pio2+0x340>
 8008616:	f1bb 0f02 	cmp.w	fp, #2
 800861a:	f000 80c8 	beq.w	80087ae <__kernel_rem_pio2+0x356>
 800861e:	f1b9 0f02 	cmp.w	r9, #2
 8008622:	d14c      	bne.n	80086be <__kernel_rem_pio2+0x266>
 8008624:	4632      	mov	r2, r6
 8008626:	463b      	mov	r3, r7
 8008628:	4955      	ldr	r1, [pc, #340]	@ (8008780 <__kernel_rem_pio2+0x328>)
 800862a:	2000      	movs	r0, #0
 800862c:	f7f7 fde4 	bl	80001f8 <__aeabi_dsub>
 8008630:	4606      	mov	r6, r0
 8008632:	460f      	mov	r7, r1
 8008634:	2d00      	cmp	r5, #0
 8008636:	d042      	beq.n	80086be <__kernel_rem_pio2+0x266>
 8008638:	4658      	mov	r0, fp
 800863a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8008770 <__kernel_rem_pio2+0x318>
 800863e:	f000 fa5b 	bl	8008af8 <scalbn>
 8008642:	4630      	mov	r0, r6
 8008644:	4639      	mov	r1, r7
 8008646:	ec53 2b10 	vmov	r2, r3, d0
 800864a:	f7f7 fdd5 	bl	80001f8 <__aeabi_dsub>
 800864e:	4606      	mov	r6, r0
 8008650:	460f      	mov	r7, r1
 8008652:	e034      	b.n	80086be <__kernel_rem_pio2+0x266>
 8008654:	4b4b      	ldr	r3, [pc, #300]	@ (8008784 <__kernel_rem_pio2+0x32c>)
 8008656:	2200      	movs	r2, #0
 8008658:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800865c:	f7f7 ff84 	bl	8000568 <__aeabi_dmul>
 8008660:	f7f8 fa1c 	bl	8000a9c <__aeabi_d2iz>
 8008664:	f7f7 ff16 	bl	8000494 <__aeabi_i2d>
 8008668:	4b47      	ldr	r3, [pc, #284]	@ (8008788 <__kernel_rem_pio2+0x330>)
 800866a:	2200      	movs	r2, #0
 800866c:	4606      	mov	r6, r0
 800866e:	460f      	mov	r7, r1
 8008670:	f7f7 ff7a 	bl	8000568 <__aeabi_dmul>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800867c:	f7f7 fdbc 	bl	80001f8 <__aeabi_dsub>
 8008680:	f7f8 fa0c 	bl	8000a9c <__aeabi_d2iz>
 8008684:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008688:	f849 0b04 	str.w	r0, [r9], #4
 800868c:	4639      	mov	r1, r7
 800868e:	4630      	mov	r0, r6
 8008690:	f7f7 fdb4 	bl	80001fc <__adddf3>
 8008694:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008698:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800869c:	e75f      	b.n	800855e <__kernel_rem_pio2+0x106>
 800869e:	d107      	bne.n	80086b0 <__kernel_rem_pio2+0x258>
 80086a0:	f108 33ff 	add.w	r3, r8, #4294967295
 80086a4:	aa0c      	add	r2, sp, #48	@ 0x30
 80086a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086aa:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80086ae:	e79e      	b.n	80085ee <__kernel_rem_pio2+0x196>
 80086b0:	4b36      	ldr	r3, [pc, #216]	@ (800878c <__kernel_rem_pio2+0x334>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	f7f8 f9de 	bl	8000a74 <__aeabi_dcmpge>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d143      	bne.n	8008744 <__kernel_rem_pio2+0x2ec>
 80086bc:	4681      	mov	r9, r0
 80086be:	2200      	movs	r2, #0
 80086c0:	2300      	movs	r3, #0
 80086c2:	4630      	mov	r0, r6
 80086c4:	4639      	mov	r1, r7
 80086c6:	f7f8 f9b7 	bl	8000a38 <__aeabi_dcmpeq>
 80086ca:	2800      	cmp	r0, #0
 80086cc:	f000 80c1 	beq.w	8008852 <__kernel_rem_pio2+0x3fa>
 80086d0:	f108 33ff 	add.w	r3, r8, #4294967295
 80086d4:	2200      	movs	r2, #0
 80086d6:	9900      	ldr	r1, [sp, #0]
 80086d8:	428b      	cmp	r3, r1
 80086da:	da70      	bge.n	80087be <__kernel_rem_pio2+0x366>
 80086dc:	2a00      	cmp	r2, #0
 80086de:	f000 808b 	beq.w	80087f8 <__kernel_rem_pio2+0x3a0>
 80086e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80086e6:	ab0c      	add	r3, sp, #48	@ 0x30
 80086e8:	f1ab 0b18 	sub.w	fp, fp, #24
 80086ec:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d0f6      	beq.n	80086e2 <__kernel_rem_pio2+0x28a>
 80086f4:	4658      	mov	r0, fp
 80086f6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8008770 <__kernel_rem_pio2+0x318>
 80086fa:	f000 f9fd 	bl	8008af8 <scalbn>
 80086fe:	f108 0301 	add.w	r3, r8, #1
 8008702:	00da      	lsls	r2, r3, #3
 8008704:	9205      	str	r2, [sp, #20]
 8008706:	ec55 4b10 	vmov	r4, r5, d0
 800870a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800870c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8008784 <__kernel_rem_pio2+0x32c>
 8008710:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8008714:	4646      	mov	r6, r8
 8008716:	f04f 0a00 	mov.w	sl, #0
 800871a:	2e00      	cmp	r6, #0
 800871c:	f280 80d1 	bge.w	80088c2 <__kernel_rem_pio2+0x46a>
 8008720:	4644      	mov	r4, r8
 8008722:	2c00      	cmp	r4, #0
 8008724:	f2c0 80ff 	blt.w	8008926 <__kernel_rem_pio2+0x4ce>
 8008728:	4b19      	ldr	r3, [pc, #100]	@ (8008790 <__kernel_rem_pio2+0x338>)
 800872a:	461f      	mov	r7, r3
 800872c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800872e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008732:	9306      	str	r3, [sp, #24]
 8008734:	f04f 0a00 	mov.w	sl, #0
 8008738:	f04f 0b00 	mov.w	fp, #0
 800873c:	2600      	movs	r6, #0
 800873e:	eba8 0504 	sub.w	r5, r8, r4
 8008742:	e0e4      	b.n	800890e <__kernel_rem_pio2+0x4b6>
 8008744:	f04f 0902 	mov.w	r9, #2
 8008748:	e754      	b.n	80085f4 <__kernel_rem_pio2+0x19c>
 800874a:	f854 3b04 	ldr.w	r3, [r4], #4
 800874e:	bb0d      	cbnz	r5, 8008794 <__kernel_rem_pio2+0x33c>
 8008750:	b123      	cbz	r3, 800875c <__kernel_rem_pio2+0x304>
 8008752:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8008756:	f844 3c04 	str.w	r3, [r4, #-4]
 800875a:	2301      	movs	r3, #1
 800875c:	3201      	adds	r2, #1
 800875e:	461d      	mov	r5, r3
 8008760:	e74f      	b.n	8008602 <__kernel_rem_pio2+0x1aa>
 8008762:	bf00      	nop
 8008764:	f3af 8000 	nop.w
	...
 8008774:	3ff00000 	.word	0x3ff00000
 8008778:	080091d0 	.word	0x080091d0
 800877c:	40200000 	.word	0x40200000
 8008780:	3ff00000 	.word	0x3ff00000
 8008784:	3e700000 	.word	0x3e700000
 8008788:	41700000 	.word	0x41700000
 800878c:	3fe00000 	.word	0x3fe00000
 8008790:	08009190 	.word	0x08009190
 8008794:	1acb      	subs	r3, r1, r3
 8008796:	e7de      	b.n	8008756 <__kernel_rem_pio2+0x2fe>
 8008798:	f108 32ff 	add.w	r2, r8, #4294967295
 800879c:	ab0c      	add	r3, sp, #48	@ 0x30
 800879e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80087a6:	a90c      	add	r1, sp, #48	@ 0x30
 80087a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80087ac:	e737      	b.n	800861e <__kernel_rem_pio2+0x1c6>
 80087ae:	f108 32ff 	add.w	r2, r8, #4294967295
 80087b2:	ab0c      	add	r3, sp, #48	@ 0x30
 80087b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80087bc:	e7f3      	b.n	80087a6 <__kernel_rem_pio2+0x34e>
 80087be:	a90c      	add	r1, sp, #48	@ 0x30
 80087c0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80087c4:	3b01      	subs	r3, #1
 80087c6:	430a      	orrs	r2, r1
 80087c8:	e785      	b.n	80086d6 <__kernel_rem_pio2+0x27e>
 80087ca:	3401      	adds	r4, #1
 80087cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80087d0:	2a00      	cmp	r2, #0
 80087d2:	d0fa      	beq.n	80087ca <__kernel_rem_pio2+0x372>
 80087d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80087da:	eb0d 0503 	add.w	r5, sp, r3
 80087de:	9b06      	ldr	r3, [sp, #24]
 80087e0:	aa20      	add	r2, sp, #128	@ 0x80
 80087e2:	4443      	add	r3, r8
 80087e4:	f108 0701 	add.w	r7, r8, #1
 80087e8:	3d98      	subs	r5, #152	@ 0x98
 80087ea:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80087ee:	4444      	add	r4, r8
 80087f0:	42bc      	cmp	r4, r7
 80087f2:	da04      	bge.n	80087fe <__kernel_rem_pio2+0x3a6>
 80087f4:	46a0      	mov	r8, r4
 80087f6:	e6a2      	b.n	800853e <__kernel_rem_pio2+0xe6>
 80087f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087fa:	2401      	movs	r4, #1
 80087fc:	e7e6      	b.n	80087cc <__kernel_rem_pio2+0x374>
 80087fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008800:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008804:	f7f7 fe46 	bl	8000494 <__aeabi_i2d>
 8008808:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8008ac8 <__kernel_rem_pio2+0x670>
 800880c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008810:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008814:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008818:	46b2      	mov	sl, r6
 800881a:	f04f 0800 	mov.w	r8, #0
 800881e:	9b05      	ldr	r3, [sp, #20]
 8008820:	4598      	cmp	r8, r3
 8008822:	dd05      	ble.n	8008830 <__kernel_rem_pio2+0x3d8>
 8008824:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008828:	3701      	adds	r7, #1
 800882a:	eca5 7b02 	vstmia	r5!, {d7}
 800882e:	e7df      	b.n	80087f0 <__kernel_rem_pio2+0x398>
 8008830:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8008834:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008838:	f7f7 fe96 	bl	8000568 <__aeabi_dmul>
 800883c:	4602      	mov	r2, r0
 800883e:	460b      	mov	r3, r1
 8008840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008844:	f7f7 fcda 	bl	80001fc <__adddf3>
 8008848:	f108 0801 	add.w	r8, r8, #1
 800884c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008850:	e7e5      	b.n	800881e <__kernel_rem_pio2+0x3c6>
 8008852:	f1cb 0000 	rsb	r0, fp, #0
 8008856:	ec47 6b10 	vmov	d0, r6, r7
 800885a:	f000 f94d 	bl	8008af8 <scalbn>
 800885e:	ec55 4b10 	vmov	r4, r5, d0
 8008862:	4b9b      	ldr	r3, [pc, #620]	@ (8008ad0 <__kernel_rem_pio2+0x678>)
 8008864:	2200      	movs	r2, #0
 8008866:	4620      	mov	r0, r4
 8008868:	4629      	mov	r1, r5
 800886a:	f7f8 f903 	bl	8000a74 <__aeabi_dcmpge>
 800886e:	b300      	cbz	r0, 80088b2 <__kernel_rem_pio2+0x45a>
 8008870:	4b98      	ldr	r3, [pc, #608]	@ (8008ad4 <__kernel_rem_pio2+0x67c>)
 8008872:	2200      	movs	r2, #0
 8008874:	4620      	mov	r0, r4
 8008876:	4629      	mov	r1, r5
 8008878:	f7f7 fe76 	bl	8000568 <__aeabi_dmul>
 800887c:	f7f8 f90e 	bl	8000a9c <__aeabi_d2iz>
 8008880:	4606      	mov	r6, r0
 8008882:	f7f7 fe07 	bl	8000494 <__aeabi_i2d>
 8008886:	4b92      	ldr	r3, [pc, #584]	@ (8008ad0 <__kernel_rem_pio2+0x678>)
 8008888:	2200      	movs	r2, #0
 800888a:	f7f7 fe6d 	bl	8000568 <__aeabi_dmul>
 800888e:	460b      	mov	r3, r1
 8008890:	4602      	mov	r2, r0
 8008892:	4629      	mov	r1, r5
 8008894:	4620      	mov	r0, r4
 8008896:	f7f7 fcaf 	bl	80001f8 <__aeabi_dsub>
 800889a:	f7f8 f8ff 	bl	8000a9c <__aeabi_d2iz>
 800889e:	ab0c      	add	r3, sp, #48	@ 0x30
 80088a0:	f10b 0b18 	add.w	fp, fp, #24
 80088a4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80088a8:	f108 0801 	add.w	r8, r8, #1
 80088ac:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80088b0:	e720      	b.n	80086f4 <__kernel_rem_pio2+0x29c>
 80088b2:	4620      	mov	r0, r4
 80088b4:	4629      	mov	r1, r5
 80088b6:	f7f8 f8f1 	bl	8000a9c <__aeabi_d2iz>
 80088ba:	ab0c      	add	r3, sp, #48	@ 0x30
 80088bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80088c0:	e718      	b.n	80086f4 <__kernel_rem_pio2+0x29c>
 80088c2:	ab0c      	add	r3, sp, #48	@ 0x30
 80088c4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80088c8:	f7f7 fde4 	bl	8000494 <__aeabi_i2d>
 80088cc:	4622      	mov	r2, r4
 80088ce:	462b      	mov	r3, r5
 80088d0:	f7f7 fe4a 	bl	8000568 <__aeabi_dmul>
 80088d4:	4652      	mov	r2, sl
 80088d6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80088da:	465b      	mov	r3, fp
 80088dc:	4620      	mov	r0, r4
 80088de:	4629      	mov	r1, r5
 80088e0:	f7f7 fe42 	bl	8000568 <__aeabi_dmul>
 80088e4:	3e01      	subs	r6, #1
 80088e6:	4604      	mov	r4, r0
 80088e8:	460d      	mov	r5, r1
 80088ea:	e716      	b.n	800871a <__kernel_rem_pio2+0x2c2>
 80088ec:	9906      	ldr	r1, [sp, #24]
 80088ee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80088f2:	9106      	str	r1, [sp, #24]
 80088f4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80088f8:	f7f7 fe36 	bl	8000568 <__aeabi_dmul>
 80088fc:	4602      	mov	r2, r0
 80088fe:	460b      	mov	r3, r1
 8008900:	4650      	mov	r0, sl
 8008902:	4659      	mov	r1, fp
 8008904:	f7f7 fc7a 	bl	80001fc <__adddf3>
 8008908:	3601      	adds	r6, #1
 800890a:	4682      	mov	sl, r0
 800890c:	468b      	mov	fp, r1
 800890e:	9b00      	ldr	r3, [sp, #0]
 8008910:	429e      	cmp	r6, r3
 8008912:	dc01      	bgt.n	8008918 <__kernel_rem_pio2+0x4c0>
 8008914:	42ae      	cmp	r6, r5
 8008916:	dde9      	ble.n	80088ec <__kernel_rem_pio2+0x494>
 8008918:	ab48      	add	r3, sp, #288	@ 0x120
 800891a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800891e:	e9c5 ab00 	strd	sl, fp, [r5]
 8008922:	3c01      	subs	r4, #1
 8008924:	e6fd      	b.n	8008722 <__kernel_rem_pio2+0x2ca>
 8008926:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008928:	2b02      	cmp	r3, #2
 800892a:	dc0b      	bgt.n	8008944 <__kernel_rem_pio2+0x4ec>
 800892c:	2b00      	cmp	r3, #0
 800892e:	dc35      	bgt.n	800899c <__kernel_rem_pio2+0x544>
 8008930:	d059      	beq.n	80089e6 <__kernel_rem_pio2+0x58e>
 8008932:	9b02      	ldr	r3, [sp, #8]
 8008934:	f003 0007 	and.w	r0, r3, #7
 8008938:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800893c:	ecbd 8b02 	vpop	{d8}
 8008940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008944:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008946:	2b03      	cmp	r3, #3
 8008948:	d1f3      	bne.n	8008932 <__kernel_rem_pio2+0x4da>
 800894a:	9b05      	ldr	r3, [sp, #20]
 800894c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008950:	eb0d 0403 	add.w	r4, sp, r3
 8008954:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008958:	4625      	mov	r5, r4
 800895a:	46c2      	mov	sl, r8
 800895c:	f1ba 0f00 	cmp.w	sl, #0
 8008960:	dc69      	bgt.n	8008a36 <__kernel_rem_pio2+0x5de>
 8008962:	4645      	mov	r5, r8
 8008964:	2d01      	cmp	r5, #1
 8008966:	f300 8087 	bgt.w	8008a78 <__kernel_rem_pio2+0x620>
 800896a:	9c05      	ldr	r4, [sp, #20]
 800896c:	ab48      	add	r3, sp, #288	@ 0x120
 800896e:	441c      	add	r4, r3
 8008970:	2000      	movs	r0, #0
 8008972:	2100      	movs	r1, #0
 8008974:	f1b8 0f01 	cmp.w	r8, #1
 8008978:	f300 809c 	bgt.w	8008ab4 <__kernel_rem_pio2+0x65c>
 800897c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8008980:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8008984:	f1b9 0f00 	cmp.w	r9, #0
 8008988:	f040 80a6 	bne.w	8008ad8 <__kernel_rem_pio2+0x680>
 800898c:	9b04      	ldr	r3, [sp, #16]
 800898e:	e9c3 5600 	strd	r5, r6, [r3]
 8008992:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8008996:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800899a:	e7ca      	b.n	8008932 <__kernel_rem_pio2+0x4da>
 800899c:	9d05      	ldr	r5, [sp, #20]
 800899e:	ab48      	add	r3, sp, #288	@ 0x120
 80089a0:	441d      	add	r5, r3
 80089a2:	4644      	mov	r4, r8
 80089a4:	2000      	movs	r0, #0
 80089a6:	2100      	movs	r1, #0
 80089a8:	2c00      	cmp	r4, #0
 80089aa:	da35      	bge.n	8008a18 <__kernel_rem_pio2+0x5c0>
 80089ac:	f1b9 0f00 	cmp.w	r9, #0
 80089b0:	d038      	beq.n	8008a24 <__kernel_rem_pio2+0x5cc>
 80089b2:	4602      	mov	r2, r0
 80089b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80089b8:	9c04      	ldr	r4, [sp, #16]
 80089ba:	e9c4 2300 	strd	r2, r3, [r4]
 80089be:	4602      	mov	r2, r0
 80089c0:	460b      	mov	r3, r1
 80089c2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80089c6:	f7f7 fc17 	bl	80001f8 <__aeabi_dsub>
 80089ca:	ad4a      	add	r5, sp, #296	@ 0x128
 80089cc:	2401      	movs	r4, #1
 80089ce:	45a0      	cmp	r8, r4
 80089d0:	da2b      	bge.n	8008a2a <__kernel_rem_pio2+0x5d2>
 80089d2:	f1b9 0f00 	cmp.w	r9, #0
 80089d6:	d002      	beq.n	80089de <__kernel_rem_pio2+0x586>
 80089d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80089dc:	4619      	mov	r1, r3
 80089de:	9b04      	ldr	r3, [sp, #16]
 80089e0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80089e4:	e7a5      	b.n	8008932 <__kernel_rem_pio2+0x4da>
 80089e6:	9c05      	ldr	r4, [sp, #20]
 80089e8:	ab48      	add	r3, sp, #288	@ 0x120
 80089ea:	441c      	add	r4, r3
 80089ec:	2000      	movs	r0, #0
 80089ee:	2100      	movs	r1, #0
 80089f0:	f1b8 0f00 	cmp.w	r8, #0
 80089f4:	da09      	bge.n	8008a0a <__kernel_rem_pio2+0x5b2>
 80089f6:	f1b9 0f00 	cmp.w	r9, #0
 80089fa:	d002      	beq.n	8008a02 <__kernel_rem_pio2+0x5aa>
 80089fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008a00:	4619      	mov	r1, r3
 8008a02:	9b04      	ldr	r3, [sp, #16]
 8008a04:	e9c3 0100 	strd	r0, r1, [r3]
 8008a08:	e793      	b.n	8008932 <__kernel_rem_pio2+0x4da>
 8008a0a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008a0e:	f7f7 fbf5 	bl	80001fc <__adddf3>
 8008a12:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a16:	e7eb      	b.n	80089f0 <__kernel_rem_pio2+0x598>
 8008a18:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008a1c:	f7f7 fbee 	bl	80001fc <__adddf3>
 8008a20:	3c01      	subs	r4, #1
 8008a22:	e7c1      	b.n	80089a8 <__kernel_rem_pio2+0x550>
 8008a24:	4602      	mov	r2, r0
 8008a26:	460b      	mov	r3, r1
 8008a28:	e7c6      	b.n	80089b8 <__kernel_rem_pio2+0x560>
 8008a2a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008a2e:	f7f7 fbe5 	bl	80001fc <__adddf3>
 8008a32:	3401      	adds	r4, #1
 8008a34:	e7cb      	b.n	80089ce <__kernel_rem_pio2+0x576>
 8008a36:	ed35 7b02 	vldmdb	r5!, {d7}
 8008a3a:	ed8d 7b00 	vstr	d7, [sp]
 8008a3e:	ed95 7b02 	vldr	d7, [r5, #8]
 8008a42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a46:	ec53 2b17 	vmov	r2, r3, d7
 8008a4a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008a4e:	f7f7 fbd5 	bl	80001fc <__adddf3>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	4606      	mov	r6, r0
 8008a58:	460f      	mov	r7, r1
 8008a5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a5e:	f7f7 fbcb 	bl	80001f8 <__aeabi_dsub>
 8008a62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a66:	f7f7 fbc9 	bl	80001fc <__adddf3>
 8008a6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a6e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8008a72:	e9c5 6700 	strd	r6, r7, [r5]
 8008a76:	e771      	b.n	800895c <__kernel_rem_pio2+0x504>
 8008a78:	ed34 7b02 	vldmdb	r4!, {d7}
 8008a7c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008a80:	ec51 0b17 	vmov	r0, r1, d7
 8008a84:	4652      	mov	r2, sl
 8008a86:	465b      	mov	r3, fp
 8008a88:	ed8d 7b00 	vstr	d7, [sp]
 8008a8c:	f7f7 fbb6 	bl	80001fc <__adddf3>
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	4606      	mov	r6, r0
 8008a96:	460f      	mov	r7, r1
 8008a98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a9c:	f7f7 fbac 	bl	80001f8 <__aeabi_dsub>
 8008aa0:	4652      	mov	r2, sl
 8008aa2:	465b      	mov	r3, fp
 8008aa4:	f7f7 fbaa 	bl	80001fc <__adddf3>
 8008aa8:	3d01      	subs	r5, #1
 8008aaa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008aae:	e9c4 6700 	strd	r6, r7, [r4]
 8008ab2:	e757      	b.n	8008964 <__kernel_rem_pio2+0x50c>
 8008ab4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008ab8:	f7f7 fba0 	bl	80001fc <__adddf3>
 8008abc:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ac0:	e758      	b.n	8008974 <__kernel_rem_pio2+0x51c>
 8008ac2:	bf00      	nop
 8008ac4:	f3af 8000 	nop.w
	...
 8008ad0:	41700000 	.word	0x41700000
 8008ad4:	3e700000 	.word	0x3e700000
 8008ad8:	9b04      	ldr	r3, [sp, #16]
 8008ada:	9a04      	ldr	r2, [sp, #16]
 8008adc:	601d      	str	r5, [r3, #0]
 8008ade:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8008ae2:	605c      	str	r4, [r3, #4]
 8008ae4:	609f      	str	r7, [r3, #8]
 8008ae6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8008aea:	60d3      	str	r3, [r2, #12]
 8008aec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008af0:	6110      	str	r0, [r2, #16]
 8008af2:	6153      	str	r3, [r2, #20]
 8008af4:	e71d      	b.n	8008932 <__kernel_rem_pio2+0x4da>
 8008af6:	bf00      	nop

08008af8 <scalbn>:
 8008af8:	b570      	push	{r4, r5, r6, lr}
 8008afa:	ec55 4b10 	vmov	r4, r5, d0
 8008afe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008b02:	4606      	mov	r6, r0
 8008b04:	462b      	mov	r3, r5
 8008b06:	b991      	cbnz	r1, 8008b2e <scalbn+0x36>
 8008b08:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008b0c:	4323      	orrs	r3, r4
 8008b0e:	d03b      	beq.n	8008b88 <scalbn+0x90>
 8008b10:	4b33      	ldr	r3, [pc, #204]	@ (8008be0 <scalbn+0xe8>)
 8008b12:	4620      	mov	r0, r4
 8008b14:	4629      	mov	r1, r5
 8008b16:	2200      	movs	r2, #0
 8008b18:	f7f7 fd26 	bl	8000568 <__aeabi_dmul>
 8008b1c:	4b31      	ldr	r3, [pc, #196]	@ (8008be4 <scalbn+0xec>)
 8008b1e:	429e      	cmp	r6, r3
 8008b20:	4604      	mov	r4, r0
 8008b22:	460d      	mov	r5, r1
 8008b24:	da0f      	bge.n	8008b46 <scalbn+0x4e>
 8008b26:	a326      	add	r3, pc, #152	@ (adr r3, 8008bc0 <scalbn+0xc8>)
 8008b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2c:	e01e      	b.n	8008b6c <scalbn+0x74>
 8008b2e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8008b32:	4291      	cmp	r1, r2
 8008b34:	d10b      	bne.n	8008b4e <scalbn+0x56>
 8008b36:	4622      	mov	r2, r4
 8008b38:	4620      	mov	r0, r4
 8008b3a:	4629      	mov	r1, r5
 8008b3c:	f7f7 fb5e 	bl	80001fc <__adddf3>
 8008b40:	4604      	mov	r4, r0
 8008b42:	460d      	mov	r5, r1
 8008b44:	e020      	b.n	8008b88 <scalbn+0x90>
 8008b46:	460b      	mov	r3, r1
 8008b48:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008b4c:	3936      	subs	r1, #54	@ 0x36
 8008b4e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8008b52:	4296      	cmp	r6, r2
 8008b54:	dd0d      	ble.n	8008b72 <scalbn+0x7a>
 8008b56:	2d00      	cmp	r5, #0
 8008b58:	a11b      	add	r1, pc, #108	@ (adr r1, 8008bc8 <scalbn+0xd0>)
 8008b5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b5e:	da02      	bge.n	8008b66 <scalbn+0x6e>
 8008b60:	a11b      	add	r1, pc, #108	@ (adr r1, 8008bd0 <scalbn+0xd8>)
 8008b62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b66:	a318      	add	r3, pc, #96	@ (adr r3, 8008bc8 <scalbn+0xd0>)
 8008b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6c:	f7f7 fcfc 	bl	8000568 <__aeabi_dmul>
 8008b70:	e7e6      	b.n	8008b40 <scalbn+0x48>
 8008b72:	1872      	adds	r2, r6, r1
 8008b74:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008b78:	428a      	cmp	r2, r1
 8008b7a:	dcec      	bgt.n	8008b56 <scalbn+0x5e>
 8008b7c:	2a00      	cmp	r2, #0
 8008b7e:	dd06      	ble.n	8008b8e <scalbn+0x96>
 8008b80:	f36f 531e 	bfc	r3, #20, #11
 8008b84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008b88:	ec45 4b10 	vmov	d0, r4, r5
 8008b8c:	bd70      	pop	{r4, r5, r6, pc}
 8008b8e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8008b92:	da08      	bge.n	8008ba6 <scalbn+0xae>
 8008b94:	2d00      	cmp	r5, #0
 8008b96:	a10a      	add	r1, pc, #40	@ (adr r1, 8008bc0 <scalbn+0xc8>)
 8008b98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b9c:	dac3      	bge.n	8008b26 <scalbn+0x2e>
 8008b9e:	a10e      	add	r1, pc, #56	@ (adr r1, 8008bd8 <scalbn+0xe0>)
 8008ba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ba4:	e7bf      	b.n	8008b26 <scalbn+0x2e>
 8008ba6:	3236      	adds	r2, #54	@ 0x36
 8008ba8:	f36f 531e 	bfc	r3, #20, #11
 8008bac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008be8 <scalbn+0xf0>)
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	e7d8      	b.n	8008b6c <scalbn+0x74>
 8008bba:	bf00      	nop
 8008bbc:	f3af 8000 	nop.w
 8008bc0:	c2f8f359 	.word	0xc2f8f359
 8008bc4:	01a56e1f 	.word	0x01a56e1f
 8008bc8:	8800759c 	.word	0x8800759c
 8008bcc:	7e37e43c 	.word	0x7e37e43c
 8008bd0:	8800759c 	.word	0x8800759c
 8008bd4:	fe37e43c 	.word	0xfe37e43c
 8008bd8:	c2f8f359 	.word	0xc2f8f359
 8008bdc:	81a56e1f 	.word	0x81a56e1f
 8008be0:	43500000 	.word	0x43500000
 8008be4:	ffff3cb0 	.word	0xffff3cb0
 8008be8:	3c900000 	.word	0x3c900000
 8008bec:	00000000 	.word	0x00000000

08008bf0 <floor>:
 8008bf0:	ec51 0b10 	vmov	r0, r1, d0
 8008bf4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bfc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008c00:	2e13      	cmp	r6, #19
 8008c02:	460c      	mov	r4, r1
 8008c04:	4605      	mov	r5, r0
 8008c06:	4680      	mov	r8, r0
 8008c08:	dc34      	bgt.n	8008c74 <floor+0x84>
 8008c0a:	2e00      	cmp	r6, #0
 8008c0c:	da17      	bge.n	8008c3e <floor+0x4e>
 8008c0e:	a332      	add	r3, pc, #200	@ (adr r3, 8008cd8 <floor+0xe8>)
 8008c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c14:	f7f7 faf2 	bl	80001fc <__adddf3>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	f7f7 ff34 	bl	8000a88 <__aeabi_dcmpgt>
 8008c20:	b150      	cbz	r0, 8008c38 <floor+0x48>
 8008c22:	2c00      	cmp	r4, #0
 8008c24:	da55      	bge.n	8008cd2 <floor+0xe2>
 8008c26:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008c2a:	432c      	orrs	r4, r5
 8008c2c:	2500      	movs	r5, #0
 8008c2e:	42ac      	cmp	r4, r5
 8008c30:	4c2b      	ldr	r4, [pc, #172]	@ (8008ce0 <floor+0xf0>)
 8008c32:	bf08      	it	eq
 8008c34:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008c38:	4621      	mov	r1, r4
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	e023      	b.n	8008c86 <floor+0x96>
 8008c3e:	4f29      	ldr	r7, [pc, #164]	@ (8008ce4 <floor+0xf4>)
 8008c40:	4137      	asrs	r7, r6
 8008c42:	ea01 0307 	and.w	r3, r1, r7
 8008c46:	4303      	orrs	r3, r0
 8008c48:	d01d      	beq.n	8008c86 <floor+0x96>
 8008c4a:	a323      	add	r3, pc, #140	@ (adr r3, 8008cd8 <floor+0xe8>)
 8008c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c50:	f7f7 fad4 	bl	80001fc <__adddf3>
 8008c54:	2200      	movs	r2, #0
 8008c56:	2300      	movs	r3, #0
 8008c58:	f7f7 ff16 	bl	8000a88 <__aeabi_dcmpgt>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d0eb      	beq.n	8008c38 <floor+0x48>
 8008c60:	2c00      	cmp	r4, #0
 8008c62:	bfbe      	ittt	lt
 8008c64:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008c68:	4133      	asrlt	r3, r6
 8008c6a:	18e4      	addlt	r4, r4, r3
 8008c6c:	ea24 0407 	bic.w	r4, r4, r7
 8008c70:	2500      	movs	r5, #0
 8008c72:	e7e1      	b.n	8008c38 <floor+0x48>
 8008c74:	2e33      	cmp	r6, #51	@ 0x33
 8008c76:	dd0a      	ble.n	8008c8e <floor+0x9e>
 8008c78:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8008c7c:	d103      	bne.n	8008c86 <floor+0x96>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	460b      	mov	r3, r1
 8008c82:	f7f7 fabb 	bl	80001fc <__adddf3>
 8008c86:	ec41 0b10 	vmov	d0, r0, r1
 8008c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c8e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8008c92:	f04f 37ff 	mov.w	r7, #4294967295
 8008c96:	40df      	lsrs	r7, r3
 8008c98:	4207      	tst	r7, r0
 8008c9a:	d0f4      	beq.n	8008c86 <floor+0x96>
 8008c9c:	a30e      	add	r3, pc, #56	@ (adr r3, 8008cd8 <floor+0xe8>)
 8008c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca2:	f7f7 faab 	bl	80001fc <__adddf3>
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f7f7 feed 	bl	8000a88 <__aeabi_dcmpgt>
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	d0c2      	beq.n	8008c38 <floor+0x48>
 8008cb2:	2c00      	cmp	r4, #0
 8008cb4:	da0a      	bge.n	8008ccc <floor+0xdc>
 8008cb6:	2e14      	cmp	r6, #20
 8008cb8:	d101      	bne.n	8008cbe <floor+0xce>
 8008cba:	3401      	adds	r4, #1
 8008cbc:	e006      	b.n	8008ccc <floor+0xdc>
 8008cbe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	40b3      	lsls	r3, r6
 8008cc6:	441d      	add	r5, r3
 8008cc8:	4545      	cmp	r5, r8
 8008cca:	d3f6      	bcc.n	8008cba <floor+0xca>
 8008ccc:	ea25 0507 	bic.w	r5, r5, r7
 8008cd0:	e7b2      	b.n	8008c38 <floor+0x48>
 8008cd2:	2500      	movs	r5, #0
 8008cd4:	462c      	mov	r4, r5
 8008cd6:	e7af      	b.n	8008c38 <floor+0x48>
 8008cd8:	8800759c 	.word	0x8800759c
 8008cdc:	7e37e43c 	.word	0x7e37e43c
 8008ce0:	bff00000 	.word	0xbff00000
 8008ce4:	000fffff 	.word	0x000fffff

08008ce8 <_init>:
 8008ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cea:	bf00      	nop
 8008cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cee:	bc08      	pop	{r3}
 8008cf0:	469e      	mov	lr, r3
 8008cf2:	4770      	bx	lr

08008cf4 <_fini>:
 8008cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf6:	bf00      	nop
 8008cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cfa:	bc08      	pop	{r3}
 8008cfc:	469e      	mov	lr, r3
 8008cfe:	4770      	bx	lr
