#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fa5923c65c0 .scope module, "cpu" "cpu" 2 1;
 .timescale 0 0;
v0x5fa5923e73c0_0 .var "clk", 0 0;
v0x5fa5923e7480_0 .net "ctrl", 7 0, L_0x5fa5923f9770;  1 drivers
v0x5fa5923e7550_0 .net "instr", 31 0, L_0x5fa5923e7b30;  1 drivers
v0x5fa5923e7650_0 .var "pc", 31 0;
v0x5fa5923e7740_0 .net "r_1", 31 0, L_0x5fa5923f8910;  1 drivers
v0x5fa5923e7830_0 .net "r_2", 31 0, L_0x5fa5923f91e0;  1 drivers
v0x5fa5923e78d0_0 .var "rst_n", 0 0;
v0x5fa5923e79a0_0 .net "w_reg", 4 0, v0x5fa5923e7240_0;  1 drivers
L_0x5fa5923e7e20 .part L_0x5fa5923e7b30, 26, 6;
L_0x5fa5923e7ec0 .part L_0x5fa5923e7b30, 16, 5;
L_0x5fa5923e7f60 .part L_0x5fa5923e7b30, 11, 5;
L_0x5fa5923e8030 .part L_0x5fa5923f9770, 7, 1;
L_0x5fa5923f9430 .part L_0x5fa5923e7b30, 21, 5;
L_0x5fa5923f9560 .part L_0x5fa5923e7b30, 16, 5;
L_0x5fa5923f96d0 .part L_0x5fa5923f9770, 0, 1;
S_0x5fa5923bff30 .scope module, "ic" "instruction_control" 2 20, 3 1 0, S_0x5fa5923c65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_ctrl";
    .port_info 1 /OUTPUT 8 "control";
o0x7224993cf018 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5fa5923c6be0_0 name=_ivl_10
v0x5fa5923b4250_0 .net *"_ivl_3", 0 0, L_0x5fa5923e7c60;  1 drivers
v0x5fa5923c6400_0 .net *"_ivl_7", 0 0, L_0x5fa5923e7d00;  1 drivers
v0x5fa5923aba20_0 .net "control", 7 0, L_0x5fa5923f9770;  alias, 1 drivers
v0x5fa5923ab400_0 .net "instr_ctrl", 5 0, L_0x5fa5923e7e20;  1 drivers
L_0x5fa5923e7c60 .part L_0x5fa5923e7e20, 0, 1;
L_0x5fa5923e7d00 .part L_0x5fa5923e7e20, 1, 1;
L_0x5fa5923f9770 .concat [ 1 6 1 0], L_0x5fa5923e7c60, o0x7224993cf018, L_0x5fa5923e7d00;
S_0x5fa5923e4c90 .scope module, "im" "instruction_memory" 2 15, 4 1 0, S_0x5fa5923c65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x5fa5923e7b30 .functor BUFZ 32, L_0x5fa5923e7a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5fa5923e4e20_0 .net *"_ivl_0", 31 0, L_0x5fa5923e7a90;  1 drivers
v0x5fa5923e4f20_0 .net "instruction", 31 0, L_0x5fa5923e7b30;  alias, 1 drivers
v0x5fa5923e5000 .array "instructions", 0 31, 31 0;
v0x5fa5923e50a0_0 .net "read_address", 31 0, v0x5fa5923e7650_0;  1 drivers
L_0x5fa5923e7a90 .array/port v0x5fa5923e5000, v0x5fa5923e7650_0;
S_0x5fa5923e51e0 .scope module, "rf" "register_file" 2 27, 5 1 0, S_0x5fa5923c65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "read_reg_1";
    .port_info 3 /INPUT 5 "read_reg_2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "enable_write";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x5fa5923f83e0 .functor AND 1, L_0x5fa5923f96d0, L_0x5fa5923f82c0, C4<1>, C4<1>;
L_0x5fa5923f8df0 .functor AND 1, L_0x5fa5923f96d0, L_0x5fa5923f8c20, C4<1>, C4<1>;
L_0x722499386018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5fa5923e5510_0 .net/2u *"_ivl_0", 4 0, L_0x722499386018;  1 drivers
v0x5fa5923e55f0_0 .net *"_ivl_10", 31 0, L_0x5fa5923f84d0;  1 drivers
v0x5fa5923e56d0_0 .net *"_ivl_12", 6 0, L_0x5fa5923f85a0;  1 drivers
L_0x7224993860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fa5923e5790_0 .net *"_ivl_15", 1 0, L_0x7224993860a8;  1 drivers
v0x5fa5923e5870_0 .net *"_ivl_16", 31 0, L_0x5fa5923f8710;  1 drivers
v0x5fa5923e59a0_0 .net *"_ivl_2", 0 0, L_0x5fa5923e8130;  1 drivers
L_0x7224993860f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5fa5923e5a60_0 .net/2u *"_ivl_20", 4 0, L_0x7224993860f0;  1 drivers
v0x5fa5923e5b40_0 .net *"_ivl_22", 0 0, L_0x5fa5923f8ae0;  1 drivers
L_0x722499386138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa5923e5c00_0 .net/2u *"_ivl_24", 31 0, L_0x722499386138;  1 drivers
v0x5fa5923e5d70_0 .net *"_ivl_26", 0 0, L_0x5fa5923f8c20;  1 drivers
v0x5fa5923e5e30_0 .net *"_ivl_29", 0 0, L_0x5fa5923f8df0;  1 drivers
v0x5fa5923e5ef0_0 .net *"_ivl_30", 31 0, L_0x5fa5923f8eb0;  1 drivers
v0x5fa5923e5fd0_0 .net *"_ivl_32", 6 0, L_0x5fa5923f8f50;  1 drivers
L_0x722499386180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fa5923e60b0_0 .net *"_ivl_35", 1 0, L_0x722499386180;  1 drivers
v0x5fa5923e6190_0 .net *"_ivl_36", 31 0, L_0x5fa5923f90a0;  1 drivers
L_0x722499386060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa5923e6270_0 .net/2u *"_ivl_4", 31 0, L_0x722499386060;  1 drivers
v0x5fa5923e6350_0 .net *"_ivl_6", 0 0, L_0x5fa5923f82c0;  1 drivers
v0x5fa5923e6410_0 .net *"_ivl_9", 0 0, L_0x5fa5923f83e0;  1 drivers
v0x5fa5923e64d0_0 .net "clk", 0 0, v0x5fa5923e73c0_0;  1 drivers
v0x5fa5923e6590_0 .net "enable_write", 0 0, L_0x5fa5923f96d0;  1 drivers
v0x5fa5923e6650_0 .net "read_data_1", 31 0, L_0x5fa5923f8910;  alias, 1 drivers
v0x5fa5923e6730_0 .net "read_data_2", 31 0, L_0x5fa5923f91e0;  alias, 1 drivers
v0x5fa5923e6810_0 .net "read_reg_1", 4 0, L_0x5fa5923f9430;  1 drivers
v0x5fa5923e68f0_0 .net "read_reg_2", 4 0, L_0x5fa5923f9560;  1 drivers
v0x5fa5923e69d0 .array "registers", 0 31, 31 0;
v0x5fa5923e6a90_0 .net "rst_n", 0 0, v0x5fa5923e78d0_0;  1 drivers
v0x5fa5923e6b50_0 .net "write_data", 31 0, v0x5fa5923e7650_0;  alias, 1 drivers
v0x5fa5923e6c10_0 .net "write_reg", 4 0, v0x5fa5923e7240_0;  alias, 1 drivers
E_0x5fa5923baee0 .event posedge, v0x5fa5923e64d0_0;
L_0x5fa5923e8130 .cmp/eq 5, L_0x5fa5923f9430, L_0x722499386018;
L_0x5fa5923f82c0 .cmp/eq 5, L_0x5fa5923f9430, v0x5fa5923e7240_0;
L_0x5fa5923f84d0 .array/port v0x5fa5923e69d0, L_0x5fa5923f85a0;
L_0x5fa5923f85a0 .concat [ 5 2 0 0], L_0x5fa5923f9430, L_0x7224993860a8;
L_0x5fa5923f8710 .functor MUXZ 32, L_0x5fa5923f84d0, v0x5fa5923e7650_0, L_0x5fa5923f83e0, C4<>;
L_0x5fa5923f8910 .functor MUXZ 32, L_0x5fa5923f8710, L_0x722499386060, L_0x5fa5923e8130, C4<>;
L_0x5fa5923f8ae0 .cmp/eq 5, L_0x5fa5923f9560, L_0x7224993860f0;
L_0x5fa5923f8c20 .cmp/eq 5, L_0x5fa5923f9560, v0x5fa5923e7240_0;
L_0x5fa5923f8eb0 .array/port v0x5fa5923e69d0, L_0x5fa5923f8f50;
L_0x5fa5923f8f50 .concat [ 5 2 0 0], L_0x5fa5923f9560, L_0x722499386180;
L_0x5fa5923f90a0 .functor MUXZ 32, L_0x5fa5923f8eb0, v0x5fa5923e7650_0, L_0x5fa5923f8df0, C4<>;
L_0x5fa5923f91e0 .functor MUXZ 32, L_0x5fa5923f90a0, L_0x722499386138, L_0x5fa5923f8ae0, C4<>;
S_0x5fa5923e6df0 .scope module, "wrm" "write_register_mux" 2 25, 6 1 0, S_0x5fa5923c65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rt";
    .port_info 1 /INPUT 5 "Rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "write_register";
v0x5fa5923e6fc0_0 .net "Rd", 4 0, L_0x5fa5923e7f60;  1 drivers
v0x5fa5923e70c0_0 .net "RegDst", 0 0, L_0x5fa5923e8030;  1 drivers
v0x5fa5923e7180_0 .net "Rt", 4 0, L_0x5fa5923e7ec0;  1 drivers
v0x5fa5923e7240_0 .var "write_register", 4 0;
E_0x5fa5923bbb10 .event edge, v0x5fa5923e70c0_0, v0x5fa5923e6fc0_0, v0x5fa5923e7180_0;
    .scope S_0x5fa5923e4c90;
T_0 ;
    %vpi_call 4 9 "$readmemb", "data.bin", v0x5fa5923e5000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5fa5923e6df0;
T_1 ;
    %wait E_0x5fa5923bbb10;
    %load/vec4 v0x5fa5923e70c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5fa5923e6fc0_0;
    %assign/vec4 v0x5fa5923e7240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5fa5923e7180_0;
    %assign/vec4 v0x5fa5923e7240_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fa5923e51e0;
T_2 ;
    %wait E_0x5fa5923baee0;
    %load/vec4 v0x5fa5923e6590_0;
    %load/vec4 v0x5fa5923e6c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5fa5923e6b50_0;
    %load/vec4 v0x5fa5923e6c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa5923e69d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fa5923c65c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa5923e7650_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa5923e73c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa5923e78d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5fa5923c65c0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5fa5923e73c0_0;
    %inv;
    %store/vec4 v0x5fa5923e73c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fa5923c65c0;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa5923e78d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5fa5923baee0;
    %vpi_call 2 44 "$display", "pc:  %0d", v0x5fa5923e7650_0 {0 0 0};
    %vpi_call 2 45 "$display", "instr: %b", v0x5fa5923e7550_0 {0 0 0};
    %vpi_call 2 46 "$display", "ctrl: %b", v0x5fa5923e7480_0 {0 0 0};
    %vpi_call 2 47 "$display", "write_register: %b", v0x5fa5923e79a0_0 {0 0 0};
    %vpi_call 2 48 "$display", "enable write: %b", &PV<v0x5fa5923e7480_0, 0, 1> {0 0 0};
    %vpi_call 2 49 "$display", "RegDst: %b", &PV<v0x5fa5923e7480_0, 7, 1> {0 0 0};
    %vpi_call 2 50 "$display", "r1: %h", v0x5fa5923e7740_0 {0 0 0};
    %vpi_call 2 51 "$display", "r2: %h", v0x5fa5923e7830_0 {0 0 0};
    %vpi_call 2 52 "$display", "========================" {0 0 0};
    %load/vec4 v0x5fa5923e7650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa5923e7650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cpu.v";
    "instruction_control.v";
    "instruction_memory.v";
    "register_file.v";
    "write_register_mux.v";
