#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14703b180 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "data_out";
    .port_info 1 /OUTPUT 1 "clk_out";
    .port_info 2 /OUTPUT 1 "latch";
P_0x14703b2f0 .param/l "BAUD_RATE" 1 2 38, +C4<00000000000000000010010110000000>;
P_0x14703b330 .param/l "BIT_DELAY" 1 2 39, +C4<00000000000000011001011011100110>;
P_0x14703b370 .param/l "CLK_DELAY" 1 2 11, +C4<00000000000000000000000000100101>;
P_0x14703b3b0 .param/l "CLK_FREQ" 1 2 10, +C4<00000001100110111111110011000000>;
v0x14704ec60_0 .var "clk", 0 0;
v0x14704ed40_0 .net "clk_out", 0 0, L_0x147050460;  1 drivers
v0x14704ee10_0 .net "data_out", 0 0, v0x14704b480_0;  1 drivers
v0x14704eee0_0 .net "latch", 0 0, v0x14704b6b0_0;  1 drivers
v0x14704efb0_0 .var "uart_rx_data", 0 0;
S_0x14703b3f0 .scope task, "send_byte" "send_byte" 2 42, 2 42 0, S_0x14703b180;
 .timescale -9 -9;
v0x147039390_0 .var/i "i", 31 0;
v0x147049b70_0 .var "to_send", 7 0;
TD_top_tb.send_byte ;
    %vpi_call 2 46 "$display", "Sending byte: %d at time %d", v0x147049b70_0, $time {0 0 0};
    %delay 104166000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704efb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147039390_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x147039390_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 104166000, 0;
    %load/vec4 v0x147049b70_0;
    %load/vec4 v0x147039390_0;
    %part/s 1;
    %store/vec4 v0x14704efb0_0, 0, 1;
    %load/vec4 v0x147039390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147039390_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %delay 104166000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704efb0_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_0x147049c10 .scope module, "top_instance" "top" 2 30, 3 1 0, S_0x14703b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "data_out";
    .port_info 2 /OUTPUT 1 "clk_out";
    .port_info 3 /OUTPUT 1 "latch";
    .port_info 4 /INPUT 1 "uart_rx";
P_0x147809200 .param/l "BIT_RATE" 0 3 42, +C4<00000000000000000010010110000000>;
P_0x147809240 .param/l "CLK_HZ" 0 3 43, +C4<00000001100110111111110011000000>;
P_0x147809280 .param/l "DIGIT_0" 0 3 50, C4<00111111>;
P_0x1478092c0 .param/l "DIGIT_1" 0 3 51, C4<00000110>;
P_0x147809300 .param/l "DIGIT_2" 0 3 52, C4<01011011>;
P_0x147809340 .param/l "DIGIT_3" 0 3 53, C4<01001111>;
P_0x147809380 .param/l "DIGIT_4" 0 3 54, C4<01100110>;
P_0x1478093c0 .param/l "DIGIT_5" 0 3 55, C4<01101101>;
P_0x147809400 .param/l "DIGIT_6" 0 3 56, C4<01111101>;
P_0x147809440 .param/l "DIGIT_7" 0 3 57, C4<00000111>;
P_0x147809480 .param/l "DIGIT_8" 0 3 58, C4<01111111>;
P_0x1478094c0 .param/l "DIGIT_9" 0 3 59, C4<01101111>;
P_0x147809500 .param/l "DIGIT_N" 0 3 49, C4<00000000>;
P_0x147809540 .param/l "PAYLOAD_BITS" 0 3 44, +C4<00000000000000000000000000001000>;
P_0x147809580 .param/l "STOP_BITS" 0 3 45, +C4<00000000000000000000000000000001>;
P_0x1478095c0 .param/l "idle" 0 3 80, +C4<00000000000000000000000000000000>;
P_0x147809600 .param/l "second" 0 3 16, +C4<00000001100110111111110011000000>;
P_0x147809640 .param/l "sending_first_byte" 0 3 81, +C4<00000000000000000000000000000001>;
P_0x147809680 .param/l "sending_second_byte" 0 3 82, +C4<00000000000000000000000000000010>;
P_0x1478096c0 .param/l "sent" 0 3 83, +C4<00000000000000000000000000000011>;
P_0x147809700 .param/l "spi_timer_val" 0 3 12, +C4<00000000000000000000000000110110>;
v0x14704db30_0 .net "busy", 0 0, v0x14704b1f0_0;  1 drivers
v0x14704dbc0_0 .net "clk", 0 0, v0x14704ec60_0;  1 drivers
v0x14704dc50_0 .net "clk_out", 0 0, L_0x147050460;  alias, 1 drivers
v0x14704dce0_0 .net "data_out", 0 0, v0x14704b480_0;  alias, 1 drivers
v0x14704dd90 .array "digits", 0 9, 0 7;
v0x14704de60_0 .var "display_buffer", 0 63;
v0x14704def0_0 .var "display_index", 3 0;
v0x14704df80_0 .var "drop_latch", 0 0;
v0x14704e010_0 .net "latch", 0 0, v0x14704b6b0_0;  alias, 1 drivers
v0x14704e120_0 .var "next_state", 1 0;
v0x14704e1b0_0 .var "sec_clk", 0 0;
v0x14704e240_0 .var "second_timer", 31 0;
v0x14704e2d0_0 .var "send_buffer", 0 7;
v0x14704e380_0 .var "spi_clk", 0 0;
v0x14704e430_0 .var "spi_timer", 19 0;
v0x14704e4c0_0 .var "start_transfer", 0 0;
v0x14704e570_0 .var "state", 1 0;
v0x14704e710_0 .var "temp", 31 0;
v0x14704e7c0_0 .var "time_set_flag", 0 0;
v0x14704e860_0 .var "timer", 31 0;
v0x14704e910_0 .var "uart_char_buffer", 0 71;
v0x14704e9c0_0 .var "uart_char_index", 3 0;
v0x14704ea70_0 .net "uart_data", 7 0, v0x14704d710_0;  1 drivers
v0x14704eb30_0 .net "uart_data_valid", 0 0, L_0x14704f280;  1 drivers
v0x14704ebc0_0 .net "uart_rx", 0 0, v0x14704efb0_0;  1 drivers
E_0x14704a5a0 .event negedge, v0x14704b1f0_0;
S_0x14704a600 .scope module, "shifter_instance" "shifter" 3 112, 4 1 0, S_0x147049c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_buffer";
    .port_info 2 /OUTPUT 1 "data_out";
    .port_info 3 /OUTPUT 1 "clk_out";
    .port_info 4 /OUTPUT 1 "latch";
    .port_info 5 /INPUT 1 "drop_latch";
    .port_info 6 /INPUT 1 "start_transfer";
    .port_info 7 /OUTPUT 1 "busy";
P_0x14704a7d0 .param/l "level_on_idle" 0 4 12, +C4<00000000000000000000000000000000>;
L_0x147050370 .functor AND 1, L_0x14704ffd0, L_0x147050250, C4<1>, C4<1>;
v0x14704aa50_0 .net *"_ivl_0", 31 0, L_0x14704feb0;  1 drivers
L_0x1480603b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14704ab10_0 .net *"_ivl_11", 30 0, L_0x1480603b8;  1 drivers
L_0x148060400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14704abb0_0 .net/2u *"_ivl_12", 31 0, L_0x148060400;  1 drivers
v0x14704ac40_0 .net *"_ivl_14", 0 0, L_0x147050250;  1 drivers
v0x14704acd0_0 .net *"_ivl_17", 0 0, L_0x147050370;  1 drivers
L_0x148060448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14704ada0_0 .net/2u *"_ivl_18", 0 0, L_0x148060448;  1 drivers
L_0x148060328 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14704ae30_0 .net *"_ivl_3", 26 0, L_0x148060328;  1 drivers
L_0x148060370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14704aee0_0 .net/2u *"_ivl_4", 31 0, L_0x148060370;  1 drivers
v0x14704af90_0 .net *"_ivl_6", 0 0, L_0x14704ffd0;  1 drivers
v0x14704b0a0_0 .net *"_ivl_8", 31 0, L_0x147050110;  1 drivers
v0x14704b140_0 .var "bits_sent", 4 0;
v0x14704b1f0_0 .var "busy", 0 0;
v0x14704b290_0 .net "clk", 0 0, v0x14704e380_0;  1 drivers
v0x14704b330_0 .net "clk_out", 0 0, L_0x147050460;  alias, 1 drivers
v0x14704b3d0_0 .net "data_buffer", 0 7, v0x14704e2d0_0;  1 drivers
v0x14704b480_0 .var "data_out", 0 0;
L_0x148060490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14704b520_0 .net "drop_latch", 0 0, L_0x148060490;  1 drivers
v0x14704b6b0_0 .var "latch", 0 0;
v0x14704b740_0 .net "start_transfer", 0 0, v0x14704e4c0_0;  1 drivers
E_0x14704a9f0 .event negedge, v0x14704b290_0;
L_0x14704feb0 .concat [ 5 27 0 0], v0x14704b140_0, L_0x148060328;
L_0x14704ffd0 .cmp/ne 32, L_0x14704feb0, L_0x148060370;
L_0x147050110 .concat [ 1 31 0 0], v0x14704b1f0_0, L_0x1480603b8;
L_0x147050250 .cmp/eq 32, L_0x147050110, L_0x148060400;
L_0x147050460 .functor MUXZ 1, L_0x148060448, v0x14704e380_0, L_0x147050370, C4<>;
S_0x14704b880 .scope module, "uart_instance" "uart" 3 101, 5 1 0, S_0x147049c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "uart_rx_data";
    .port_info 3 /INPUT 1 "uart_rx_en";
    .port_info 4 /OUTPUT 1 "uart_rx_valid";
    .port_info 5 /OUTPUT 8 "uart_data";
P_0x14704b9f0 .param/l "BAUD_RATE" 0 5 11, +C4<00000000000000000010010110000000>;
P_0x14704ba30 .param/l "CLK_FREQ" 0 5 12, +C4<00000001100110111111110011000000>;
P_0x14704ba70 .param/l "COUNT_REG_LEN" 1 5 19, +C4<000000000000000000000000000001101>;
P_0x14704bab0 .param/l "CYCLES_PER_BIT" 1 5 18, +C4<00000000000000000000101011111100>;
P_0x14704baf0 .param/l "DATA_BITS" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x14704bb30 .param/l "FSM_IDLE" 1 5 27, C4<00>;
P_0x14704bb70 .param/l "FSM_RECV" 1 5 29, C4<10>;
P_0x14704bbb0 .param/l "FSM_START" 1 5 28, C4<01>;
P_0x14704bbf0 .param/l "FSM_STOP" 1 5 30, C4<11>;
P_0x14704bc30 .param/l "STOP_BITS" 0 5 14, +C4<00000000000000000000000000000001>;
L_0x14704f280 .functor AND 1, L_0x14704f0c0, L_0x14704f160, C4<1>, C4<1>;
L_0x14704f9e0 .functor AND 1, L_0x14704f680, L_0x14704f8c0, C4<1>, C4<1>;
L_0x14704fad0 .functor OR 1, L_0x14704f520, L_0x14704f9e0, C4<0>, C4<0>;
L_0x148060010 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x14704c190_0 .net/2u *"_ivl_0", 2 0, L_0x148060010;  1 drivers
v0x14704c250_0 .net *"_ivl_10", 31 0, L_0x14704f3b0;  1 drivers
L_0x1480600a0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14704c2f0_0 .net *"_ivl_13", 18 0, L_0x1480600a0;  1 drivers
L_0x1480600e8 .functor BUFT 1, C4<00000000000000000000101011111100>, C4<0>, C4<0>, C4<0>;
v0x14704c380_0 .net/2u *"_ivl_14", 31 0, L_0x1480600e8;  1 drivers
v0x14704c410_0 .net *"_ivl_16", 0 0, L_0x14704f520;  1 drivers
L_0x148060130 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x14704c4e0_0 .net/2u *"_ivl_18", 2 0, L_0x148060130;  1 drivers
v0x14704c580_0 .net *"_ivl_2", 0 0, L_0x14704f0c0;  1 drivers
v0x14704c620_0 .net *"_ivl_20", 0 0, L_0x14704f680;  1 drivers
v0x14704c6c0_0 .net *"_ivl_22", 31 0, L_0x14704f7a0;  1 drivers
L_0x148060178 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14704c7d0_0 .net *"_ivl_25", 18 0, L_0x148060178;  1 drivers
L_0x1480601c0 .functor BUFT 1, C4<00000000000000000000010101111110>, C4<0>, C4<0>, C4<0>;
v0x14704c880_0 .net/2u *"_ivl_26", 31 0, L_0x1480601c0;  1 drivers
v0x14704c930_0 .net *"_ivl_28", 0 0, L_0x14704f8c0;  1 drivers
v0x14704c9d0_0 .net *"_ivl_31", 0 0, L_0x14704f9e0;  1 drivers
v0x14704ca70_0 .net *"_ivl_34", 31 0, L_0x14704fbc0;  1 drivers
L_0x148060208 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14704cb20_0 .net *"_ivl_37", 27 0, L_0x148060208;  1 drivers
L_0x148060250 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x14704cbd0_0 .net/2u *"_ivl_38", 31 0, L_0x148060250;  1 drivers
L_0x148060058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14704cc80_0 .net/2u *"_ivl_4", 2 0, L_0x148060058;  1 drivers
v0x14704ce10_0 .net *"_ivl_6", 0 0, L_0x14704f160;  1 drivers
v0x14704cea0_0 .var "bit_counter", 3 0;
v0x14704cf40_0 .var "bit_sample", 0 0;
v0x14704cfe0_0 .net "clk", 0 0, v0x14704ec60_0;  alias, 1 drivers
v0x14704d080_0 .var "cycle_counter", 12 0;
v0x14704d130_0 .var "fsm_state", 2 0;
v0x14704d1e0_0 .var/i "i", 31 0;
v0x14704d290_0 .net "next_bit", 0 0, L_0x14704fad0;  1 drivers
v0x14704d330_0 .var "next_fsm_state", 2 0;
L_0x148060298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14704d3e0_0 .net "nreset", 0 0, L_0x148060298;  1 drivers
v0x14704d480_0 .net "payload_done", 0 0, L_0x14704fd60;  1 drivers
v0x14704d520_0 .var "received_data", 7 0;
v0x14704d5d0_0 .var "rxd_reg", 0 0;
v0x14704d670_0 .var "rxd_reg_0", 0 0;
v0x14704d710_0 .var "uart_data", 7 0;
v0x14704d7c0_0 .net "uart_rx_data", 0 0, v0x14704efb0_0;  alias, 1 drivers
L_0x1480602e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14704cd20_0 .net "uart_rx_en", 0 0, L_0x1480602e0;  1 drivers
v0x14704da50_0 .net "uart_rx_valid", 0 0, L_0x14704f280;  alias, 1 drivers
E_0x14704c0f0 .event posedge, v0x14704cfe0_0;
E_0x14704c130 .event anyedge, v0x14704d130_0, v0x14704d5d0_0, v0x14704d290_0, v0x14704d480_0;
L_0x14704f0c0 .cmp/eq 3, v0x14704d130_0, L_0x148060010;
L_0x14704f160 .cmp/eq 3, v0x14704d330_0, L_0x148060058;
L_0x14704f3b0 .concat [ 13 19 0 0], v0x14704d080_0, L_0x1480600a0;
L_0x14704f520 .cmp/eq 32, L_0x14704f3b0, L_0x1480600e8;
L_0x14704f680 .cmp/eq 3, v0x14704d130_0, L_0x148060130;
L_0x14704f7a0 .concat [ 13 19 0 0], v0x14704d080_0, L_0x148060178;
L_0x14704f8c0 .cmp/eq 32, L_0x14704f7a0, L_0x1480601c0;
L_0x14704fbc0 .concat [ 4 28 0 0], v0x14704cea0_0, L_0x148060208;
L_0x14704fd60 .cmp/eq 32, L_0x14704fbc0, L_0x148060250;
    .scope S_0x14704b880;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14704d1e0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x14704b880;
T_2 ;
    %wait E_0x14704c130;
    %load/vec4 v0x14704d130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14704d330_0, 0, 3;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x14704d5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x14704d330_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x14704d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x14704d330_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x14704d480_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v0x14704d330_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x14704d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v0x14704d330_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14704b880;
T_3 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14704d520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14704d520_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0x14704d290_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x14704cf40_0;
    %load/vec4 v0x14704d520_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14704d520_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14704b880;
T_4 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14704cea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14704cea0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x14704d290_0;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14704cea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14704cea0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14704b880;
T_5 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14704cf40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14704d080_0;
    %pad/u 32;
    %cmpi/e 1406, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x14704d5d0_0;
    %assign/vec4 v0x14704cf40_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14704b880;
T_6 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x14704d080_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14704d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x14704d080_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x14704d080_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_6.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_6.9;
    %jmp/1 T_6.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_6.8;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x14704d080_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x14704d080_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14704b880;
T_7 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14704d130_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14704d330_0;
    %assign/vec4 v0x14704d130_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14704b880;
T_8 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14704d710_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14704d130_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x14704d520_0;
    %assign/vec4 v0x14704d710_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14704b880;
T_9 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704d3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14704d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14704d670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14704cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x14704d670_0;
    %assign/vec4 v0x14704d5d0_0, 0;
    %load/vec4 v0x14704d7c0_0;
    %assign/vec4 v0x14704d670_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14704a600;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704b480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14704b140_0, 0, 5;
    %end;
    .thread T_10;
    .scope S_0x14704a600;
T_11 ;
    %wait E_0x14704a9f0;
    %load/vec4 v0x14704b1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x14704b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14704b140_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704b1f0_0, 0, 1;
    %load/vec4 v0x14704b3d0_0;
    %pushi/vec4 7, 0, 7;
    %load/vec4 v0x14704b140_0;
    %pad/u 7;
    %sub;
    %part/s 1;
    %assign/vec4 v0x14704b480_0, 0;
    %load/vec4 v0x14704b140_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14704b140_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704b6b0_0, 0, 1;
T_11.3 ;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x14704b140_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14704b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704b1f0_0, 0, 1;
    %load/vec4 v0x14704b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704b6b0_0, 0, 1;
T_11.7 ;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0x14704b3d0_0;
    %pushi/vec4 7, 0, 7;
    %load/vec4 v0x14704b140_0;
    %pad/u 7;
    %sub;
    %part/s 1;
    %assign/vec4 v0x14704b480_0, 0;
    %load/vec4 v0x14704b140_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14704b140_0, 0, 5;
T_11.6 ;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x147049c10;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704e380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14704e240_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704e1b0_0, 0, 1;
    %pushi/vec4 12345, 0, 32;
    %store/vec4 v0x14704e860_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14704e570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14704e120_0, 0, 2;
    %pushi/vec4 2164359682, 0, 39;
    %concati/vec4 17172232, 0, 25;
    %store/vec4 v0x14704de60_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14704def0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14704e2d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704e4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704df80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14704e9c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704e7c0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x147049c10;
T_13 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704e430_0;
    %pad/u 32;
    %cmpi/u 54, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.0, 5;
    %load/vec4 v0x14704e430_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x14704e430_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14704e430_0, 0;
    %load/vec4 v0x14704e380_0;
    %inv;
    %assign/vec4 v0x14704e380_0, 0;
T_13.1 ;
    %load/vec4 v0x14704e240_0;
    %cmpi/u 27000000, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.2, 5;
    %load/vec4 v0x14704e240_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14704e240_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14704e240_0, 0;
    %load/vec4 v0x14704e1b0_0;
    %inv;
    %assign/vec4 v0x14704e1b0_0, 0;
T_13.3 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x147049c10;
T_14 ;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 79, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 102, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 109, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 125, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14704dd90, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x147049c10;
T_15 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x14704e910_0;
    %parti/s 65, 0, 2;
    %load/vec4 v0x14704ea70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 72;
    %store/vec4 v0x14704e910_0, 0, 72;
    %load/vec4 v0x14704ea70_0;
    %cmpi/e 10, 0, 8;
    %jmp/1 T_15.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
T_15.4;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.5 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.7, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 1, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.7 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.9, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 10, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.9 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.11, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 100, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.11 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.13, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 1000, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.13 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.15, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 10000, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.15 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.17, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 100000, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.17 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.19, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 1000000, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.19 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.21, 5;
    %load/vec4 v0x14704e860_0;
    %pad/u 72;
    %load/vec4 v0x14704e910_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 207, 0, 72;
    %and;
    %muli 10000000, 0, 72;
    %add;
    %pad/u 32;
    %store/vec4 v0x14704e860_0, 0, 32;
T_15.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14704e9c0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 9, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x14704e9c0_0, 0;
T_15.3 ;
    %load/vec4 v0x14704e9c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_15.23, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14704e9c0_0, 0;
T_15.23 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x147049c10;
T_16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14704e570_0, 0, 2;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x14704def0_0;
    %shiftl 4;
    %inv;
    %assign/vec4 v0x14704e2d0_0, 0;
    %load/vec4 v0x14704def0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x14704def0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14704e4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704df80_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x147049c10;
T_17 ;
    %wait E_0x14704a5a0;
    %load/vec4 v0x14704e570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14704e570_0, 0, 2;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x14704def0_0;
    %shiftl 4;
    %inv;
    %assign/vec4 v0x14704e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704df80_0, 0, 1;
T_17.0 ;
    %load/vec4 v0x14704e570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14704e570_0, 0, 2;
    %load/vec4 v0x14704de60_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x14704def0_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 64;
    %and;
    %pad/u 8;
    %assign/vec4 v0x14704e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704df80_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x14704e570_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x14704def0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x14704def0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14704e570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704df80_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x14704def0_0;
    %shiftl 4;
    %inv;
    %assign/vec4 v0x14704e2d0_0, 0;
T_17.4 ;
T_17.3 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x147049c10;
T_18 ;
    %wait E_0x14704c0f0;
    %load/vec4 v0x14704e860_0;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %store/vec4 v0x14704e710_0, 0, 32;
    %load/vec4 v0x14704e710_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v0x14704dd90, 4;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14704de60_0, 4, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14703b180;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704ec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14704efb0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x14703b180;
T_20 ;
    %delay 18000, 0;
    %load/vec4 v0x14704ec60_0;
    %inv;
    %store/vec4 v0x14704ec60_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14703b180;
T_21 ;
    %vpi_call 2 17 "$display", "###################################################" {0 0 0};
    %vpi_call 2 18 "$display", "Start TestBench" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14704ec60_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x14703b180;
T_22 ;
    %vpi_call 2 23 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14703b180 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x14703b180;
T_23 ;
    %delay 1000000, 0;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x147049b70_0, 0, 8;
    %fork TD_top_tb.send_byte, S_0x14703b3f0;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x147049b70_0, 0, 8;
    %fork TD_top_tb.send_byte, S_0x14703b3f0;
    %join;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x147049b70_0, 0, 8;
    %fork TD_top_tb.send_byte, S_0x14703b3f0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x147049b70_0, 0, 8;
    %fork TD_top_tb.send_byte, S_0x14703b3f0;
    %join;
    %delay 1000000, 0;
    %delay 1410065408, 2;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "Lab6/src/top.v";
    "Lab6/src/shifter.v";
    "Lab6/src/uart.v";
