
*** Running vivado
    with args -log system_acquire_top_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_acquire_top_0_2.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_acquire_top_0_2.tcl -notrace
Command: synth_design -top system_acquire_top_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_acquire_top_0_2' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8766
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.824 ; gain = 0.000 ; free physical = 684 ; free virtual = 5313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_acquire_top_0_2' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_2/synth/system_acquire_top_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'acquire_top' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v:23]
	Parameter S_AXI_REG_ADDR_BITS bound to: 12 - type: integer 
	Parameter M_AXI_CNT_ADDR_BITS bound to: 32 - type: integer 
	Parameter M_AXI_CNT_DATA_BITS bound to: 64 - type: integer 
	Parameter ADC_DATA_BITS bound to: 14 - type: integer 
	Parameter COUNTER_BITS bound to: 16 - type: integer 
	Parameter DEC_FACTOR_ADDR bound to: 8'b00000000 
	Parameter START_ACQ_ADDR bound to: 8'b00000100 
	Parameter DEST_ADDR bound to: 8'b00001000 
	Parameter BUFF_SIZE_ADDR bound to: 8'b00001100 
	Parameter TEST_DATA_ADDR bound to: 8'b00010000 
INFO: [Synth 8-638] synthesizing module 'reg_ctrl' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/synth/reg_ctrl.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/synth/reg_ctrl.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (1#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (2#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (3#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'reg_ctrl' (4#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/ip/reg_ctrl/synth/reg_ctrl.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'oscilloscope' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/oscilloscope.sv:23]
	Parameter ADC_DATA_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscilloscope' (5#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/oscilloscope.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/counter.sv:23]
	Parameter COUNTER_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'axi_s2mm' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/axi_s2mm.sv:23]
	Parameter M_AXI_CNT_ADDR_BITS bound to: 32 - type: integer 
	Parameter M_AXI_CNT_DATA_BITS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_s2mm' (7#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/axi_s2mm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'acquire_top' (8#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_acquire_top_0_2' (9#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_2/synth/system_acquire_top_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2090.824 ; gain = 0.000 ; free physical = 754 ; free virtual = 5383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.824 ; gain = 0.000 ; free physical = 754 ; free virtual = 5383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.824 ; gain = 0.000 ; free physical = 754 ; free virtual = 5383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2090.824 ; gain = 0.000 ; free physical = 759 ; free virtual = 5389
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_2/system_acquire_top_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_2/system_acquire_top_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.750 ; gain = 0.000 ; free physical = 611 ; free virtual = 5269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2122.750 ; gain = 0.000 ; free physical = 611 ; free virtual = 5270
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 627 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 627 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true for inst/U_reg_ctrl. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 627 ; free virtual = 5299
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 618 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 592 ; free virtual = 5274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 482 ; free virtual = 5172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 468 ; free virtual = 5158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 467 ; free virtual = 5157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin U_reg_ctrl:bram_rddata_a[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     5|
|4     |LUT3   |     8|
|5     |LUT4   |     1|
|6     |LUT5   |     9|
|7     |LUT6   |    20|
|8     |FDCE   |     1|
|9     |FDRE   |    47|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.750 ; gain = 31.926 ; free physical = 473 ; free virtual = 5163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2122.750 ; gain = 0.000 ; free physical = 535 ; free virtual = 5225
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2122.758 ; gain = 31.926 ; free physical = 535 ; free virtual = 5225
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.758 ; gain = 0.000 ; free physical = 620 ; free virtual = 5313
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.758 ; gain = 0.000 ; free physical = 557 ; free virtual = 5252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2122.758 ; gain = 32.023 ; free physical = 681 ; free virtual = 5377
INFO: [Common 17-1381] The checkpoint '/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/system_acquire_top_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/system_acquire_top_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_acquire_top_0_2_utilization_synth.rpt -pb system_acquire_top_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 22 18:46:02 2022...
