# Reading D:/IntelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ripple_full_adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/IntelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FPGA/Lab8/lab8_part4/Full_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:46 on Dec 16,2025
# vcom -reportprogress 300 -93 -work work D:/FPGA/Lab8/lab8_part4/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture struct of Full_Adder
# End time: 21:34:46 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/FPGA/Lab8/lab8_part4/ripple_full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:46 on Dec 16,2025
# vcom -reportprogress 300 -93 -work work D:/FPGA/Lab8/lab8_part4/ripple_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_full_adder
# -- Compiling architecture calculation of ripple_full_adder
# End time: 21:34:46 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ripple_full_adder
# vsim work.ripple_full_adder 
# Start time: 21:34:54 on Dec 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ripple_full_adder(calculation)
# Loading work.full_adder(struct)
do D:/FPGA/Lab8/lab8_part4/simulation/modelsim/test_b.do
# End time: 21:36:19 on Dec 16,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# reading modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:19 on Dec 16,2025
# vcom -reportprogress 300 Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture struct of Full_Adder
# End time: 21:36:19 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:19 on Dec 16,2025
# vcom -reportprogress 300 ripple_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_full_adder
# -- Compiling architecture calculation of ripple_full_adder
# End time: 21:36:19 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.ripple_full_adder 
# Start time: 21:36:19 on Dec 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ripple_full_adder(calculation)
# Loading work.full_adder(struct)
# .main_pane.wave.interior.cs.body.pw.wf
# binary
do D:/FPGA/Lab8/lab8_part4/simulation/modelsim/test_b.do
# End time: 21:41:23 on Dec 16,2025, Elapsed time: 0:05:04
# Errors: 0, Warnings: 0
# reading modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Dec 16,2025
# vcom -reportprogress 300 Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture struct of Full_Adder
# End time: 21:41:24 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Dec 16,2025
# vcom -reportprogress 300 ripple_full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_full_adder
# -- Compiling architecture calculation of ripple_full_adder
# End time: 21:41:24 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.ripple_full_adder 
# Start time: 21:41:24 on Dec 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ripple_full_adder(calculation)
# Loading work.full_adder(struct)
# .main_pane.wave.interior.cs.body.pw.wf
# binary
# End time: 21:47:12 on Dec 16,2025, Elapsed time: 0:05:48
# Errors: 0, Warnings: 0
