id	area	title	year	x	y	ix
260991	EDA	automated dft insertion and test generation for 3d-sics with embedded cores and multiple towers	2013	-4.13634640192847	12.170620055275664	261018
261042	EDA	synthesis of a novel timing-error detection architecture	2008	-5.5502669051345634	12.083765091512499	261069
261295	EDA	particle swarm optimization framework for low power testing of vlsi circuits	2011	-5.971940883518963	11.502565901712034	261322
261377	EDA	average power in digital cmos circuits using least square estimation	2001	-6.662244929903278	11.998657992263654	261404
261453	EDA	minimum implant area-aware gate sizing and placement	2014	-7.0876168028384585	11.699450691680125	261480
261472	EDA	operation mode based high-level switching activity analysis for power estimation of digital circuits	2007	-6.378285738015706	12.67117989775656	261499
261650	EDA	highly-reliable integrated circuits for gro	2017	-4.838940479432992	13.415473924189794	261677
261914	EDA	unified technology optimization platform using integrated analysis (utopia) for holistic technology, design and system co-optimization at <= 7nm nodes	2016	-5.3288011518843845	13.46224284351069	261941
262067	SE	the use of iddq testing in low stuck-at coverage situations	1995	-5.212964910231717	11.337821773520687	262094
262069	EDA	avert: an elaborate model for simulating variable retention time in drams	2015	-6.225909083423562	13.669372565465533	262096
262081	EDA	on the relation between wire length distributions and placement of logic on master slice ics	1984	-6.7358031235318485	11.346798990744789	262108
262220	Arch	preprocessing technique for accelerating reconfiguration of degradable vlsi arrays	2013	-7.028288684239882	11.740935107665052	262247
262230	Theory	parallel pseudorandom number generation in gaas cellular automata for high speed circuit testing	1995	-7.130664665222625	13.237390077263994	262257
262323	EDA	a multiple bit upset tolerant sram memory	2003	-4.783052792605129	13.634549910320107	262350
262324	HPC	transient fault recovery on chip multiprocessor based on dual core redundancy and context saving	2008	-3.895932762340111	14.184428862753284	262351
262489	Security	practical dram pufs in commodity devices	2016	-5.361511655085262	15.096298779416568	262516
262628	EDA	mixed full adder topologies for high-performance low-power arithmetic circuits	2007	-7.219476606150786	13.664993923067865	262655
262782	EDA	new topic session 7b: challenges and directions for ultra-low voltage vlsi circuits and systems: cmos and beyond	2013	-4.7145239073512055	13.704871205207525	262809
262804	EDA	low-cost wafer bumping	2005	-4.0435509664374365	12.601775775017948	262831
262922	EDA	analog/mixed-signal design challenges in 7-nm cmos and beyond	2018	-4.077435359014707	13.15125086518216	262949
262972	Visualization	a low power soft error hardened latch with schmitt-trigger-based c-element	2018	-5.052737040259633	12.66041741247411	262999
263024	EDA	minimizing spurious switching activities with transistor sizing	2002	-6.844433174906091	12.827191226062313	263051
263140	EDA	stress-aware loops mapping on cgras with considering nbti aging effect	2017	-4.949005812877894	13.956853829494028	263167
263459	EDA	iddq testing of input/output resources of sram-based fpgas	1999	-4.204859253214715	11.990995633754634	263486
263516	ML	a method to protect cuckoo filters from soft errors	2017	-4.622259662810684	14.250707151543489	263543
263591	EDA	circuit and dft techniques for robust and low cost qualification of a mixed-signal soc with integrated power management system	2011	-4.659471023850388	12.430989739312494	263618
263616	EDA	check tc and min tc: timing verification and optimal clocking of synchronous digtal circuits	1990	-5.482103036871743	11.388059031693947	263643
263694	EDA	panel discussions: “cool chips for the next decade”	2017	-3.453934091904762	13.289227977735932	263721
263876	Arch	ctcg: charge-trap based camouflaged gates for reverse engineering prevention	2018	-5.2498311223906615	14.894868561156652	263903
263902	Theory	transition maximization techniques for enhancing the two-pattern fault coverage of pseudorandom test pattern generators	1998	-5.987227284647683	11.435084382584842	263929
263908	EDA	modeling of integrated circuit defect sensitivities	1983	-4.790486532766472	11.818174111665465	263935
263955	Mobile	test data compression and power reduction using similarity based reordering technique for wireless systems	2016	-5.9360009387713655	11.383160454851579	263982
263995	EDA	deterministic atpg for low capture power testing	2012	-5.633770052706307	12.013597261310561	264022
264019	EDA	the impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits	1996	-6.524912050506147	13.300018041626466	264046
264027	EDA	quasi-adiabatic logic arrays for silicon and beyond-silicon energy-efficient ics	2016	-6.55835441058126	13.653511082093745	264054
264295	EDA	an 11,424 gate-count zero-overhead dynamic optically reconfigurable gate array vlsi	2007	-5.841410617145772	13.87168075275207	264322
264296	Arch	optical bistability, logic gating, and waveguide operation in semiconductor etalons	1987	-3.5343433429850872	13.322801041801078	264323
264440	EDA	heterogeneous logic block architectures for via-patterned programmable fabrics	2003	-4.8260722314437245	12.880337101035733	264467
264529	EDA	flint+: a runtime-configurable emulation-based stochastic timing analysis framework	2017	-4.769535770568175	13.186209032380624	264556
264590	Arch	efficient soft error protection for commodity embedded microprocessors using profile information	2012	-3.983444407841509	14.127235417181243	264617
264713	EDA	simulator based programmable signal generator for ew system evaluation	1985	-4.078592408658843	11.651354957232794	264740
264874	EDA	characterization of standard cells for intra-cell mismatch variations	2008	-6.440537008798456	12.793962175672245	264901
264968	EDA	impact of process variations on multi-level signaling for on-chip interconnects	2005	-6.682445549384199	13.872130052335628	264995
265021	Arch	efficiently using data splitting and retransmission to tolerate faults in networks-on-chip interconnects	2010	-3.649467709833812	14.625564143616906	265048
265054	EDA	is single-scheme trojan prevention sufficient?	2011	-5.02375949060088	14.922257777917796	265081
265104	HPC	electromigration study of power-gated grids	2009	-6.638874833882836	12.743759612678016	265131
265111	Arch	low-power networks-on-chip: progress and remaining challenges	2013	-3.693820444980129	13.47998759677075	265138
265132	EDA	the value of statistical testing for quality, yield and test cost improvement	2005	-4.898440050664009	11.964758484577903	265159
265239	EDA	test knowledge data base	2017	-3.6197904915326164	11.3838907655279	265266
265458	EDA	leakage power contributor modeling	2012	-5.45327847275182	13.47521992829076	265485
265509	EDA	the impact of variability on power	2004	-5.571283412991342	12.992659317368615	265536
265629	EDA	pulse-driven dual-rail logic gate family based on rapid single-flux-quantum (rsfq) devices for asynchronous circuits	1996	-6.974453857388372	13.011745703888721	265656
265673	EDA	on the use of analytical techniques for reliability analysis in presence of hardware-induced errors	2015	-4.1484747769751005	12.758227180350534	265700
265762	Robotics	integrated optimization of semiconductor manufacturing: a machine learning approach	2012	-4.20085113939179	12.414278407996134	265789
265954	Robotics	an autonomous fault resistant system for mission-critical embedded sensor nodes	2018	-3.938814404817359	13.851868278586926	265981
266103	Arch	a sensitivity-aware methodology to improve cell layouts for dfm guidelines	2011	-5.6974977497605455	12.983510613671804	266130
266356	EDA	bridges in sequential cmos circuits: current-voltage signatur	1997	-5.482071888032143	11.685361931449053	266383
266383	Embedded	soft error rates in 65nm srams--analysis of new phenomena	2007	-6.005683320353206	13.613607147128791	266410
266490	Arch	patterned cells for phase change memories	2011	-5.997326709469104	13.707358617194135	266517
266673	EDA	floorplanning strategy for mixed analog-digital vlsi integrated circuits	1991	-6.613738883539519	11.373934360429267	266700
266708	EDA	meeting with the forthcoming ic design	2007	-3.8712585370878703	13.150340364604748	266735
266771	Arch	bias scheme reducing transient currents and speeding up read operations for 3-d cross point pcm	2018	-6.512410730324148	14.098049424226312	266798
266986	Arch	enhancing fundamental energy limits of field-coupled nanocomputing circuits	2018	-5.422253461945716	13.252679381729147	267013
266994	EDA	retiming aware clustering for sequential circuits	2004	-6.790954353748036	11.399793309943464	267021
267053	EDA	statistical clock skew analysis considering intra-die process variations	2003	-6.374779164164572	12.046250375648794	267080
267481	EDA	fault-tolerant platforms for automotive safety-critical applications	2003	-3.4568616184040044	12.423263628907915	267508
267527	Arch	isolated preset architecture for a 32nm soi embedded dram macro	2012	-6.724765505488555	14.079467069891253	267554
267841	EDA	automatic circuit adjustment technique for process sensitivity reduction and yield improvement	2010	-6.674536212142433	12.108966760526767	267868
267943	EDA	inter-chip authentication through i/o character	2011	-5.2600499027061245	15.0854902420083	267970
268023	EDA	nbti resilient circuits using adaptive body biasing	2008	-5.559613769683974	13.476800295024312	268050
268187	HPC	where is technology taking us in data processing systems?	1975	-3.7785003101627175	12.819631822703213	268214
268364	EDA	current sensing completion detection in dual-rail asynchronous systems	2012	-5.740519059969557	12.314019692864392	268391
268391	EDA	power modeling and characteristics of field programmable gate arrays	2005	-6.337498584814317	13.413944605154493	268418
268682	EDA	test methodology for freescale's high performance e600 core based on powerpc/spl reg/ instruction set architecture	2005	-4.644951419331177	12.03813971988594	268709
268684	Security	enabling ip protection for outsourced integrated circuit design	2015	-4.9690372847167925	14.952708917651869	268711
268709	EDA	fingerprinting techniques for field-programmable gate arrayintellectual property protection	2001	-5.006159692547663	14.915153053371913	268736
268722	EDA	ground rule slack aware tolerance-driven optical proximity correction for local metal interconnects	2010	-6.685868130586157	12.333145174416225	268749
268791	EDA	the influence of clock-gating on nbti-induced delay degradation	2012	-6.097053866224298	13.455321902697685	268818
268801	OS	dual-switch power gating revisited for small sleep energy loss and fast wake-up time in sub-45-nm nodes	2011	-6.4890733979357895	13.728097994695634	268828
268906	EDA	comparison of nbti aging on adder architectures and ring oscillators in the downscaling technology nodes	2015	-5.745589053151821	13.628845383053338	268933
268913	Arch	power, delay and yield analysis of bist/bisr plas using column redundancy	2007	-5.1950934774580375	12.347992077018436	268940
268924	EDA	power balanced gates insensitive to routing capacitance mismatch	2008	-5.886696840200057	14.750697636849132	268951
269044	Crypto	implementation and analysis of ring oscillator pufs on 60 nm altera cyclone fpgas	2013	-5.519912578164153	15.047348209509757	269071
269175	EDA	a continuous-time hexagonal field-programmable analog array in 0.13μm cmos with 186mhz gbw	2008	-4.248264596838292	12.172603994495836	269202
269207	EDA	techniques for design and implementation of an fpga-specific physical unclonable function	2016	-5.550149794449488	15.10741812057863	269234
269255	EDA	communication scheduling and buslet synthesis for low-interconnect hls designs	2015	-6.7748949557438385	12.301676096101188	269282
269307	EDA	estimation of dynamic current waveforms using pre-characterization of standard cells	2015	-5.692468903921977	12.161408959066131	269334
269488	Arch	leakage power and side channel security of nanoscale cryptosystem-on-chip (coc)	2009	-5.564477872341316	14.511749486591734	269515
269603	EDA	double-tree scan: a novel low-power scan-path architecture	2003	-5.718991301940825	11.403064707318213	269630
269786	EDA	3d networks-on-chip mapping targeting minimum signal tsvs	2013	-6.005803965931472	13.230099594678554	269813
269931	EDA	comparative analysis of hybrid magnetic tunnel junction and cmos logic circuits	2016	-6.61864261083921	13.920915918143434	269958
270317	EDA	fault-aware page address remapping techniques for enhancing yield and reliability of flash memories	2017	-4.820166864422619	13.5923731265853	270344
270406	EDA	statistical analysis and parametric yield estimation of standard 6t sram cell for different capacities	2015	-6.376320477447607	12.635520555905723	270433
270708	EDA	a lifetime-aware mapping algorithm to extend mttf of networks-on-chip	2018	-4.8600532143031785	14.160832307779208	270735
270744	EDA	battery-powered digital cmos design	1999	-6.2655936015885425	13.695054859182534	270771
270828	EDA	performance-impact limited area fill synthesis	2003	-7.0927067953118526	11.806337051644606	270855
270891	EDA	investigating the impact of logic and circuit implementation on full adder performance	2012	-6.622501343012898	13.18806673657168	270918
270947	Arch	a multi-level cell for stt-mram with biaxial magnetic tunnel junction	2015	-6.709907171148664	14.07782714707377	270974
271090	EDA	a framework for enabling fault tolerance in reconfigurable architectures	2010	-3.8872752950935334	13.80259166761889	271117
271243	EDA	fpga redundancy recovery based on partial bitstreams for multiple partitions	2015	-4.221724786320372	13.301666185459736	271270
271325	EDA	fast power overhead prediction for hardware redundancy-based fault tolerance	2017	-4.225670834845904	13.439581403298293	271352
271388	EDA	finfets — technology and circuit design challenges	2013	-5.0624985159324165	13.423300675270353	271415
271418	EDA	fault-independent test-generation for software-based self-testing	2018	-4.524275410354323	11.756818015909152	271445
271537	EDA	on-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology	2007	-5.207591893614903	13.777110421890054	271564
271572	Embedded	a protective relay voting scheme utilizing automation controllers	2012	-4.478607988351691	13.071999714858046	271599
271595	Arch	instruction-level impact comparison of rt- vs. gate-level faults in a modern microprocessor controller	2009	-3.704242760790872	13.599272570112904	271622
271697	EDA	stock: stochastic checkers for low-overhead approximate error detection	2016	-5.142137094299836	13.754933419134984	271724
271766	EDA	switching sensitive driver circuit to combat dynamic delay in on-chip buses	2005	-6.745586868123589	13.361557308047292	271793
271893	EDA	a practical design method for prototyping self-timed processors using fpgas	2016	-5.492872694525147	12.188137074066296	271920
271904	EDA	predicting interconnect delay for physical synthesis in a fpga cad flow	2007	-5.641146517888505	12.205629982301927	271931
272075	Arch	testability of path history memories with register-exchange architecture used in viterbi-decoders	2002	-5.304160557161253	11.507532531564404	272102
272089	EDA	reducing expected delay and power in fpgas using buffer insertion in single-driver wires	2012	-7.1762171948404605	12.09085292928278	272116
272185	EDA	analytical prediction formula of random variation in high frequency performance of weak inversion scaled mosfet	2014	-6.434709821592072	12.910716449564	272212
272241	Arch	a spatial path scheduling algorithm for edge architectures	2006	-6.975871924473123	11.663428288334575	272268
272526	EDA	reliability analysis for on-chip networks under rc interconnect delay variation	2006	-3.514197755546409	14.42971504354321	272553
272587	EDA	statistical bellman-ford algorithm with an application to retiming	2006	-6.418939514573069	11.954473290585556	272614
272661	EDA	statistical timing analysis considering spatially and temporally correlated dynamic power supply noise	2008	-6.575051336539117	12.244811895129391	272688
272688	EDA	circuit and layout combination technique to enhance multiple nodes upset tolerance in latches	2015	-6.294672284358173	13.704966283135926	272715
272733	EDA	power macromodeling of global interconnects considering practical repeater insertion	2004	-6.170099725544101	12.068993196930506	272760
272946	EDA	on improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction	2012	-5.4832739290883366	14.938535270977962	272973
273027	EDA	statistical estimation of average power dissipation in sequential circuits	1997	-6.172222404088018	11.383567432400355	273054
273030	Arch	introducing ovp awareness to achieve an efficient permanent defect locating	2012	-4.494875221149434	13.451074461424033	273057
273085	Arch	on the design of a fault tolerant ripple-carry adder with controllable-polarity transistors	2015	-5.720665485833541	13.097976251602876	273112
273248	Arch	nanodevice-based novel computing paradigms and the neuromorphic approach	2012	-5.15897757391295	13.558322756517727	273275
273458	Arch	energy-efficient redundant execution for chip multiprocessors	2010	-4.260559508843263	14.15853505774864	273485
273460	EDA	a linear-time approach for static timing analysis covering all process corners	2006	-6.412094556149729	11.651411256520673	273487
273496	EDA	high-performance noise-tolerant circuit techniques for cmos dynamic logic	2008	-7.1276956885640015	13.74416055763643	273523
273539	EDA	t4a: system-on-chip design using tri-gate technology	2014	-4.323857975954496	13.196323930282693	273566
273560	EDA	interconnect modeling for improved system-level design optimization	2008	-4.743246766698088	13.132792314421813	273587
273759	EDA	test pattern generation for realistic bridge faults in cmos ics	1991	-4.956127319615164	11.391432167518715	273786
273895	EDA	versatile high-level synthesis of self-checking datapaths using an on-line testability metric	2003	-4.5747578168413305	11.520547270935488	273922
273920	Arch	casper — configurable design space exploration of programmable architectures for machine learning using beyond moore devices	2017	-4.101597955645405	13.329436149170592	273947
273927	EDA	applying razor flip-flops to sram read circuits	2017	-4.5205249229386855	11.28826989763559	273954
274054	EDA	crosstalk- and seu-aware networks on chips	2007	-4.08862128232737	13.508213220205526	274081
274061	EDA	power-aware test: challenges and solutions	2007	-4.120505634668623	12.967470719849802	274088
274062	EDA	a large scale access-control list for iot security comprising embedded ip-core and ddr dram	2016	-6.100474741081084	14.904870692107865	274089
274466	Networks	technology requirements for optical fiber submarine systems	1983	-3.742433516543748	12.699610214977774	274493
274502	EDA	a reconfigurable power conscious core wrapper and its application to system-on-chip test scheduling	2008	-5.699780381721148	12.126142296024902	274529
274535	EDA	on-line testing of permanent radiation effects in reconfigurable systems	2013	-4.107383106899584	12.774474747248625	274562
274710	EDA	on-chip fingerprinting of ic topology for integrity verification	2016	-5.151010539180828	14.788118423338007	274737
274873	EDA	on optimal power-aware path sensitization	2016	-6.3960316991375405	12.055114669422526	274900
275015	EDA	joint hybrid frequent value cache and multi-coding for data bus energy saving	2016	-6.441667505806173	13.850783639279964	275042
275105	Embedded	double node charge sharing seu tolerant latch design	2014	-6.0669987080989625	13.547252099942167	275132
275253	Security	electromagnetic induction attacks against embedded systems	2018	-4.9294229755473635	14.844132407327306	275280
275621	EDA	statistical analysis of subthreshold leakage current for vlsi circuits	2004	-6.527809932970892	12.431118272888524	275648
275790	EDA	edt channel bandwidth management in soc designs with pattern-independent test access mechanism	2011	-5.057748366459103	11.909652822173955	275817
276146	EDA	digital statistical analysis using vhdl	2010	-6.14797304748716	12.379180220234922	276173
276199	EDA	rapid growth of ip traffic is driving adoption of silicon photonics in data centers	2017	-3.647405758039653	13.751281009180989	276226
276239	EDA	built-in self-reconfiguring systems for mesh-connected processor arrays with spares on two rows/columns	2000	-4.6539734716159336	12.902022789463404	276266
276254	SE	statistical tolerance analysis for assured analog test coverage	2003	-5.526352913092421	11.996395207737455	276281
276379	SE	ctx: a clock-gating-based test relaxation and x-filling scheme for reducing yield loss risk in at-speed scan testing	2008	-5.878362071519933	12.055508796514902	276406
276570	EDA	the interpretation and application of rent's rule	2000	-6.994988032284403	11.52439136553364	276597
276578	Arch	ar-smt: a microarchitectural approach to fault tolerance in microprocessors	1999	-3.5849444143382883	14.077469797467591	276605
276781	EDA	engineering crossbar based emerging memory technologies	2012	-5.879404658497482	13.919161916230323	276808
276888	Networks	the concurrent simulation of nearly identical digital networks	1973	-5.500326951026395	11.917785482719461	276915
276929	EDA	a partitioning based physical scan chain allocation algorithm that minimizes voltage domain crossings	2008	-7.032676783873719	11.98143529085518	276956
277264	EDA	verilog-a based effective complementary resistive switch model for simulations and analysis	2014	-6.767595950416667	13.54701423159972	277291
277366	EDA	non-volatile look-up table based fpga implementations	2016	-4.960892505857462	13.708360896529332	277393
277428	SE	compression of multiple-valued data serial streams by means of parallel lfsr signature analyzer	1984	-5.108105760799852	11.369771515503453	277455
278027	EDA	delay modeling of cmos/cpl logic circuits	2005	-6.4984788461006975	11.854782478705927	278054
278154	EDA	considerations for implementing ieee 1149.1 on system-on-a-chip integrated circuits	2000	-4.175733664826601	11.797356729588484	278181
278252	EDA	product futures	2011	-3.6515935660520102	12.800031670144987	278279
278528	EDA	a look at future costs of large integrated arrays	1966	-3.8310760554704686	12.706007214964302	278555
278537	EDA	17.4 a 14nm 1.1mb embedded dram macro with 1ns access	2015	-6.3959469738122845	14.102340951807781	278564
278861	EDA	input pattern classification for transistor level testing of bridging faults in bicmos circuits	1996	-5.414947056719629	11.934005847942837	278888
278993	Arch	clock controller design in supersparc ii microprocessor	1995	-4.626593351025214	11.992436395124528	279020
279040	EDA	computer-aided design and scaling of deep submicron cmos	1993	-6.248867366954968	12.73634141555262	279067
279050	EDA	testing random defect and process variation induced comparison faults of tcams with asymmetric cells	2010	-5.7483176463873376	12.21578970246028	279077
279128	EDA	mtcmos low-power optimization technique (lpot) for 1v pipelined risc cpu circuit	2014	-7.0016611438101295	13.863411085631098	279155
279166	NLP	multi-lingual interoperability in speech technology	2001	-7.165286944545818	11.712997765719507	279193
279208	Arch	approximate differential encoding for energy-efficient serial communication	2016	-7.116775027843424	14.076282545306412	279235
279536	Arch	a 22 nm all-digital dynamically adaptive clock distribution for supply voltage droop tolerance	2013	-6.2561518045310365	13.756834375093947	279563
279565	EDA	fpga-based fault injection techniques for fast evaluation of fault tolerance in vlsi circuits	2001	-4.010637929408334	12.668911482598595	279592
279671	EDA	itrs 2011 analog eda challenges and approaches	2012	-4.128270582027312	12.395828889075425	279698
279676	EDA	exploiting dual-output programmable blocks to balance secure dual-rail logics	2010	-5.545167084065486	15.097504013072426	279703
279678	Arch	fine-grained fault tolerance for process variation-aware caches	2010	-5.1868646144250965	13.441524942142408	279705
279888	Visualization	statistical analysis of clock skew variation in h-tree structure	2005	-6.238500017989832	12.979064751784355	279915
280083	EDA	routability-driven fpga placement contest	2016	-4.0544256734645785	12.180916033694295	280110
280223	EDA	from latency-insensitive design to communication-based system-level design	2015	-3.659959377597984	12.556003387176068	280250
280484	HPC	ecc parity: a technique for efficient memory error resilience for multi-channel memory systems	2014	-4.689543470331941	14.281271250726366	280511
280538	EDA	implementation of fpga for decision making in portable automatic testing systems for ic's library & digital circuits	2011	-4.095497567748513	11.81641253231631	280565
280539	Metrics	cmos ic reliability indicators and burn-in economics	1998	-5.48574450980551	12.593514423746276	280566
280632	EDA	fast and accurate architectural vulnerability analysis for embedded processors using instruction vulnerability factor	2016	-4.3490319357217375	13.639455411871385	280659
280712	EDA	research and design of tmr-based fault tolerance system for cnc	2012	-4.361006453625779	11.495605248631213	280739
280873	EDA	sram yield-per-area optimization under spatially-correlated process variation	2016	-6.375321002661562	12.285394232600124	280900
280937	EDA	design theory and implementation for low-power segmented bus systems	2003	-7.116986197600063	12.042493037032981	280964
281099	EDA	gate sizing: finfets vs 32nm bulk mosfets	2006	-6.494261445236933	13.633044381485007	281126
281287	EDA	emulation-based analysis of system-on-chip performance under variations	2016	-5.251859583517994	13.424208005714624	281314
281291	EDA	vertically integrated soi circuits for low-power and high-performance applications	2002	-5.990172000164452	13.691232029110015	281318
281429	EDA	1t2r: a novel memory cell design to resolve single-event upset in rram arrays	2017	-5.442096933091934	13.678285019821539	281456
281508	EDA	modeling x-ray proximity lithography	1993	-4.238046205197845	12.750450393749466	281535
281515	EDA	auto-bet-ams: an automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design framework	2010	-4.907302115699466	12.037920109921167	281542
281590	EDA	a simple yet efficient accuracy-configurable adder design	2017	-5.525420153694164	13.598494643753495	281617
281717	EDA	a timing-constrained incremental routing algorithm for symmetrical fpgas	1996	-6.911266154092955	11.571670108339966	281744
281845	EDA	mixed rl-huffman encoding for power reduction and data compression in scan test	2004	-5.656479350777465	11.536392775601671	281872
282115	EDA	scheduling of pde setting and timing tests for post-silicon skew tuning with timing margin: [extended abstract]	2014	-6.234191954141233	12.779321645431736	282142
282147	EDA	power-aware soc test planning for effective utilization of port-scalable testers	2008	-5.419205978191309	12.335933599547195	282174
282271	EDA	three-dimensional integrated circuits implementation of multiple applications emphasising manufacture reuse	2011	-4.4889840733299105	12.353894007762143	282298
282326	EDA	don't let the x-bugs bite: conquer elusive x-propagation issues early! get them before they get you!	2011	-3.8243376573671735	11.404443146425965	282353
282388	EDA	a cmos 90nm 50mhz supply noise tolerant high density 8t-nand rom	2015	-6.018617018321318	14.903823501820225	282415
282404	EDA	novel berger code checker	1995	-5.475453069051527	11.347665599029346	282431
282513	EDA	using carbon nanotube in digital memories	2009	-5.052378712651001	13.497074995771403	282540
282532	EDA	hardware trojan detection by delay and electromagnetic measurements	2015	-5.2227510168477735	14.438401585877864	282559
282568	EDA	2-phase high-frequency clock distribution with split-io dual-vt repeaters for suppressed leakage currents	2015	-6.891201564628247	13.686536307807437	282595
282609	EDA	a computer aided procedure for performing static loading validation of digital logic systems	1984	-5.467340475602031	11.643870598519294	282636
282688	EDA	computing reliability: on the differences between software testing and software fault injection techniques	2017	-3.8128154665346465	13.241775287125124	282715
282703	Arch	characterizing system-level vulnerability for instruction caches against soft errors	2011	-4.1733230301363955	13.83232453749482	282730
282704	Arch	integrated circuit identification and true random numbers using 1.5-transistor flash memory	2017	-5.609477122485633	15.043151023082476	282731
282796	EDA	leakage current reduction by new technique in standby mode	2004	-6.970541857918928	13.796574532391038	282823
282802	EDA	custom versus cell-based asic design for many-channel correlators	2018	-4.181142850907233	13.34771000679101	282829
282880	EDA	low-power ternary content-addressable memory design using a segmented match line	2008	-6.909399382405781	14.128038617476413	282907
282908	EDA	variability-aware gradual aging for generating reliability figures of a neural measurement system	2013	-5.951578018467735	13.090403216175295	282935
282984	EDA	variability-aware reliability simulation of mixed-signal ics with quasi-linear complexity	2010	-6.5054582089753215	12.118667411747124	283011
283071	EDA	a 3.14 um2 4t-2mtj-cell fully parallel tcam based on nonvolatile logic-in-memory architecture	2012	-6.6646169188137865	13.990748981560388	283098
283106	SE	decouple: defect current detection in deep submicron i_ddq	2000	-5.497656824392296	12.002494684256046	283133
283432	EDA	ant3d: simultaneous partitioning and placement for 3-d fpgas based on ant colony optimization	2016	-6.780478219526205	11.449368123818704	283459
283436	EDA	on techniques for handling soft errors in digital circuits	2010	-5.9207209811556325	12.667539747743994	283463
283523	EDA	an overview of the design and verification subsystem of the engineering design system	1983	-3.5178155611251203	11.739858607636574	283550
283719	Arch	low power on-chip current monitoring medium-grained adaptive voltage control	2007	-6.1791025421916235	13.987501323144839	283746
283769	Arch	networking industry trends in esd protection for high speed ios	2013	-4.023600096449062	13.68243072606806	283796
283781	EDA	a sat-based timing driven place and route flow for critical soft ip	2018	-3.777203661302067	12.436534420610206	283808
283857	EDA	on incremental component implementation selection in system synthesis	2010	-6.390315685300669	11.308262152715715	283884
283880	EDA	a fully qualified top-down and bottom-up mixed-signal design flow for non volatile memories technologies	2003	-3.9414830666410343	12.29608446678761	283907
284811	Arch	dynamically biased low power high performance 3.3v output buffer in a single well bulk cmos 1.8v oxide 45nm process	2012	-6.460084765408876	14.00896866162395	284838
284843	EDA	an architectural leakage power simulator for vhdl structural datapaths	2003	-6.412438456638711	12.487690288543027	284870
284936	EDA	a new delay test based on delay defect detection within slack intervals (ddsi)	2006	-5.566141959574387	11.44602931168881	284963
284973	Crypto	analysis of secret key revealing trojan using path delay analysis for some cryptocores	2014	-4.970505327872802	14.949187263084914	285000
284975	EDA	fault-tolerant design strategies for high reliability and safety	1993	-4.3606784909568574	11.408406237603035	285002
285298	EDA	variation-aware, reliability-emphasized design and optimization of rram using spice model	2015	-5.4439760639647075	13.518792165472135	285325
285454	EDA	making split fabrication synergistically secure and manufacturable	2017	-5.4768525724990536	13.461581763358648	285481
285470	EDA	supply voltage selection in voltage island based soc design	2008	-6.640173439123776	12.6779630914044	285497
285539	Arch	software-based control flow error detection and correction using branch triplication	2011	-3.7860690579928638	13.78698318412964	285566
285582	EDA	reliability challenges of real-time systems in forthcoming technology nodes	2013	-3.714977581537473	12.922144859822795	285609
285616	Arch	characterizing noise pulse effects on the power consumption of idle digital cells	2018	-6.106283235003088	13.475491049582162	285643
285701	EDA	a novel methodology for transistor-level power estimation	1996	-6.475518500997317	12.122172357273705	285728
285776	EDA	on designing an efficient numerical-based forbidden pattern free crosstalk avoidance codec for reliable data transfer of nocs	2016	-5.809652970427246	13.60401543871025	285803
285816	EDA	reduced communication costs via network flow and scheduling for partitions of dynamically reconfigurable fpgas	2010	-7.22029836336517	11.408187392285269	285843
285987	Arch	fault tolerance in fft arrays: time redundancy approaches	1992	-4.681156060595789	12.636740071931158	286014
286041	EDA	variability aware low leakage reliable sram cell design technique	2012	-6.44857959798205	13.922098787418216	286068
286240	EDA	high throughput asynchronous noc switch for high process variation	2013	-6.007578528975771	13.53785789183219	286267
286247	EDA	a unified approach for full chip statistical timing and leakage analysis of nanoscale circuits considering intradie process variations	2008	-6.7105887413886585	12.187758615695035	286274
286272	EDA	a cost effective test screening method on 40-nm 4-mb embedded sram for low-power mcu	2015	-6.028407345914675	13.308972750086667	286299
286361	EDA	accurate direct and indirect on-chip temperature sensing for efficient dynamic thermal management	2010	-5.225040610572124	13.868305419774261	286388
286433	EDA	a general graph based pessimism reduction framework for design optimization of timing closure	2018	-7.052664311173955	11.626518840084549	286460
286544	EDA	clock skew optimization considering complicated power modes	2010	-6.587239289929157	12.685782286060837	286571
286558	EDA	a case study on error resilient architectures for wireless communication	2012	-4.471104927840267	14.056076887734466	286585
286655	Logic	impact of soft errors in a jet engine controller	2012	-4.135479246298488	13.333663221489733	286682
286660	Theory	matrix representation of iterative approximate byzantine consensus in directed graphs	2012	-4.5238356577094985	14.827570901142193	286687
286677	EDA	a “flying-adder” on-chip frequency generator for complex soc environment	2007	-4.52707050288316	12.830543245144892	286704
286848	Arch	thermal-assisted spin transfer torque memory (stt-ram) cell design exploration	2009	-4.4088781045102605	13.68591970108296	286875
286860	EDA	pseudo pin assignment with crosstalk noise control	2000	-6.946100292599362	11.895283600044198	286887
286886	EDA	low power test compression with programmable broadcast-based control	2014	-5.847139400116942	11.661875352559926	286913
286892	Robotics	hv cmos orientated variation-aware layout and robust solution	2011	-5.524725716282908	13.180706465237654	286919
286911	Arch	memristor-based 4:2 compressor cells design	2016	-6.466567365681424	13.376194866539613	286938
286924	Embedded	signal processing in cyber-physical mems sensors: inertial measurement and navigation systems	2017	-3.6948027777447527	13.108176252006713	286951
287024	EDA	selection of critical paths for reliable frequency scaling under bti-aging considering workload uncertainty and process variations effects	2018	-5.985487634547291	13.17505430061417	287051
287116	EDA	skb-tree: a fixed-outline driven representation for modern floorplanning problems	2012	-7.1306064578224175	11.988594432864465	287143
287340	EDA	a reliability-aware ldpc code decoding algorithm	2007	-4.8932655081891845	13.773892980915232	287367
287618	EDA	minimum energy near-threshold network of pla based design	2005	-6.179464652439813	13.874396809111829	287645
287844	EDA	distributed on-chip switched-capacitor dc–dc converters supporting dvfs in multicore systems	2014	-5.764206231424907	13.9457847085689	287871
287992	EDA	yield enhancement methodology for cmos standard cells	2006	-4.720639914013135	11.855867211632907	288019
288050	Arch	device mismatch: an analog design perspective	2007	-5.037737720383522	12.390594594730565	288077
288177	EDA	testing of interposer-based 2.5d integrated circuits	2016	-5.154426252615427	12.407751145345564	288204
288179	Arch	adaptive write and shift current modulation for process variation tolerance in domain wall caches	2016	-6.198808722763448	14.347575726289262	288206
288277	EDA	signal coding and cmos gates for combinational functional blocks of very deep submicron self-checking circuits	2000	-5.565126453511742	12.332636929354287	288304
288302	EDA	detecting undetectable controller faults using power analysis	2000	-4.485515550336183	12.222368144751036	288329
288310	EDA	reliability analysis of analog circuits using quadratic lifetime worst-case distance prediction	2010	-6.4889743788025145	12.269384087179162	288337
288638	EDA	dual-lfsr reseeding for low power testing	2012	-5.763637534921457	11.680125423179305	288665
288697	Arch	csr: core surprise removal in commodity operating systems	2016	-3.4508389766296887	14.180520711440652	288724
288902	EDA	intellectual property cores: protection designs for ce products	2016	-4.714554295089376	14.762112272830484	288929
289075	SE	on the probability of detecting data errors generated by permanent faults using time redundancy	2003	-5.008528983670863	11.683460256500215	289102
289090	Arch	ultra-low power design approaches for iot	2014	-4.357646586127293	14.194762683772344	289117
289157	Arch	a comparison of simulation based and scan chain implemented fault injection	1998	-3.630029069537376	12.098108605839245	289184
289166	EDA	boolean and current detection of mos transistor with gate oxide short	2001	-5.8732105784595525	12.14556123385299	289193
289336	EDA	a method for compressing test data based on burrows-wheeler transformation	2002	-5.9435480261647715	11.294099854205196	289363
289500	EDA	cost-effective robustness in clock networks using near-tree structures	2015	-6.9285618311332735	11.863813503037564	289527
289520	EDA	genetic algorithm based test scheduling and test access mechanism design for system-on-chips	2003	-6.047839147479425	11.614121635473044	289547
289590	EDA	parasitic aware process variation tolerant voltage controlled oscillator (vco) design	2008	-6.627394555895733	13.485568120811855	289617
289621	EDA	cmos standard cells characterization for i/sub ddq/ testing	2002	-5.43962862349251	11.729449251715506	289648
289819	EDA	a novel table-based approach for design of finfet circuits	2009	-6.4750045852327505	12.735149724125705	289846
289837	Metrics	evaluation of clock distribution networks' most likely faults and produced effects	2001	-5.168186906625123	12.067122633661244	289864
289911	EDA	exploiting memristors for compressive sampling of sensory signals	2018	-6.4169578222507075	14.07640321822357	289938
289962	Security	mems gyroscopes as physical unclonable functions	2016	-5.656603721260992	15.097278090515914	289989
290009	EDA	reducing burn-in time through high-voltage stress test and weibull statistical analysis	2006	-4.679276410099717	11.99935401704242	290036
290039	EDA	estimation of bist resources during high-level synthesis	1998	-5.854290854724363	11.392174597511055	290066
290089	EDA	effects of using advanced cooling systems on the overall power consumption of processors	2013	-5.3660846011545695	13.918447824697568	290116
290167	Theory	defects tolerant logic gates for unreliable future nanotechnologies	2007	-5.148436447424605	12.892371101726546	290194
290206	EDA	designing state machines for testability	1988	-3.4759403339547754	11.797472290659757	290233
290337	EDA	a 65-nm 25.1-ns 30.7-fj robust subthreshold level shifter with wide conversion range	2015	-6.746068287187	13.849358022337706	290364
290380	EDA	using embedded fpgas for soc yield improvement	2002	-4.352342082862843	12.374977645770848	290407
290392	EDA	imprecise security: quality and complexity tradeoffs for hardware information flow tracking	2016	-4.558469593458941	14.582764794550457	290419
290410	Arch	self-adaptive data caches for soft-error reliability	2008	-3.8511619862787208	14.336915312108127	290437
290461	EDA	sequential importance sampling for low-probability and high-dimensional sram yield analysis	2010	-6.5488658633792065	12.132253770167678	290488
290556	EDA	self-test scheduling with bounded test execution	1992	-5.476096569107653	11.460786483665785	290583
290592	Arch	an average-performance-oriented subthreshold processor self-timed by memory read completion	2011	-7.042474545941352	14.08910080741415	290619
290676	EDA	sensitivity-guided metaheuristics for accurate discrete gate sizing	2012	-6.586851599785618	12.068121063355678	290703
290715	EDA	rtl analysis and modifications for improving at-speed test	2012	-4.863428471673992	11.591776134061206	290742
290808	Arch	nanowire addressing in the face of uncertainty	2006	-5.319200315165786	12.497472557637785	290835
290844	Arch	a robust 8t finfet sram cell with improved stability for low voltage applications	2016	-6.135995418854997	13.811988215594198	290871
290877	Arch	short burst software transparent on-line mbist	2016	-3.4113066042764135	13.113507463431757	290904
290971	EDA	fault simulation of interconnect opens in digital cmos circuits	1997	-5.831851568903272	12.002630829822714	290998
290999	EDA	selectors for high density crosspoint memory arrays: design considerations, device implementations and some challenges ahead	2015	-5.522632498117226	13.622116680395663	291026
291004	Security	validation of hardware security and trust: a survey	2018	-4.7731030927459885	14.849905150297742	291031
291014	EDA	diagnose compound scan chain and system logic defects	2007	-4.937617449949333	11.631020835239847	291041
291199	EDA	a correction code for multiple cells upsets in memory devices for space applications	2016	-5.026141694678937	13.744612113314185	291226
291287	EDA	minimum-energy state guided physical design for nanomagnet logic	2013	-6.413577650915668	12.564842029189085	291314
291654	EDA	hardware and software transparency in the protection of programs against seus and sets	2008	-3.8461035908200008	13.5467616541864	291681
291742	EDA	study and reduction of variability in 28 nm fully depleted silicon on insulator technology	2016	-4.587439305342427	11.312111544170143	291769
291756	EDA	microprocessors thermal challenges for portable and embedded systems using thermal throttling technique	2011	-5.191583075534972	13.970328382886185	291783
291765	EDA	a 1.41mw on-chip/off-chip hybrid transposition table for low-power robust deep tree search in artificial intelligence socs	2017	-6.337021575267162	14.180136916617355	291792
291870	EDA	benefits and costs of power-gating technique	2005	-5.727307091521577	13.648581793230248	291897
291998	EDA	a low-ser efficient core processor architecture for future technologies	2007	-4.822897663054089	13.790687684349964	292025
292024	EDA	mtunes: efficient post-silicon tuning of mixed-signal/rf integrated circuits based on markov decision process	2015	-5.921983664601703	13.325426804856589	292051
292038	EDA	an efficient comparative concurrent built-in self-test technique	1995	-5.597943384783554	11.474504709585442	292065
292164	EDA	explaining the gap between asic and custom power: a custom perspective	2005	-5.01758550657976	13.487936370507322	292191
292250	EDA	a pc-based educational tool for cmos integrated circuit design	1999	-3.478140859834992	11.65880576111559	292277
292268	EDA	a code transition delay model for adc test	2001	-5.6802687758955415	11.4296096155652	292295
292321	Theory	cellular automata with random memory and its implementations	2017	-6.936593356043968	12.68406829284976	292348
292439	EDA	exploring independent gates in finfet-based transistor network generation	2014	-6.7138983130906675	11.51983824293962	292466
292587	EDA	optimal useful clock skew scheduling in the presence of variations using robust ilp formulations	2006	-6.487816318041669	12.41484454145517	292614
292638	EDA	power-aware design of nanometer mcml tapered buffers	2008	-6.770253644947967	13.083401174686976	292665
292792	Arch	self-synchrounous circuits with completion/error detection as a candidate of future lsi resilient for pvt variations and aging	2010	-5.179187078562621	13.373409746896256	292819
292922	EDA	conquering noise in deep-submicron digital ics	1998	-5.272731630222572	12.229899319110107	292949
293044	Embedded	construction of latch design with complete double node upset tolerant capability using c-element	2018	-5.3206748566272895	13.481170325478336	293071
293582	Arch	sas: source asynchronous signaling protocol for asynchronous handshake communication free from wire delay overhead	2013	-3.651999368247552	14.61835893972929	293609
293643	Arch	low power micoprocessors for comparative study on bus architecture and multiplexer architecture	1998	-6.584319045739265	12.823189821387944	293670
293672	EDA	stress aware switching activity driven low power design of critical paths in nanoscale cmos circuits	2011	-6.5375046817902955	13.710263601880136	293699
293705	EDA	exploiting variable cycle transmission for energy-efficient on-chip interconnect design	2008	-6.758404950990754	13.295846928840053	293732
293925	EDA	synthesis-based design and implementation methodology of high-speed, high-performing unit: l2 cache unit design	2015	-6.735791366757293	11.951891804906133	293952
293933	EDA	protest: a low cost rapid prototyping test system for asics and fpgas	1997	-3.5978975825693875	11.572323807325928	293960
294120	Arch	sensitivity to soft errors of nmos and pmos transistors evaluated by latches with stacking structures in a 65 nm fdsoi process	2018	-6.234618392344832	13.752707837212455	294147
294245	EDA	minvdd testing for weak cmos ics	2001	-5.533480870467117	12.620532287364608	294272
294272	EDA	confronting the variability issues affecting the performance of next-generation sram design to optimize and predict the speed and yield	2014	-4.9116215759282555	13.47613405267867	294299
294307	EDA	information theoretic modeling and analysis for global interconnects with process variations	2011	-6.2005235968359	13.275505402234185	294334
294429	EDA	a floorplan-based power network analysis methodology for system-on-chip designs	2007	-6.258824215735488	12.018456765899652	294456
294478	EDA	characterization of asynchronous templates for integration into clocked cad flows	2009	-3.4152276414898832	11.572012092399234	294505
294480	EDA	a holistic approach to accurate tuning of rf systems for large and small multiparameter perturbations	2010	-6.360626610028159	11.40021837255743	294507
294604	EDA	on single/dual-rail mixed ptl/static circuits in floating-body soi and bulk cmos: a comparative assessment	2003	-7.064189460916571	13.546572059085445	294631
294730	EDA	sleep switch dual threshold voltage domino logic with reduced standby leakage current	2004	-6.841550924153687	13.856317425209825	294757
295040	EDA	fault characterization and testability analysis of emitter coupled logic and comparison with cmos & bicmos circuits	1993	-6.10969858615869	13.335292470627554	295067
295132	EDA	inverse gating for low energy encryption	2018	-6.780680016558814	13.465944706463787	295159
295157	EDA	adaptive least mean square behavioral power modeling	1997	-5.205260957082415	11.962164568074494	295184
295171	EDA	congestion prediction in early stages of physical design	2009	-7.077466727854018	11.816396363576994	295198
295178	Robotics	reconfigurable amplifier circuits for adaptive sensor systems employing bio-inspiration	2004	-4.3275277543920785	12.255639199154587	295205
295227	DB	proposal of a simple ultra-low contention cd roadm	2016	-3.478375347335537	11.985239726068109	295254
295302	EDA	on-line self-healing of circuits implemented on reconfigurable fpgas	2007	-4.5355179740574565	13.27464905928126	295329
295456	EDA	a bootstrapped nmos charge recovery logic	1998	-7.095571056463274	13.752090997163744	295483
295817	EDA	a sigma-delta adc design automation tool with embedded performance estimator	2006	-5.7178245077816285	12.22050973011406	295844
295836	EDA	minimizing leakage power in sequential circuits by using mixed vt flip-flops	2007	-6.557123710688853	12.885997136851962	295863
296080	EDA	an 82% energy-saving change-sensing flip-flop in 40nm cmos for ultra-low power applications	2017	-6.8356686956638475	14.030270226754155	296107
296157	EDA	medea+ and itrs roadmaps	2002	-3.689407087642768	13.08299908766145	296184
296204	EDA	power optimization opportunities for a reconfigurable arithmetic component in the deep submicron domain	2012	-3.6565638985256053	13.312940213830533	296231
296243	HCI	a 2kx1k space switch asic for use in digital exchanges	1994	-3.96320917500364	13.719734637393325	296270
296325	EDA	digital oscillation-test method for delay and stuck-at fault testing of digital circuits	1998	-5.4674408130825	11.888416286010154	296352
296354	EDA	low power and hardware cost stumps bist	2015	-5.5963843027451645	11.895040922709512	296381
296402	EDA	a current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime	2009	-7.107897414170918	13.92080137681286	296429
296450	EDA	noise-tolerant design and analysis for a low-voltage dynamic full adder cell	2002	-7.023296552524165	13.705730565780993	296477
296572	Arch	performance-reliability trade-offs in short range rf power amplifier design	2018	-6.21088413459124	13.523463454847914	296599
296606	EDA	mitigation of nbti induced performance degradation in on-chip digital ldos	2018	-6.703602721778148	13.973140839952027	296633
296638	EDA	designing robust gals circuits with triple modular redundancy	2012	-4.25171653985684	12.725031192720346	296665
296656	EDA	a low-power field-programmable gate array routing fabric	2009	-6.217921936848269	14.091196209368198	296683
296725	Security	optical fault induction attacks	2002	-5.176886876261774	14.952921190516474	296752
296819	EDA	degradation analysis of high performance 14nm finfet sram	2018	-5.588838858357718	13.760179625663016	296846
296994	Security	physical unclonable functions based on temperature compensated ring oscillators	2016	-5.813480742208634	14.855562419402812	297021
297214	Crypto	attacking and protecting ring oscillator physical unclonable functions and code-offset fuzzy extractors	2013	-5.434293945200374	15.114800392761305	297241
297499	EDA	a high fault coverage test approach for communication channels in network on chip	2017	-4.842574501079993	12.942276947117842	297526
297515	EDA	tmr and partial dynamic reconfiguration to mitigate seu faults in fpgas	2007	-3.9620716030286967	13.20025316868616	297542
297783	EDA	thermal-safe test scheduling for core-based system-on-chip integrated circuits	2006	-6.8165363947159445	11.895107814936805	297810
297960	EDA	fpl based self-test with deterministic test patterns	1992	-4.878103780254442	11.404953644149778	297987
297962	EDA	reducing leakage with mixed-v/sub th/ (mvt)	2005	-5.962391068171422	12.889305878551287	297989
298103	EDA	reliability tradeoffs in design of volatile and nonvolatile caches	2016	-4.8447317973258	13.918963826010053	298130
298249	EDA	multi-media applications and imprecise computation	2005	-4.662621034626531	11.940428658422825	298276
298251	Arch	high-efficiency crossbar switches using capacitively coupled signaling	2015	-6.973159697183451	14.070104406273188	298278
298343	Embedded	a hybrid approach to fault detection and correction in socs	2007	-3.9221719791711047	12.781804736068949	298370
298442	Arch	energy attacks and defense techniques for wireless systems	2013	-4.927479209212065	14.930488097955472	298469
298781	EDA	a dynamic-sdram-mode-control scheme for low-power systems with a 32-bit risc cpu	2001	-6.617564453990518	14.088600037949927	298808
299016	EDA	physical planning with retiming	2000	-7.182435252562108	11.646059609788473	299043
299575	Arch	software protection mechanisms for dependable systems	2008	-3.7784918574837434	13.685247719003279	299602
299743	EDA	enhanced technology mapping for fpgas with exploration of cell configurations	2015	-6.149678734714175	11.628958096209331	299770
299927	EDA	transactions on computational science xxiv	2014	-6.169589390951897	13.568825678858564	299954
299948	EDA	design and optimization of multi-level tam architectures for hierarchical socs	2003	-3.9600741108318704	12.222017871635284	299975
299977	EDA	vgaua: the variable geometry automated universal array layout system	1983	-4.3047932455769855	11.486507052856394	300004
300008	EDA	common-centroid capacitor layout generation considering device matching and parasitic minimization	2013	-7.1629607749753115	12.35644287914866	300035
300268	EDA	an effective approach for the diagnosis of transition-delay faults in socs, based on sbst and scan chains	2007	-4.7133554326307925	11.700356373875685	300295
300337	Security	where technology meets security: key storage and data separation for system-on-chips	2018	-5.184630532203794	15.02388399926594	300364
300378	EDA	flip-flops soft error rate evaluation approach considering internal single-event transient	2014	-6.1073598618252944	12.91511834930192	300405
300558	EDA	optimum wire sizing of rlc interconnect with repeaters	2004	-6.947800996003058	12.739250441156079	300585
300597	Arch	high performance and energy-efficient on-chip cache using dual port (1r/1w) spin-orbit torque mram	2016	-6.086702727881719	14.180021969197053	300624
300611	EDA	scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques	2005	-6.967325928643394	11.497210433704085	300638
300628	EDA	mrac: a memristor-based reconfigurable framework for adaptive cache replacement	2011	-5.68739581364777	13.890401605967714	300655
300733	EDA	efficient link-level error resilience in 3d nocs	2012	-3.809992306878628	14.438989102810929	300760
300865	SE	comprehensive defect analysis and testability of current-mode logic circuits	2000	-5.242955263248024	11.683854042594323	300892
300949	EDA	computer-aided redesign of vlsi circuits for hot-carrier reliability	1996	-5.490224822437827	12.573943532544305	300976
300982	EDA	sram-based unique chip identifier techniques	2016	-5.666306447508638	14.839188664895545	301009
301138	EDA	logic design with unipolar memristors	2016	-6.630821213412508	12.456490600404669	301165
301167	EDA	unified padring design flow	2013	-3.5432630633162607	12.031773491290377	301194
301188	EDA	low power compression utilizing clock-gating	2011	-5.762341753937043	12.049325626036243	301215
301307	EDA	an automated system for checking lithography friendliness of standard cells	2018	-5.682213106564308	12.018798754622765	301334
301402	Robotics	fault-pattern oriented defect diagnosis for flash memory	2006	-4.922700585123988	11.359859723751654	301429
301425	EDA	celltk: automated layout for asynchronous circuits with nonstandard cells	2013	-4.112014732867437	12.37840790132409	301452
301449	EDA	advances and challenges in flip-chip packaging	2006	-4.126603401692292	12.97050883674119	301476
301516	EDA	analytical logical effort formulation for minimum active area under delay constraints	2013	-6.8473404660652175	12.539811821985458	301543
301890	EDA	an all digital distributed sensor network based framework for continuous noise monitoring and timing failure analysis in socs	2014	-4.7449025042331625	13.188388571066437	301917
302016	EDA	fully distributed initialization procedure for a 2d-mesh noc, including off-line bist and partial deactivation of faulty components	2010	-4.307331206915892	13.249872441130764	302043
302027	Arch	secure and dependable noc-connected systems on an fpga chip	2016	-3.744358776572475	14.610426946025616	302054
302058	EDA	performance-centering optimization for system-level analog design exploration	2005	-6.095460651718062	12.205501503330805	302085
302127	EDA	a new reconfigurable clock-gating technique for low power sram-based fpgas	2011	-5.3489678982711935	13.204190202264178	302154
302265	EDA	a stochastic model for the interconnection topology of digital circuits	2001	-6.511760136494971	11.527223295644259	302292
302423	Embedded	variations of fault manifestation during burn-in — a case study on industrial sram test results	2011	-5.170047774180975	12.764689790957796	302450
302532	EDA	design and analysis of soft-error resilience mechanisms for gpu register file	2017	-3.837954686907888	14.316899093080508	302559
302742	EDA	modelling of the threshold voltage distributions of sub-20nm nand flash memory	2014	-5.939480199154568	13.293712185962493	302769
302797	EDA	test compression saves bits, cycles, and money	2008	-3.5857080743224907	12.9449678000067	302824
302802	EDA	clock power minimization using structured latch templates and decision tree induction	2013	-6.706568016457824	12.317101753986087	302829
302930	HPC	enabling power distribution network analysis flows for 3d ics	2010	-4.5871789833313805	12.531545571696553	302957
303000	Embedded	smartinjector: exploiting intelligent fault injection for sdc rate analysis	2013	-3.998229406582584	13.4108557290131	303027
303167	EDA	exploiting crosstalk to speed up on-chip buses	2004	-6.839716771847128	13.057504915714429	303194
303257	EDA	design of quality-configurable approximate multipliers suitable for dynamic environment	2018	-5.796617076199134	12.39572738133892	303284
303309	EDA	addressing useless test data in core-based system-on-a-chip test	2003	-5.5851096557388855	11.80377336724932	303336
303330	EDA	energy efficient in-memory computing platform based on 4-terminal spin hall effect-driven domain wall motion devices	2017	-5.72024757111684	14.319629822266176	303357
303470	Logic	mixed gates: leakage reduction techniques applied to switches for networks-on-chip	2006	-5.356612019052502	12.012584431488106	303497
303502	EDA	0.2 v 8t sram with pvt-aware bitline sensing and column-based data randomization	2016	-6.704554491668419	14.170509950060573	303529
303506	EDA	cmos: a paradigm for low power wireless?	2002	-4.47614317242078	12.761816756915787	303533
303647	Security	mro-puf: physically unclonable function with enhanced resistance against machine learning attacks utilizing instantaneous output of ring oscillator	2018	-4.469356798648125	15.09329637614552	303674
303855	EDA	crosstalk-aware statistical interconnect delay calculation	2012	-6.626103772380028	12.45638603025868	303882
303858	EDA	system fault-tolerance analysis of cots-based satellite on-board computers	2014	-4.1151018450359205	13.255356438160904	303885
303934	EDA	nbti-aware dual threshold voltage assignment for leakage power reduction	2012	-6.333897897307912	12.970851328375016	303961
303983	EDA	linear regression techniques for efficient analysis of transistor variability	2014	-6.097146796343049	12.807249377059627	304010
303995	SE	defect detection under realistic leakage models using multiple iddq measurement	2004	-5.513159773568384	12.487245906460767	304022
303998	EDA	self-repairing embryonic memory arrays	2004	-4.0103921738745365	11.51402408568202	304025
304090	EDA	towards variation-aware system-level power estimation of drams: an empirical approach	2013	-5.7722391518426095	13.153845418385425	304117
304133	EDA	on-chip interconnections: impact of adjacent lines on timing	2001	-6.780504915227215	12.83849932213343	304160
304160	Networks	structured asic, evolution or revolution?	2004	-3.9155384347939903	12.857911911484075	304187
304303	EDA	postplacement rewiring by exhaustive search for functional symmetries	2007	-6.976146891771253	11.372674005889454	304330
304375	EDA	looking into the future of nanoelectronics in the diversification efficient era	2016	-3.9806578066378564	13.339934304509024	304402
304412	EDA	variation-aware approaches with power improvement in digital circuits	2015	-6.199099416244048	13.330448539470046	304439
304492	EDA	application and analysis of rt-level software-based self-testing for embedded processor cores	2003	-3.9552290276736426	12.497880737399301	304519
304515	EDA	calligrapher: a new layout migration engine based on geometric closeness	2004	-5.202144240540425	12.402563122875009	304542
304610	EDA	a novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate mosfet	2006	-6.3757137414090135	13.642231575020974	304637
304667	EDA	thermal-aware 3d design for side-channel information leakage	2016	-5.297933798042314	15.066737736176885	304694
304823	Arch	energy-efficient design of the reorder buffer	2002	-6.0533012531707895	14.048518943191073	304850
304829	Robotics	laser diode burn-in and reliability testing	2006	-4.328769850240043	11.918373977521306	304856
305019	EDA	novel and general carbon nanotube fet-based circuit designs to implement all of the 39 ternary functions without mathematical operations	2013	-7.064351998529353	13.604494704021327	305046
305044	Arch	design techniques for fault-tolerant systolic arrays	1995	-4.074794505821699	12.777851298018625	305071
305093	EDA	power aware embedded test	2011	-4.9508920160237935	12.246139155870932	305120
305211	EDA	stochastic sequential machine synthesis with application to constrained sequence generation	2000	-6.231424920882944	11.347587685295643	305238
305389	Arch	duo: exposing on-chip redundancy to rank-level ecc for high reliability	2018	-4.002342014660177	14.314320165738328	305416
305498	EDA	an advanced timing characterization method using mode dependency	2001	-6.02109482046489	11.525260842136426	305525
305709	EDA	design and test of large embedded memories: an overview	2001	-3.809231269394601	11.515951992312365	305736
305735	EDA	scan cell reordering to minimize peak power during test cycle: a graph theoretic approach	2010	-5.959028838881258	11.741393503359616	305762
305771	EDA	a 135mv 0.13μw process tolerant 6t subthreshold dtmos sram in 90nm technology	2008	-6.77768717375793	14.113173709544576	305798
305779	Robotics	design for volume manufacturing in the deep submicron era	2006	-4.014844812439294	12.948084349163153	305806
305853	EDA	qca-based nano circuits design [adder design example]	2005	-5.450480782647476	12.423111024166362	305880
306116	EDA	integrated retiming and simultaneous vdd/vth scaling for total power minimization	2006	-6.761693583524478	12.317792087393995	306143
306339	HPC	statistical information processing: computing for the nanoscale era	2015	-3.9484271403983535	13.360748712108116	306366
306368	EDA	congestion prediction in early stages	2005	-7.1848370808671085	11.749660780161841	306395
306560	Vision	a run-time reconfiguration algorithm for vlsi arrays	2003	-7.223235357459134	11.371112658373034	306587
306619	EDA	on the simulation of hci-induced variations of ic timings at high level	2013	-5.189040244291572	13.408854070527894	306646
306643	NLP	a hybrid ppc method based on the empirical etch model for the 0.14µm dram generation and beyond	2002	-6.403784314279688	12.882975596621002	306670
306651	Security	testability of cryptographic hardware and detection of hardware trojans	2011	-4.889063302712665	14.854715632881467	306678
306659	Arch	design and analysis of testable mutual exclusion elements	2015	-5.229235644582988	11.343299943960035	306686
306677	EDA	implementation and evaluation for dependable bus control using cpld	2000	-5.112128678638412	11.503040434239507	306704
306940	EDA	implementing boundary-scan and pseudo-random bist in an asynchronous transfer mode switch	1991	-4.329321429351345	11.565881663255825	306967
307056	EDA	impact of interconnect length changes on effective materials properties (dielectric constant)	2007	-5.059533318047113	13.165497615394669	307083
307365	Visualization	the j-k gate	1976	-3.9057730820653016	12.525351199203095	307392
307431	EDA	statistical analysis and optimization of parametric delay test	2007	-5.396317992471475	11.316664072751355	307458
307485	Arch	voltage emergency prediction: using signatures to reduce operating margins	2009	-5.284436671062637	13.895593506694762	307512
307619	EDA	guest editorial: special issue on advances in design of ultra-low power circuits and systems in emerging technologies	2015	-5.186442555506604	13.81059797367512	307646
307716	EDA	design and synthesis of self-checking vlsi circuits	1993	-4.9790317526628085	11.814740041324134	307743
307822	Arch	evaluation of latch-based pufs implemented on 40 nm asics	2016	-6.1440692460486055	14.780006238848927	307849
307826	EDA	the dft challenges and solutions for the arm® cortex™-a15 microprocessor	2012	-3.3795104349443346	12.2045086189027	307853
307983	EDA	yield prediction by sampling with the eyes tool	1996	-5.0986645744855235	12.216565019158141	308010
307984	EDA	ultralow-voltage process-variation-tolerant schmitt-trigger-based sram design	2012	-6.629761903333665	14.053032511384055	308011
307987	Crypto	65-nm cmos low-energy rns modular multiplier for elliptic-curve cryptography	2018	-6.606643067262017	14.943313871527755	308014
308083	EDA	a puf-fsm binding scheme for fpga ip protection and pay-per-device licensing	2015	-5.322452212217488	15.045858994095163	308110
308091	Arch	degrading fault model for wsi interconnection lines	1993	-5.306442840185578	11.619207077337704	308118
308417	EDA	ip protection platform based on watermarking technique	2009	-5.005220390115749	14.974037073594813	308444
308695	EDA	a partially-adiabatic energy-efficient logic family as a power analysis attack countermeasure	2013	-5.2579083435140985	15.084638669625852	308722
308796	EDA	advanced techniques for rtl debugging	2003	-3.8459272502206265	11.337778307885404	308823
308905	EDA	bist and fault insertion re-use in telecom systems	2001	-3.991782595392628	12.013398416736507	308932
309024	EDA	a self-disabled sensing technique for content-addressable memories	2010	-6.9145661302770725	14.077498885037642	309051
309059	EDA	minimizing power consumption in scan testing: pattern generation and dft techniques	2004	-5.551328851747853	11.713360767524222	309086
309345	EDA	system verification of flexray communication networks through behavioral simulations	2010	-3.4324669024518264	11.930892611895844	309372
309633	EDA	synchronous latency insensitive design	2004	-3.8216601587261008	12.801263451438599	309660
309635	Arch	scan-based speed-path debug for a microprocessor	2010	-4.320311525560361	11.657411150927631	309662
309857	EDA	a fast decoupling capacitor budgeting algorithm for robust on-chip power delivery	2004	-7.180511115804394	11.897053498341045	309884
310314	EDA	evaluation of 32-bit carry-look-ahead adder circuit with hybrid tunneling fet and finfet devices	2015	-6.889033577738344	13.760009790046047	310341
310367	EDA	ac io loopback design for high speed µprocessor io test	2004	-3.8582940539169694	12.916388225081231	310394
310426	EDA	radiation-hardened designs for soft-error-rate reduction by delay-adjustable d-flip-flops	2017	-6.162282257115803	13.78191126242666	310453
310442	EDA	scalable stochastic processors	2010	-3.8457027078714416	14.372822184733481	310469
310569	EDA	efficient methodologies for 3-d tcad modeling of emerging devices and circuits	2013	-5.316985541172981	12.773987714924644	310596
310570	EDA	capacitive-coupling wordline boosting with self-induced vcc collapse for write vmin reduction in 22-nm 8t sram	2012	-6.5681751461146165	14.162947309831948	310597
310612	EDA	testing embedded memories: is bist the ultimate solution? answers to the key issues	1998	-4.899751179423573	12.090494065845842	310639
310804	EDA	partitioning algorithms for layout synthesis from register-transfer netlists	1992	-6.649383227787893	11.402730292126535	310831
310817	Arch	preventing integrated circuit piracy via custom encoding of hardware instruction set	2016	-4.932229812466282	14.88119988906719	310844
310998	EDA	sram leakage in cmos, finfet and cntfet technologies: leakage in 8t and 6t sram cells	2012	-6.647328093296671	14.035848434406462	311025
311013	Arch	jscan: a joint-scan dft architecture to minimize test time, pattern volume, and power	2016	-5.4167806078273735	11.898599684329133	311040
311087	EDA	testability features of the amd-k6 microprocessor	1998	-4.555032525411724	11.752651836881947	311114
311145	EDA	dfm-aware fault model and atpg for intra-cell and inter-cell defects	2017	-5.4500531361439375	11.910578294808367	311172
311440	EDA	practical compact modeling approaches and options for sub-0.1 mum cmos technologies	2003	-4.013760312162813	12.213534137087471	311467
311717	Arch	design and implementation of a fully reconfigurable chipless rfid tag using inkjet printing technology	2008	-3.771257612400964	11.597921417224693	311744
311726	Arch	skybridge-3d-cmos: a vertically-composed fine-grained 3d cmos integrated circuit technology	2016	-4.831495102258264	13.713354156080092	311753
311885	EDA	dynamic management of thermally-induced clock skew: an implementation perspective	2006	-6.096149831906049	13.57615580646137	311912
311924	EDA	pulse shrinkage based pre-bond through silicon vias test in 3d ic	2015	-5.654029202088371	12.473443263918623	311951
312023	EDA	robust clock tree routing in the presence of process variations	2008	-7.009275353768227	12.251084948842658	312050
312195	HPC	a methodology for power characterization of associative memories	2015	-3.842150112342074	12.809078933848705	312222
312209	Security	potential attacks on onboard aerospace systems	2012	-3.7785322828388224	13.795106612673745	312236
312269	ML	faster time-to-market, lower cost of development and test for standard analog ic	2000	-4.1563507049383785	12.143228979100618	312296
312779	EDA	variation and analog modeling	2013	-5.5157395345410345	12.966779293877785	312806
312786	EDA	stage-by-stage power gating circuit for ultra-low-power self-timed pipeline	2010	-4.293526865963777	11.7276125590031	312813
312806	SE	an approach to software artefact specification for supporting product line systems	2008	-4.955366955571866	11.654845799878736	312833
313189	SE	adaptive test method on production system-level testing (slt) to optimize test cost, resources and defect parts per million (dppm)	2018	-4.781082165588197	11.823864308183856	313216
313248	Embedded	dynamic testing of an sram-based fpga by time-resolved laser fault injection	2008	-4.1453575491024335	12.662904837460784	313275
313265	DB	silicon photonics for next generation system integration platform	2013	-3.861396146859451	13.4270476502455	313292
313453	EDA	integrated high-level synthesis and power-net routing for digital design under switching noise constraints	2001	-5.840069157132993	11.923685741588686	313480
313579	Arch	timing errors in ldpc decoding computations with overscaled supply voltage	2014	-5.734582187728269	13.872851186307635	313606
313835	EDA	variation-aware aging analysis in digital ics	2013	-6.10274941359109	12.826811955676654	313862
314242	EDA	circuit design perspectives for ge finfet at 10nm and beyond	2015	-6.0995198518145965	13.005865778307838	314269
314477	Theory	bubble memories--where do we stand?	1976	-3.662839256792696	13.151810602869144	314504
314478	EDA	on reusing test access mechanisms for debug data transfer in soc post-silicon validation	2008	-4.3819670381241185	12.337412469387006	314505
314495	EDA	statistical estimation of leakage current considering inter- and intra-die process variation	2003	-6.5721035478692285	12.414997258519564	314522
314538	EDA	wave pipelining using self reset logic	2006	-5.567147527196523	12.295352597101994	314565
314639	Embedded	on-line fault classification and handling in ieee1687 based fault management system for complex socs	2016	-4.2118282926485415	13.361374769001277	314666
314717	EDA	ca-bist for asynchronous circuits: a case study on the rappid asynchronous instruction length decoder	2000	-4.50885613164876	11.669435935275875	314744
314868	EDA	exploring compromises among timing, power and temperature in three-dimensional integrated circuits	2006	-6.067224637570983	13.317874163086346	314895
315029	EDA	computational performance optimisation for statistical analysis of the effect of nano-cmos variability on integrated circuits	2013	-6.243901859927897	12.171422190886624	315056
315117	EDA	application specific instruction memory transformations for power efficient, fault resilient embedded processors	2004	-5.1461307352019885	12.745828602410588	315144
315129	EDA	dealing with ic manufacturability in extreme scaling (embedded tutorial paper)	2012	-4.230861620354326	13.167585869107876	315156
315244	EDA	alps2 a standard cell layout system for double-layer metal technology	1985	-6.932954426456022	11.819361550666214	315271
315335	EDA	analysis and optimization of power-gated ics with multiple power gating configurations	2007	-6.747960870563022	12.787448831664904	315362
315468	EDA	a 1.1 v 2y-nm 4.35 gb/s/pin 8 gb lpddr4 mobile device with bandwidth improvement techniques	2015	-6.68234726430461	14.23224990409518	315495
315472	EDA	systematic analysis & optimization of analog/mixed-signal circuits balancing accuracy and design time	2010	-4.4148559477481815	11.944723008808994	315499
315966	EDA	power analysis for sequential circuits at logic level	1996	-6.1245104262093895	11.414977292079971	315993
315985	HCI	studying the effects of intermittent faults on a microcontroller	2012	-4.858007010933928	12.652400947858055	316012
316372	Arch	lifetime memory reliability data from the field	2017	-5.047397472743688	13.428196609341068	316399
316662	EDA	low-voltage read/write circuit design for transistorless reram crossbar arrays in 180nm cmos technology	2015	-6.676901169054641	14.04683958169086	316689
317136	Arch	the successive approximation register adc: a versatile building block for ultra-low- power to ultra-high-speed applications	2016	-4.790817046562768	13.52118511239735	317163
317195	EDA	behavioral-level event-driven power management for dect digital receivers	2005	-6.033972618864232	13.347900182909601	317222
317290	EDA	test generation approach for post-silicon validation of high end microprocessor	2012	-4.039680857891598	11.417141816515135	317317
317297	EDA	a method for quick estimation of optimum bulk bias voltages for soc designs	2016	-6.35625567704763	12.897974434527073	317324
317299	Arch	directory based cache coherence verification logic in cmps cache system	2013	-3.8018332275041264	11.74477813723169	317326
317363	EDA	a comprehensive operand-aware dynamic clock gating scheme for low-power domino logic	2013	-6.738299057128499	13.471399442775875	317390
317826	EDA	scalable and accurate estimation of probabilistic behavior in sequential circuits	2010	-5.8170050868914345	11.75051850808164	317853
317865	EDA	comparative analysis of two 3d integration implementations of a sar processor	2009	-5.031876122769821	13.423316364083693	317892
317941	OS	mram applications using unlimited write endurance	2007	-3.6544603569057816	13.499058175271076	317968
318339	Arch	application-based analysis of register file criticality for reliability assessment in embedded microprocessors	2015	-3.879541238718109	13.735592445228805	318366
318388	EDA	partial coding algorithm for area and energy efficient crosstalk avoidance codes implementation	2014	-6.3870478392937775	13.080101048375695	318415
318460	EDA	tsv capacitance aware 3-d floorplanning	2013	-6.969676319545305	12.640814510077915	318487
318516	EDA	integer-n plls verification methodology: large signal steady state and noise analysis	2012	-5.935132727580186	12.150332743364876	318543
318705	EDA	two-staged parallel layer-aware partitioning for 3d designs	2014	-7.035888291234808	11.86399995701704	318732
318863	HCI	high speed interface for system-on-chip design by self-tested self-synchronization	1999	-4.2627183224305805	13.596177477327346	318890
319013	EDA	technique based on on-chip current sensors and neighbourhood comparison logic to detect resistive-open defects in srams	2013	-5.2353363880823425	12.905269011373367	319040
319141	EDA	a 65-nm reram-enabled nonvolatile processor with time-space domain adaption and self-write-termination achieving > 4× faster clock frequency and > 6× higher restore speed	2017	-6.362605523470839	14.270737208578696	319168
319286	EDA	rsim: a circuit simulation program for vlsi interconnect networks	1989	-5.461730703568766	11.90797800659251	319313
319555	EDA	development of a low-power sram compiler	2001	-3.7413153006171487	12.78681701130826	319582
319671	EDA	a fault simulation method for crosstalk faults in synchronous sequential circuits	1996	-5.716148134276852	11.747670699014686	319698
320530	EDA	high-quality circuit synthesis for modern technologies	2008	-4.564249687927724	12.649398154904713	320557
320588	EDA	watermarking in hard intellectual property for pre-fab and post-fab verification	2015	-5.255118169543174	14.591991320746862	320615
320628	EDA	low-latency no-handshake gals interfaces for fast-receiver links	2012	-4.361917246676346	13.793904205564315	320655
320812	EDA	an overview of spin-based integrated circuits	2014	-4.1288530435934	13.140581821032665	320839
320875	EDA	construction of realistic gate sizing benchmarks with known optimal solutions	2012	-7.00852089905156	11.670492384700436	320902
320894	EDA	some notes on power management on fpga-based systems	1995	-6.265805828964528	13.533502475751929	320921
320917	EDA	automatic bram testing for robust dynamic voltage scaling for fpgas	2018	-5.150020085865939	13.401793964305158	320944
320928	EDA	atpg based functional test for data paths: application to a floating point unit	2004	-4.565914776906396	11.481120785842993	320955
320959	Arch	extending srt for parallel applications in tiled-cmp architectures	2009	-3.4363311238810783	14.223873728843968	320986
320980	EDA	accurate process-hotspot detection using critical design rule extraction	2012	-6.3768325741237675	11.596506874145017	321007
321213	EDA	a new method for measuring single event effect susceptibility of l1 cache unit	2008	-4.400291272625144	13.586543937525482	321240
321217	EDA	diagnosis of small delay defects arising due to manufacturing imperfections using path delay measurements	2013	-5.26834805699161	11.342680971960215	321244
321264	EDA	design and analysis of the reference cells for stt-mram	2013	-5.877230841932975	13.713275731910224	321291
321278	EDA	a boundary-scan test bus controller design for mixed-signal test	2010	-4.0118898086357255	11.705192353636384	321305
321405	EDA	on the design of fault-tolerant two-dimensional systolic arrays for yield enhancement	1989	-4.7653739035837415	12.217328657632194	321432
321424	EDA	a modeling approach for addressing power supply switching noise related failures of integrated circuits	2004	-5.876033045013561	13.208625698090913	321451
321485	EDA	ultra-low energy security circuits for iot applications	2016	-6.008979914121839	15.102623045154537	321512
321656	Arch	3d super chip technology to achieve low-power and high-performance system-on-a chip	2011	-4.394735315209337	13.053321012066545	321683
321661	EDA	analysis of reliability of flip-flops under transistor aging effects in nano-scale cmos technology	2011	-6.23058091243871	13.660134141291435	321688
321703	EDA	tsv-based 3-d ics: design methods and tools	2017	-3.9410433410762713	13.460151639502206	321730
321724	EDA	performance enhancement of serial based fpga probabilistic fault emulation techniques	2015	-5.335829852432637	12.12361202296142	321751
321764	EDA	two-phase multiobjective genetic algorithm for constrained circuit clustering on fpgas	2015	-6.576543214419688	11.418930300739625	321791
321803	SE	design of a c-testable booth multiplier using a realistic fault model	1994	-5.170382994198891	11.721093131578245	321830
321818	EDA	overview of circuits, systems, and applications of spintronics	2016	-4.193399168747767	13.624488250757933	321845
321904	SE	coverage-based trace signal selection for fault localisation in post-silicon validation	2012	-5.268055023291924	11.390783188300025	321931
321972	EDA	lila: layout generation for iterative logic arrays	1995	-6.802149548528756	11.528444288853207	321999
322005	EDA	reed solomon decoder for self checking circuit optimization	2011	-5.207767437331074	12.202682597876828	322032
322023	EDA	zero-latency datapath error correction framework for over-clocking dsp applications on fpgas	2014	-5.329472706580415	13.053774068928735	322050
322153	EDA	a 40nm 650mhz 0.5fj/bit/search tcam compiler using complementary bit-cell architecture	2013	-6.30960319762995	13.78296805403749	322180
322265	EDA	mixed-signal test automation: are we there yet?	2018	-3.8067858453767713	11.817062270594175	322292
322337	EDA	diagnosis of cmos op-amps with gate oxide short faults using multilayer perceptrons	1997	-5.718323515489036	12.407344123044307	322364
322411	EDA	an approach to tolerate process related variations in memristor-based applications	2011	-6.145130824654339	13.427295155554814	322438
322448	HCI	fully depleted cmos/soi device design guidelines for low power applications	1997	-4.595941816798335	12.72462529558067	322475
322529	EDA	a programmable built-in self-test for embedded drams	2005	-5.389470831378016	11.965101940469546	322556
322602	EDA	leap frog multiplier	1996	-6.258571817676624	11.882220857848857	322629
322603	EDA	bancs: bidirectional alternating nanomagnetic clocking scheme	2018	-6.836522597042258	13.584357626748615	322630
322680	EDA	finding placement-relevant clusters with fast modularity-based clustering	2019	-6.800202057593753	11.519617663564782	322707
322695	EDA	on modeling crosstalk faults	2005	-5.471031125238314	12.66869736377521	322722
322718	Arch	using register lifetime predictions to protect register files against soft errors	2007	-4.611748578418316	14.109426909637262	322745
322755	Arch	design and analysis of 6-t 2-mtj ternary content addressable memory	2015	-6.875895901707143	14.131955909046708	322782
322948	EDA	on dynamic delay and repeater insertion	2002	-6.838297633265593	12.58106351281029	322975
323025	EDA	happi: a chip compiler based on double-level-metal technology	1986	-6.954812929059623	11.724193482800295	323052
323224	EDA	high-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects	2004	-5.951768660690894	12.388220340346965	323251
323240	Arch	heterogeneous reliability modes with efficient state compression for out-of-order superscalar processors	2018	-3.753715287530369	14.179168062207644	323267
323448	Logic	synthesis of scan chains for netlist descriptions at rt-level	2002	-5.320677294716193	11.517152204601436	323475
323480	EDA	high-speed on-chip event counters for embedded systems	2009	-3.447825038848137	11.990749488363436	323507
323592	EDA	from biochips to quantum circuits: computer-aided design for emerging technologies	2016	-3.994185608458652	13.078983344862655	323619
323700	EDA	a pipeline replica bitline technique for suppressing timing variation of sram sense amplifiers in a 28-nm cmos process	2017	-6.418517473826689	13.796363917714851	323727
323787	EDA	a flexible structure of standard cell and its optimization method for near-threshold voltage operation	2012	-6.504522301458954	13.59759862473384	323814
324004	EDA	analog ip migration using design knowledge extraction	2004	-6.279183097102179	11.532359347846524	324031
324060	EDA	reconfigurable self-timed regenerators for wide-range voltage scaled interconnect	2015	-5.701054648734355	13.805014042869331	324087
324130	EDA	crosstalk- and process variations-aware high-quality tests for small-delay defects	2013	-5.553500768746684	11.7978073130034	324157
324164	HPC	design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips	1993	-4.644308798070198	12.531062205025927	324191
324301	SE	random additive control flow error detection	2018	-4.036622191500882	13.76479939029401	324328
324338	EDA	yield analysis by error propagation using numerical derivatives considering wd and d2d variations	2007	-6.542592037401064	12.454518014298479	324365
324443	EDA	memristor-based imply logic design procedure	2011	-6.777689935783608	12.47973128111578	324470
324579	EDA	variation-aware resource sharing and binding in behavioral synthesis	2009	-6.342591430841575	12.398540869079534	324606
324608	Embedded	accessing embedded dft instruments with ieee p1687	2012	-3.5200127506059564	12.034577080922706	324635
324668	EDA	variation-aware near threshold circuit synthesis	2016	-6.440054333419349	13.544576276137414	324695
324674	HCI	bti, hci and tddb aging impact in flip-flops	2013	-5.917646101182347	13.08040382801144	324701
324917	NLP	a new generation of biomedical equipment based on fpga. arguments and facts	2014	-3.531485395226808	12.928528042630575	324944
325108	EDA	on the role of timing masking in reliable logic circuit design	2008	-5.9861388993067495	12.531449560481914	325135
325194	EDA	efficient static timing analysis and applications using edge masks	2005	-6.0598655436955475	11.369338336491044	325221
325271	Arch	a low store energy and robust reram-based flip-flop for normally off microprocessors	2016	-6.778085055891961	14.181611681640028	325298
325310	EDA	emgen: an automatic test-program generation tool for embedded ip cores	2004	-3.4858677508348013	11.484236900295715	325337
325311	Arch	adder circuits with transistors using independently controlled gates	2009	-7.155438288576995	13.524132286381267	325338
325371	EDA	evaluating coherence-exploiting hardware trojan	2017	-5.021776835811081	14.950561495363296	325398
325374	EDA	proposta de metodologia para utilização de componentes não qualificados em sistemas microprocessados para aplicações espaciais	2009	-4.360143937760416	12.018266344431632	325401
325391	Embedded	fault-tolerant vliw processor design and error coverage analysis	2006	-3.7540087865504352	13.393319881751996	325418
325540	Arch	sneak-path constraints in memristor crossbar arrays	2013	-6.520341706423067	12.962771242483877	325567
325548	EDA	on-die instrumentation to solve challenges for 28nm, 28gbps timing variability and stressing	2012	-5.521422062827852	13.334135003970164	325575
325552	EDA	an area efficient low power high speed s-box implementation using power-gated pla	2014	-6.3372706308171445	15.094375507406072	325579
325718	Embedded	in-field functional test programs development flow for embedded fpus	2016	-4.256003159894788	11.423718626104856	325745
325921	EDA	switching noise optimization in the wake-up phase of leakage-aware power gating structures	2009	-6.734887205341182	13.796880446197536	325948
325961	EDA	accelerated testing for cosmic soft-error rate	1996	-4.585420641898173	12.338276237755284	325988
326063	EDA	automated generation of built-in self-repair architectures for random logic soc cores	2012	-4.5238478564004785	12.160751121843125	326090
326114	AI	module allocation with idle-time utilization for on-line testability	2001	-3.935655049695663	12.101537313164535	326141
326175	Arch	investigating the effects of process variations and system workloads on endurance of non-volatile caches	2017	-5.310055854742137	14.007945669910299	326202
326238	Arch	p-qca: a tiled programmable fabric architecture using molecular quantum-dot cellular automata	2011	-5.253453613992511	13.02603186450777	326265
326581	EDA	trojan localization using symbolic algebra	2017	-4.933149801894565	14.847030299998254	326608
326596	Arch	nanowire width dependence of data retention and endurance characteristics in nanowire sonos flash memory	2016	-6.389879256184123	14.027113719189186	326623
326600	EDA	esdinspector: a new layout-level esd protection circuitry design verification tool using a smart-parametric checking mechanism	2004	-4.601800675553296	12.087774569478256	326627
327061	EDA	pre-silicon verification of multiprocessor socs: the case for on-the-fly coherence/consistency checking	2013	-3.41919915260646	11.360263841186464	327088
327135	EDA	product on-chip process compensation for low power and yield enhancement	2009	-4.889735964799387	12.912007600076034	327162
327164	EDA	sampling correlation sources for timing yield analysis of sequential circuits with clock networks	2011	-6.237056612194081	11.362965578906145	327191
327267	EDA	spintronic normally-off heterogeneous system-on-chip design	2018	-5.618208412224868	13.93069263249841	327294
327295	HPC	approximate computing for unreliable silicon	2016	-4.690020473071997	13.485249899924927	327322
327319	Arch	simulating and improving microelectronic device reliability by scaling voltage and temperature	2005	-5.994348721342506	13.342721926750276	327346
327532	EDA	on-chip verification of nocs using assertion processors	2007	-4.492789905369309	12.203491554908096	327559
327600	Arch	diagsim: systematically diagnosing simulators for healthy simulations	2018	-3.8207741846943932	12.917071666656824	327627
327631	Arch	an architecture for runtime evaluation of soc reliability	2006	-4.274779229962855	11.78369400393606	327658
327683	EDA	in-field logic repair of deep sub-micron cmos processors	2015	-4.716048389324485	13.769270273790688	327710
327760	Arch	subthreshold logic for low-area and energy efficient true random number generator	2018	-7.183222126938282	13.986336776312278	327787
327874	EDA	a new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology	2015	-6.97891472032186	13.918813489953234	327901
327879	EDA	programmable crossbar quantum-dot cellular automata circuits	2017	-5.351824692685796	13.254224460260337	327906
328038	SE	fine-grained fast field-programmable gate array scrubbing	2015	-3.895768994768356	13.731811445871939	328065
328068	EDA	simultaneous time slack budgeting and retiming for dual-vdd fpga power reduction	2006	-7.046178240748278	12.238698352620714	328095
328103	EDA	vlsi testing based security metric for ic camouflaging	2013	-5.0363192293992505	14.845719473648536	328130
328107	EDA	algorithm for synthesis and exploration of clock spines	2017	-6.959899553967531	11.422938851789148	328134
328234	EDA	concurrent process model and specification cause-effect monitoring using alternate diagnostic signatures	2010	-5.160234255042932	12.091034888231551	328261
328498	Arch	rtna: securing soc architectures from confidentiality attacks at runtime using art1 neural networks	2015	-4.992848467865159	15.01692529055375	328525
328588	EDA	dram-specific space of memory tests	2006	-5.051747132111641	12.185317994131346	328615
328721	EDA	resilience of an embedded architecture using hardware redundancy	2014	-4.19103184872439	13.31659308909511	328748
328914	Arch	a 512×512-cell associative cam/willshaw memory with vector arithmetic	2015	-7.193059743826642	13.469855625259076	328941
328937	EDA	guest editorial special issue on iscas 2008	2009	-3.5974790613017325	13.018336582229017	328964
329074	Arch	design of security enhanced tpm chip against invasive physical attacks	2012	-5.049499222943098	15.032328638397733	329101
329140	EDA	application of defect injection flow for fault validation in memories	2013	-5.262980414248469	12.783161901422494	329167
329258	EDA	adaptive clock gating technique for low power ip core in soc design	2007	-6.697506315941286	13.724967415300162	329285
329418	EDA	how much variability can designers tolerate?	2003	-4.069253938969456	12.76742565959757	329445
329854	EDA	full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management	2011	-5.288498800138194	13.648824989284554	329881
329885	EDA	sat based low power binding to reduce switching activity	2013	-5.970507871010451	12.526839830571705	329912
330023	EDA	parametric yield in fpgas due to within-die delay variations: a quantitative analysis	2007	-5.943876854031683	12.925972080677544	330050
330115	EDA	a trace compression algorithm targeting power estimation of long benchmarks	2011	-5.721576430395223	11.314598556706407	330142
330243	EDA	carbon nanotube robust digital vlsi	2012	-4.858711028323048	13.354344047193589	330270
330311	SE	a new approach to software-implemented fault tolerance	2004	-3.7448436013082333	13.37533348815376	330338
330359	EDA	towards scalable placement for fpgas	2010	-4.249817045427121	12.183194263249442	330386
330411	EDA	is methodology the highway out of verification hell?	2005	-3.641406095068004	12.634123538537299	330438
330867	Arch	a fast error correction technique for matrix multiplication algorithms	2009	-4.7325128049629255	13.369647236600938	330894
331234	Visualization	amdahl’s figure of merit, sige hbt bicmos, and 3d chip stacking	2007	-3.548162965370444	13.121009876602931	331261
331564	EDA	computer design automation: what now and what next?	1968	-3.4943657941615194	11.28626497378085	331591
331584	EDA	introducing irregularity to routing architecture of structured asic for better routability	2012	-6.712529154576867	11.910825507490209	331611
331615	EDA	scaling analytical models for soft error rate estimation under a multiple-fault environment	2007	-5.779938857535273	12.173117466633531	331642
331820	Arch	remo: redundant execution with minimum area, power, performance overhead fault tolerant architecture	2016	-4.63191408298383	13.761046868807625	331847
331822	EDA	soc test architecture design for efficient utilization of test bandwidth	2003	-5.550063674406675	11.955843243577107	331849
332048	EDA	general parameterized thermal modeling for high-performance microprocessor design	2012	-6.780799087904183	12.197068366748569	332075
332173	SE	random and systematic defect analysis using iddq signature analysis for understanding fails and guiding test decisions	2004	-5.012190239511402	11.465187979729869	332200
332417	EDA	tests for resistive and capacitive defects in address decoders	2001	-5.115427325036091	12.069788806957812	332444
332486	EDA	a multi-layered methodology for defect-tolerance of datapath modules in processors	2015	-5.027215721579601	13.168287322352366	332513
332583	EDA	leakage power minimization in deep sub-micron technology by exploiting positive slacks of dependent paths	2016	-6.308541598922558	13.076793498749234	332610
332876	EDA	physical synthesis methodology for high performance microprocessors	2003	-4.668041483568723	12.715014025871062	332903
332965	Logic	conquering testability problems by combining in-circuit and functional techniques	1984	-3.9955162633904266	11.445225111333757	332992
333025	EDA	estimating design quality of digital systems via machine learning	2010	-3.7690347659063734	11.516642776128814	333052
333061	EDA	a new asynchronous pipeline template for power and performance optimization	2014	-4.608281198527277	12.48995526480318	333088
333106	EDA	a $di/dt$ compensation technique in delay testing by disconnecting power pins	2009	-6.622762260154286	12.906728009242078	333133
333222	EDA	asynchronous embryonics	2001	-3.3808146776781567	11.756164173213715	333249
333407	EDA	comparative study of path selection and objective function in replacing nbti mitigation logic	2017	-6.030766104014778	12.933759344365251	333434
333551	EDA	implementation of a standby-power-free cam based on complementary ferroelectric-capacitor logic	2007	-6.847659867264973	14.049329817952149	333578
333580	Arch	thermal-aware clustered microarchitectures	2004	-5.621477680599935	13.874113626856985	333607
333587	EDA	early propagation and imbalanced routing, how to diminish in fpgas	2014	-5.479870605594618	15.099327492514565	333614
333621	EDA	hybrid cmos/nanodevice circuits for high throughput pattern matching applications	2011	-5.269731072131061	13.784965384647574	333648
333818	EDA	yield modeling and analysis of a clockless asynchronous wave pipeline with pulse faults	2003	-5.554955314304653	11.798740457170869	333845
333925	EDA	high level profiling based low power synthesis technique	1995	-6.217884402028083	12.3177273021767	333952
333983	EDA	topolinano & magcad: a complete framework for design and simulation of digital circuits based on emerging technologies	2018	-3.780951046464273	12.950152446691966	334010
333991	Arch	the x architecture: not your father's diagonal wiring	2002	-4.343255619595048	12.790734384614954	334018
334072	Arch	multi-bit error tolerant caches using two-dimensional error coding	2007	-4.474014778655117	14.165257397762392	334099
334151	EDA	sram delay fault modeling and test algorithm development	2004	-4.919783332159558	12.485788728927483	334178
334241	EDA	a scaling scheme and optimization methodology for deep sub-micron interconnect	1996	-4.812464532851674	12.920100943069105	334268
334325	EDA	a three-tier assertion technique for spice verification of transistor level timing analysis	1999	-6.46524996492184	11.502318723354394	334352
334383	EDA	a study of reliability issues in clock distribution networks	2008	-6.733366930517756	12.629789487067493	334410
334490	EDA	managing test and repair of embedded memory subsystem in soc	2005	-4.849696450423488	11.776471596657426	334517
334571	EDA	vpr: a new packing, placement and routing tool for fpga research	1997	-4.727850473773613	11.742006372453421	334598
334672	EDA	theory and analysis for optimization of on-chip thermoelectric cooling systems	2013	-5.301151735186919	12.269303474876079	334699
334713	EDA	automatic synthesis of bisted data paths from high level specification	1994	-3.7933982206541184	11.393372307537373	334740
335027	EDA	tas-mram based non-volatile fpga logic circuit	2007	-6.150089709504516	13.850767101518441	335054
335148	Arch	partitioning techniques for partially protected caches in resource-constrained embedded systems	2010	-3.969939065707728	14.287940225872777	335175
335165	EDA	advancements in high-speed link modeling and simulation (an invited paper for cicc 2013)	2013	-4.272254670915386	12.97728254909679	335192
335168	Visualization	an experimental word decode and drive system for a magnetic film memory with 20-ns read-cycle time	1967	-6.613239460832273	13.85296917966044	335195
335485	EDA	brains: a bist compiler for embedded memories	2000	-4.164084052210386	11.905687023970465	335512
335493	EDA	sophisticated security verification on routing repaired balanced cell-based dual-rail logic against side channel analysis	2015	-5.451773043276195	15.07961416487122	335520
335553	EDA	timing-driven placement for heterogeneous field programmable gate array	2006	-6.636221870091084	11.753307224752634	335580
335706	EDA	rfic loadpull simulations implementing best practice rf and mixed-signal design using an integrated agilent and cadence eda tool	2003	-3.873481021904272	12.185196621323286	335733
335803	EDA	stochastic-based spin-programmable gate array with emerging mtj device technology (abstract only)	2016	-6.551547529718888	13.543540130767653	335830
335900	DB	the network calculator for noc buffer space evaluation	2015	-6.5014332662511265	11.69153482539104	335927
335921	EDA	design of a dynamically programmable logic gate	1981	-5.928091249437832	12.635383620094647	335948
336036	EDA	intrabus crosstalk estimation using word-level statistics	2005	-7.193526837168752	12.2900666003164	336063
336198	EDA	test program synthesis for path delay faults in microprocessor cores	2000	-4.0248819158258256	11.329526280647027	336225
336294	SE	on the functional test of branch prediction units	2015	-4.151636242435941	11.668147771258983	336321
336319	EDA	design and optimization of board-level optical clock distribution network for high-performance optoelectronic system-on-a-packages	2004	-6.136705383876656	13.01145250308361	336346
336455	EDA	design-for-test and test optimization techniques for tsv-based 3d stacked ics	2014	-4.180221166271597	13.040708202092985	336482
336501	EDA	making visible the thermal behaviour of embedded microprocessors on fpgas: a progress report	2004	-3.453592439159143	11.935345227960005	336528
336583	EDA	leakage temperature dependency modeling in system level analysis	2010	-4.630435592883323	13.472316469991052	336610
336826	EDA	petri net modeling of gate and interconnect delays for power estimation	2003	-5.927865553465685	11.409317505485545	336853
336903	EDA	architecting high-performance energy-efficient soft error resilient cache under 3d integration technology	2011	-3.9937130057968058	14.317628026984035	336930
337022	EDA	an ultra-compact virtual source fet model for deeply-scaled devices: parameter extraction and validation for standard cell libraries and digital circuits	2013	-5.992810811146352	12.564690622476327	337049
337121	EDA	behavior-level observability analysis for operation gating in low-power behavioral synthesis	2010	-6.174045904789847	11.86599765636281	337148
337232	EDA	adaptive multidimensional outlier analysis for analog and mixed signal circuits	2011	-5.360229260307887	11.444556423528375	337259
337330	EDA	on-chip process variations compensation using an analog adaptive body bias (a-abb)	2012	-6.661457381941157	13.80507069264742	337357
337333	Vision	on-chip photonic interconnects: a computer architect's perspective	2013	-4.052643673977492	13.451626696413527	337360
337457	EDA	power reduction in test-per-scan bist with supply gating and efficient scan partitioning	2005	-6.8295019001601815	13.197016012203123	337484
337481	EDA	optimal design of a dual-rail multiple-valued current-mode integrated circuit based on voltage swing minimization	2003	-6.474515014503482	11.569225196023426	337508
337597	EDA	a new method to reduce the side-channel leakage caused by unbalanced capacitances of differential interconnections in dual-rail logic styles	2009	-5.963891301932195	14.478643905995956	337624
337637	EDA	testable realizations of cmos combinatorial circuits for voltage and current testing	1994	-5.482388734447253	11.552422615803295	337664
337998	Theory	a 65 nm cmos key establishment core based on tree parity machines	2017	-6.262751218928162	14.953337453410267	338025
338115	EDA	the impact of voltage scaling over delay elements with focus on post-silicon tests	2018	-5.51988325264726	13.21359105543233	338142
338299	Arch	design of programmable interconnect for sublithographic programmable logic arrays	2005	-6.20428847262845	12.250787637584011	338326
338500	EDA	28nm fd-soi technology and design platform for sub-10pj/cycle and ser-immune 32bits processors	2015	-5.82944906125585	13.158541611094641	338527
338574	EDA	analysis of performance impact caused by power supply noise in deep submicron devices	1999	-6.20750344498058	13.011778297271665	338601
338600	EDA	power and energy efficient standard cell library design in cdm logic style with finfet transistors	2016	-7.006717561421472	13.722101074721124	338627
338717	EDA	a novel mixed reconfigurable system on chip based on field programmable analog array	2017	-4.536539721083424	13.433005957813172	338744
339115	EDA	on the complexity of computing tests for cmos gates	1989	-5.632167619289381	11.731818366543912	339142
339370	EDA	a design for failure analysis (dffa) technique to ensure incorruptible signatures	2006	-4.373382251844808	12.169775553364445	339397
339598	EDA	a maximum total leakage current estimation method	2004	-6.363324324471511	12.687076404741356	339625
339824	EDA	an efficient chip-level time slack allocation algorithm for dual-vdd fpga power reduction	2006	-6.92466212791012	12.336448295558734	339851
339977	EDA	fault probabilities in routing channels of vlsi standard cell designs	1994	-5.298505201969669	11.30053426640093	340004
339998	EDA	advanced timing of level-sensitive sequential circuits	2004	-7.09264704179783	12.047922180502503	340025
340135	EDA	transient and permanent fault diagnosis for fpga-based tmr systems	1999	-4.531945494325633	12.379470380080626	340162
340383	EDA	a semi-custom design flow in high-performance microprocessor design	2001	-3.6372583484022303	12.53342219808576	340410
340416	EDA	aoi-based data-centric circuits for near-memory processing	2017	-6.526796017303041	13.842548910893026	340443
340474	EDA	optimal pipeline depth and supply voltage for power-constrained processors	2013	-5.742022558679566	14.077067036457267	340501
340517	EDA	methods for power minimisation in modern vlsi circuits	2012	-5.6889872370013705	13.337067919193899	340544
340738	EDA	a strategy for interconnect testing in stacked mesh network-on-chip	2010	-4.6093719539829525	12.939941724082574	340765
340890	EDA	watermarking layout topologies	1999	-4.681505021404472	14.925671946754134	340917
340938	EDA	cad tools for semicustom ic design	1988	-3.9200722440192974	12.340472064276929	340965
341032	Mobile	an online failure detection method for data buses using multithreshold receiving logic	2012	-5.460590500732751	12.344421137385654	341059
341388	EDA	a sub-200mv 6t sram in 0.13μm cmos	2007	-6.966190656911109	14.001055979661094	341415
341441	SE	innovative practices session 7c: reduced pin-count testing — how low can we go?	2014	-4.454922723213891	12.048772033308964	341468
341556	Arch	exploring impact of faults on branch predictors' power for diagnosis of faulty module	2011	-4.482449112107958	13.635178995133026	341583
341656	EDA	low cost debug architecture using lossy compression for silicon debug	2007	-4.873060695908976	11.717099271957204	341683
341689	EDA	performance and power analysis of through silicon via based 3d ic integration	2011	-5.474660801831694	13.27392947110605	341716
341927	EDA	ultra high density 3d sram cell design in stacked horizontal nanowire (sn3d) fabric	2017	-4.764214376079118	13.890549297073669	341954
341929	EDA	rapidsmith 2: a framework for bel-level cad exploration on xilinx fpgas	2015	-3.4473766730770867	11.418969081874225	341956
341983	EDA	laser defect correction applications to fpga based custom computers	1997	-4.84292811117004	12.776804294770761	342010
342069	EDA	spfd-based global rewiring	2002	-7.014182136190086	11.566451741791143	342096
342073	Arch	single-ended boost-less (se-bl) 7t process tolerant sram design in sub-threshold regime for ultra-low-power applications	2016	-6.716716656422161	14.231502567123801	342100
342200	EDA	parameterized rtl power models for combinational soft macros	1999	-5.777211101444214	12.33199214889184	342227
342266	EDA	design method of nor-type comparison circuit in cam with ground bounce noise considerations	2011	-6.453339302403479	13.674102905871782	342293
342361	EDA	layout optimization and template pattern verification for directed self-assembly (dsa)	2015	-7.171885136064004	11.441128775808695	342388
342499	EDA	a fully-digital em pulse detector	2016	-5.251493283576709	14.941315878792794	342526
342542	HPC	long-retention-time, high-speed dram array with 12-f2 twin cell for sub 1-v operation	2007	-6.6587992025404406	14.070873934267958	342569
342617	EDA	hierarchical vlsi routing--an approximate routing procedure	1985	-6.7969341561745855	11.440884706253724	342644
343072	EDA	new high entropy element for fpga based true random number generators	2010	-5.857601651153338	14.925264926391506	343099
343114	EDA	on-chip droop-induced circuit delay prediction based on support-vector machines	2016	-5.587468193727636	13.380081927450385	343141
343446	EDA	particle swarm optimization approach for low temperature bist	2015	-6.4707036076566045	13.00087363197791	343473
343475	EDA	high-speed thermal management for power-dense microprocessors	2016	-3.6972919265409088	13.928103832254518	343502
343598	EDA	ddro: a novel performance monitoring methodology based on design-dependent ring oscillators	2012	-5.852518374114788	12.838795760234758	343625
343910	EDA	input vector control for post-silicon leakage current minimization in the presence of manufacturing variability	2008	-6.2752891445029535	12.715507421278868	343937
344120	EDA	layout-level design for testability rules for a cmos cell library	1993	-5.0255895545485165	11.402438243386056	344147
344244	EDA	incremental timing optimization for automatic layout generation	2005	-6.520137518078981	11.32197398808273	344271
344330	EDA	automated synthesis of skew-based clock distribution networks	1998	-6.8120433221310535	12.074036435426867	344357
344389	Robotics	power models for semi-autonomous rtl macros	2000	-3.6837417791825815	11.747626037355287	344416
344392	EDA	semicustom design of an ieee 1394-compliant reusable ic core	2000	-4.642318965305902	13.238200827117668	344419
344565	EDA	investigating the behavior of physical defects in pn-junction based reconfigurable graphene devices	2013	-5.2361082417318014	12.819938124951813	344592
344616	Arch	architectural implications of brick and mortar silicon manufacturing	2007	-4.962164982130648	13.278785620019386	344643
344751	SE	circuit failure prediction by field test - a new task of testing	2010	-5.092906377424307	12.387681142951939	344778
344772	EDA	a multi-context holographic memory recording system for optically reconfigurable gate arrays	2007	-5.241751715555663	13.786378202632392	344799
344825	EDA	on the efficacy of nbti mitigation techniques	2011	-5.9279015336420935	13.285868067932967	344852
345032	EDA	innovative practices session 3c: industrial practices of test cost reduction techniques: impact and design tradeoffs	2010	-4.409741450706584	12.26831475044888	345059
345226	Arch	keynote talk: the variability expeditions: exploring the software stack for underdesigned computing machines	2012	-4.008144730693085	13.281342599232296	345253
345356	EDA	lvs verification across multiple power domains for a quad-core microprocessor	2006	-5.7674460564489065	12.863610434729809	345383
345427	EDA	multi-gb/s ic test challenges and solutions	2003	-4.599430768730616	12.617322823262516	345454
345500	EDA	robust low power embedded sram design: from system to memory cell	2009	-5.604549432774548	13.704095894615696	345527
345538	EDA	minimization of circuit delay and power through gate sizing and threshold voltage assignment	2011	-7.024991108355625	12.14262735339254	345565
346203	EDA	test compression for dynamically reconfigurable processors	2010	-5.1633701199356326	11.875881075111547	346230
346321	EDA	cell-based layout techniques supporting gate-level voltage scaling for low power	2000	-6.378498405690937	13.073190844138859	346348
346584	Visualization	efficiently performing yield enhancements by identifying dominant physical root cause from test fail data	2008	-5.202902889949199	12.04131501074745	346611
346652	EDA	tddb-based performance variation of combinational logic in deeply scaled cmos technology	2012	-5.8235759641396765	13.547646135575805	346679
346689	EDA	fault tolerance of programmable switch blocks	2004	-4.674407546424316	12.604334039740104	346716
346731	EDA	atpg for combinational circuits on configurable hardware	2001	-4.514052793294695	11.774682020106615	346758
346820	EDA	an approach to behavioral synthesis for loop-based bist	1999	-4.3892203905445815	11.755886479484966	346847
346824	EDA	determining the minimum energy operating point for embedded sram memory	2011	-6.688285010593628	13.78944479468635	346851
347159	EDA	gan-opc: mask optimization with lithography-guided generative adversarial nets	2018	-6.517239886286606	11.809394413951855	347186
347243	EDA	a design method for skew tolerant latch design	2008	-6.287270557752665	13.075361115851909	347270
347413	EDA	a 100mhz to 1ghz, 0.35v to 1.5v supply 256 x 64 sram block using symmetrized 9t sram cell with controlled read	2008	-6.835555900238567	14.16247051533494	347440
347589	EDA	x-align: improving the scan cell observability of response compactors	2009	-5.763675293774575	11.328920980724748	347616
347657	EDA	power constrained design optimization of analog circuits based on physical gm/id characteristics	2006	-6.4885568483450795	11.387878861519617	347684
347706	EDA	fault simulation model for i{ddt} testing: an investigation	2004	-5.8030613492587575	11.849816080795538	347733
347730	HPC	a new dynamic ternary sense amplifier for 1.5-bit/cell multi-level low-voltage cmos drams	1999	-6.656864627091228	13.917289032662447	347757
347743	EDA	applying defect-based test to embedded memories in a cot model	2003	-3.8702286681467064	12.221351105095051	347770
348076	EDA	clock grouping: a low cost dft methodology for delay testing	1994	-5.5110752592279315	11.438891298921893	348103
348138	EDA	mcfroute 2.0: a redundant via insertion enhanced concurrent detailed router	2016	-6.849955104406076	11.929768508090186	348165
348151	EDA	a simultaneous placement and global routing algorithm for fpgas	1994	-6.793151550545763	11.60158338191866	348178
348304	EDA	performance and reliability driven clock scheduling of sequential logic circuits	1997	-6.453185128291228	11.781648536872515	348331
348425	EDA	design for testability of on-line multipliers	1994	-5.520191771365111	11.416813383117015	348452
348438	EDA	flash memory built-in self-test using march-like algorithm	2002	-4.626421181223135	12.402277210599456	348465
348531	EDA	matching degradation of threshold voltage and gate voltage of nmosfet after hot carrier injection stress	2011	-6.2554004340339	13.41184278433624	348558
348782	EDA	performance analysis of ultra low-power mixed cnt interconnects for scaled technology	2011	-4.599953957921638	13.581524654935446	348809
348862	EDA	transistor and pin reordering for leakage reduction in cmos circuits	2016	-6.4580858573394835	13.020176875340306	348889
348959	EDA	a predictive distributed congestion metric with application to technology mapping	2005	-7.1101267190151525	11.848452397151851	348986
349358	EDA	a novel single-ended 9t finfet sub-threshold sram cell with high operating margins and low write power for low voltage operations	2018	-6.861301872381237	14.237744402315792	349385
349537	EDA	class: combined logic and architectural soft error sensitivity analysis	2013	-4.483905481376105	13.153772030738795	349564
349561	EDA	efficient look-up-table-based modeling for robust design of $\sigma\delta$ adcs	2007	-6.2895774662068495	12.178976158396438	349588
349585	EDA	characterisation of feasibility regions in fpgas under adaptive dvfs	2015	-4.365323357674663	12.882791614880926	349612
349618	EDA	hardware-efficient logic camouflaging for monolithic 3-d ics	2018	-5.147023613811919	14.80905065771822	349645
349676	EDA	ns-sram: neighborhood solidarity sram for reliability enhancement of sram memories	2016	-5.519382088999818	13.909029976310013	349703
350199	SE	real-time monitoring of test fallout data to quickly identify tester and yield issues in a multi-site environment	2018	-4.6338850731650725	11.94229518878649	350226
350265	HPC	yet another sieving device	2003	-4.057641415468793	13.984876833222824	350292
350301	EDA	soft error rate estimation of combinational circuits based on vulnerability analysis	2015	-5.866223412224437	12.41248934962726	350328
350327	EDA	a comparison of via-programmable gate array logic cell circuits	2009	-7.002671295229463	13.449537472893374	350354
350378	EDA	toward unidirectional routing closure in advanced technology nodes	2017	-4.588553011194325	12.935268814125381	350405
350410	Arch	minimum supply voltage for sequential logic circuits in a 22nm technology	2013	-6.265295066900622	13.036568460278534	350437
350412	EDA	predicting shot-level sram read/write margin based on measured transistor characteristics	2016	-6.154527466425977	13.544780300084767	350439
350477	EDA	harmony: static noise analysis of deep submicron digital integrated circuits	1999	-5.897303003925378	12.570387606608007	350504
350670	DB	low-power high-speed data serializer for mobile tft-lcd driver ics	2010	-6.703097836310962	13.470678815081337	350697
350799	EDA	flexible software protection using hardware/software codesign techniques	2004	-4.536553797709517	14.63961339613022	350826
351096	Arch	low power sram techniques for handheld products	2005	-6.651315425921456	14.068974165027301	351123
351124	EDA	a commercial field-programmable dense efuse array memory with 99.999% sense yield for 45nm soi cmos	2008	-6.142229244527536	13.619131518539753	351151
351257	EDA	issues on test optimization with known good dies and known defective dies - a statistical perspective*	2006	-5.086592185056072	11.44231332727204	351284
351519	EDA	back annotation of physical defects into gate-level, realistic faults in digital ics	1994	-4.998450050791777	11.595276086824093	351546
351588	EDA	power dissipation sources and possible control techniques in ultra deep submicron cmos technologies	2006	-5.1718480956862924	13.597000798138232	351615
351592	Security	design and implementation of a waveform-matching based triggering system	2016	-5.290951750600889	15.018443306611813	351619
351884	Arch	device optimization for ultra-low power digital sub-threshold operation	2004	-6.901560226783414	13.771029527489905	351911
351904	EDA	approximate logic synthesis for fpga by wire removal and local function change	2017	-5.980970591529013	12.183695896662972	351931
351916	EDA	a reconfigurable stochastic architecture for highly reliable computing	2009	-5.205527268799874	12.331642060986288	351943
352168	EDA	a new hybrid cbl-cmos cell for optimum noise/power application	2003	-5.4038576691314235	11.747507245828164	352195
352236	EDA	open source cell library mono3d to develop large-scale monolithic 3d integrated circuits	2017	-4.6099179746590035	13.50810636942628	352263
352570	EDA	increased accuracy through noise injection in abstract rtos simulation	2009	-3.7502392734071592	13.303801458277507	352597
352581	EDA	automated coverage register access technology on uvm framework for advanced verification	2018	-3.5440364606763683	11.736503657133849	352608
352720	EDA	re-synthesis for cost-efficient circuit-level timing speculation	2011	-5.723409559544263	12.221487815052082	352747
352724	Embedded	design of goldschmidt dividers with quantum-dot cellular automata	2014	-6.695075690467987	13.011655855228634	352751
352730	EDA	nbti-aware circuit node criticality computation	2013	-5.822418455240885	13.230603751074971	352757
352792	EDA	performance-driven register write inhibition in high-level synthesis under strict maximum-permissible clock latency range	2012	-6.3374575976852725	12.137405210259342	352819
352812	EDA	design-efficient approximate multiplication circuits through partial product perforation	2016	-5.131329064702428	13.47885895246482	352839
352815	EDA	completely automatic completion of vlsi designs	1990	-4.694457713209491	11.372636358495418	352842
352968	EDA	design for reliability for low power digital circuits	2014	-5.375613145871832	13.690026876013407	352995
352994	EDA	sigma-delta modulation based wafer-level testing for tft-lcd source driver ics	2011	-5.0147670224123475	11.688656485348053	353021
353009	EDA	the sum of the parts: overcoming leading edge design challenges by working in partnership	2015	-3.40457318776807	12.414241465530331	353036
353055	EDA	simcurrent: an efficient program for the estimation of the current flow of complex cmos circuits	1990	-6.4289150916273154	12.328526266081045	353082
353061	EDA	power optimal network-on-chip interconnect design	2009	-6.727269682081594	12.867957172470467	353088
353328	EDA	thermal-aware bus-driven floorplanning	2011	-6.7916453491806665	12.415954968540154	353355
353368	EDA	statistical analysis of rf circuits using combined circuit simulator-full wave field solver approach	2007	-6.495369396865567	12.248109628705508	353395
353428	EDA	hardware results demonstrating defect detection using power supply signal measurements	2005	-5.351101525232951	12.359692959568527	353455
353485	Arch	reducing static energy of cache memories via prediction-table-less way prediction	2003	-5.803664792471465	13.756755990175431	353512
353757	EDA	an efficient bics design for seus detection and correction in semiconductor memories	2005	-5.898438260459797	13.169554549000445	353784
353815	Embedded	objects and methods of on-line testing: main requirements and perspectives of development	2016	-3.4252978994332426	11.906932382693453	353842
353843	EDA	a high-level signal integrity fault model and test methodology for long on-chip interconnections	2009	-5.357609281014772	11.486771343334274	353870
353890	EDA	analyzing the thermal hotspots in fpga-based embedded systems	2013	-5.119257735566771	13.849606854588185	353917
353978	EDA	testing reconfigured ram's and scrambled address ram's for pattern sensitive faults	1996	-5.114994409557246	12.467526275347344	354005
353999	EDA	low power monolithic 3d ic design of asynchronous aes core	2015	-6.4951161492211735	14.770322008789535	354026
354302	EDA	via-programmable expanded universal logic gate in mcml for structured asic applications: circuit design	2006	-7.076341611337694	12.757544712254806	354329
354311	EDA	energy saving method for on-chip data bus based on bit switching activity perception with multi-encoding	2016	-6.951977451199277	13.641715259430006	354338
354324	EDA	thermal-safe dynamic test scheduling method using on-chip temperature sensors for 3d mpsocs	2012	-5.130922805038224	13.210060626343653	354351
354509	Security	atpg-based cost-effective, secure logic locking	2018	-4.98165551138665	14.897374503866189	354536
354946	HCI	small, smart, intelligent and interactive handheld devices	2006	-3.73025090587861	13.220381558618731	354973
355075	EDA	a high-speed and low-power up/down counter in 0.18-μm cmos technology	2012	-7.019866045207146	13.705031063947748	355102
355348	EDA	capacitive physically unclonable function	2017	-5.60664562923646	14.987881606101755	355375
355355	EDA	optimal don't care filling for minimizing peak toggles during at-speed stuck-at testing	2017	-6.467530319815241	12.49676914903031	355382
355368	EDA	soft clock skew scheduling for variation-tolerant signal processing circuits: a case study of viterbi decoders	2007	-6.253233808046588	13.190213809311087	355395
355564	Robotics	chip-level tsv integration for rapid prototyping of 3d system lsis	2011	-4.708538349134616	13.010390094762736	355591
355594	EDA	on the effect of floorplanning on the yield of large area integrated circuits	1997	-6.1637480443152155	12.254103554064649	355621
355690	EDA	energy-efficient embedded system design at 90nm and below: a system-level perspective	2005	-4.6035014494853215	13.64155143470056	355717
355723	Arch	a technique to transform 6t-sram arrays into robust analog puf with minimal overhead	2017	-5.758249679195348	14.916917406753536	355750
355745	EDA	power-performance optimization using fuzzy control of simultaneous supply voltage and body biasing scaling	2010	-6.385556111922266	13.920753722213714	355772
355770	SE	an integrated technique for test vector selection and test scheduling under test time constraint	2004	-5.2233785087854665	11.466346441732595	355797
355844	EDA	implementation of nor logic based on material implication on cmol fpga architecture	2015	-6.090109712969849	13.416269347531955	355871
355965	EDA	design and lsi prototyping of security module with hardware trojan	2015	-5.213741208728688	14.811869042534695	355992
356247	EDA	a determinate radiation hardened technique for safety-critical cmos designs	2015	-5.679274189858298	13.651461742819135	356274
356260	EDA	use of a segmentation technique to analyze the variability of the yield of a mature cmos sram	1993	-5.03396145794407	11.690278034220475	356287
356305	EDA	signal integrity optimization on the pad assignment for high-speed vlsi design	1995	-6.66660948866113	12.393720357940357	356332
356677	EDA	designing hardware trojans and their detection based on a svm-based approach	2017	-4.972836176447401	14.804823826668706	356704
356726	EDA	a pseudo-hierarchical methodology for high performance microprocessor design	1997	-3.936836760241693	11.679561072884338	356753
356861	EDA	layout driven fpga packing algorithm for performance optimization	2017	-6.637124530947116	12.038499423744295	356888
356881	Mobile	future mobile phones - complex design challenges from an embedded systems perspective	2001	-3.390593698984366	13.755016464262528	356908
356958	EDA	an accurate analytical i–v model for sub-90-nm mosfets and its application to read static noise margin modeling	2012	-6.6795606111367825	12.918081761257053	356985
357010	EDA	ocv-aware top-level clock tree optimization	2014	-6.809071115770174	12.708065532944767	357037
357042	EDA	variability-aware parametric yield estimation for analog/mixed-signal circuits: concepts, algorithms, and challenges	2014	-6.1323042656866615	11.941708279454517	357069
357261	EDA	buffering carbon nanotube interconnects considering inductive effects	2016	-5.550625362773521	13.210998082028125	357288
357309	Arch	applying architectural vulnerability analysis to hard faults in the microprocessor	2006	-4.264338449330095	13.330091803701935	357336
357371	Arch	3-d nanoarchitectures with carbon nanotube mechanical switches for future on-chip network beyond cmos architecture	2007	-4.282847177598287	13.726247257778027	357398
357415	EDA	a new circuit design framework for iot devices: charge-recycling with wireless power harvesting	2016	-6.395764762711613	14.078521474623294	357442
357422	EDA	built in self repair for embedded high density sram	1998	-5.196892504574938	12.483480125673536	357449
357465	EDA	synthesis strategies for sub-vt systems	2011	-6.50743919731013	13.127013584004604	357492
357607	EDA	utilizing redundancy for timing critical interconnect	2007	-7.155022853307778	11.999520052334352	357634
357630	Arch	the technology behind simstartm, an all-new simulation multiprocessor	1984	-3.5438886535984837	12.105658509994983	357657
357632	EDA	innovative practices session 2c: new technologies, new challenges - 2	2015	-4.232118248181665	12.5313354873411	357659
357822	EDA	economic aspects of memory built-in self-repair	2007	-4.5441656391888845	12.587372945852351	357849
357828	EDA	handling inverted temperature dependence in static timing analysis	2006	-5.930439023759662	13.10530239037804	357855
357843	EDA	on the micro-architectural impact of clock distribution using multiple plls	2001	-5.773698794508003	12.911080828006213	357870
358082	EDA	stacking sram banks for ultra low power standby mode operation	2010	-6.718424743616282	14.042369869560153	358109
358234	EDA	high-accuracy architecture-level power estimation for partitioned sram arrays in a 65-nm cmos bptm process	2007	-6.121943862107539	13.586011427574235	358261
358358	EDA	integrated microfluidic power generation and cooling for bright silicon mpsocs	2014	-4.150538712547931	13.892669566013666	358385
358450	EDA	automatic hierarchical design: fantasy or reality? (panel)	2001	-3.5917621593062776	12.586313032216635	358477
358453	EDA	air (aerial image retargeting): a novel technique for in-fab automatic model-based retargeting-for-yield	2012	-6.174633832107168	12.285798146804586	358480
358498	Visualization	spin-based computing: device concepts, current status, and a case study on a high-performance microprocessor	2015	-4.624475592344247	13.508653187057064	358525
358516	EDA	ternary content addressable memory cells designed using ambipolar carbon nanotube transistors	2012	-6.2962997560306535	13.224278869556706	358543
358620	EDA	a graph rewriting approach for converting asynchronous roms into synchronous ones	2011	-6.3453328838116265	12.329641253256133	358647
358725	EDA	trace driven logic synthesis-application to power minimization	1997	-6.304317404856187	12.29686403045334	358752
358740	EDA	fault tolerant quantum cellular array (qca) design using triple modular redundancy with shifted operands	2005	-5.567109595430003	13.105939311107939	358767
358811	Security	towards implementation of robust and low-cost security primitives for resource-constrained iot devices	2018	-5.464852795371042	15.068439971289582	358838
358965	EDA	test scheduling for wafer-level test-during-burn-in of core-based socs	2008	-5.957683370899428	12.885984872223265	358992
359015	EDA	interface optimization for improved routability in chip-package-board co-design	2011	-5.609233881143519	11.918782370908685	359042
359095	HPC	scheduling for periodic concurrent error detection in processor arrays	1994	-3.5921013050692117	13.387810033598305	359122
359149	EDA	an optimization strategy for low energy and high performance for the on-chip interconnect signalling	2009	-6.9277736375739005	13.874731012358847	359176
359229	EDA	a new power gating circuit design approach using double-gate fdsoi	2018	-6.59894632191454	13.854989354600642	359256
359264	EDA	rc power bus maximum voltage drop in digital vlsi circuits	2001	-6.686198599773281	12.211145608096173	359291
359324	EDA	tpg2 - an automatic test program generator for custom ics	1984	-3.983134478093	11.489503600784342	359351
359334	EDA	integrated rf-cmos transceivers challenge rf test	2006	-4.136708561562067	12.396364180937624	359361
359400	EDA	timing characterization of dual-edge triggered flip-flops	2001	-5.315178002290856	11.285983715898645	359427
359469	EDA	an activity aware placement approach for 3d fpgas (abstract only)	2016	-6.026624967137488	12.966254524456456	359496
359511	EDA	asymmetric dual-gate multi-fin keeper bias options and optimization for low power and robust finfet domino logic	2008	-6.7051945887123	13.774348986692658	359538
359856	EDA	power/ground network and floorplan cosynthesis for fast design convergence	2007	-6.863730015275512	12.311632357233286	359883
360351	EDA	synthesis-for-testability watermarking for field authentication of vlsi intellectual property	2010	-5.020705172025448	14.950247036711184	360378
360366	EDA	static logic state analysis by tls on powered logic circuits: three case studies for suspected stuck-at failure modes	2016	-5.190211396040885	12.308125105812392	360393
360601	Arch	scaling 2-layer rram cross-point array towards 10 nm node: a device-circuit co-design	2015	-6.303499358426	14.081090711779046	360628
360632	EDA	a 128-kb 10% power reduced 1t high density rom with 0.56 ns access time using bitline edge sensing in sub 16nm bulk finfet technology	2015	-6.950419646821985	14.186535984681644	360659
360944	EDA	hardware implementation of fault tolerance noc core mapping	2018	-3.8525444868517225	13.359148964969823	360971
361164	EDA	an early prediction methodology for aging sensor insertion to assure safe circuit operation due to nbti aging	2015	-5.824853380115519	12.562746105154481	361191
361220	EDA	gate-oxide early-life failure identification using delay shifts	2010	-5.229105303150843	12.465740459613183	361247
361363	EDA	multi-technology simulation with mixed design environments	2015	-3.397110697886523	12.215310560655618	361390
361407	Arch	rethread: a low-cost transient fault recovery scheme for multithreaded processors	2014	-3.4956317752819563	14.034797447722482	361434
361829	EDA	an automated bist approach for general sequential logic synthesis	1988	-5.17041429468074	11.6907712787797	361856
361938	Embedded	transient fault tolerance in digital systems	1994	-4.4477605160354665	12.813964279584924	361965
362025	EDA	fpga design migration: some remarks	1996	-4.051686870372721	12.371876310899868	362052
362105	EDA	efficient circuit failure probability calculation along product lifetime considering device aging	2017	-5.542228158916694	12.925503800408569	362132
362183	EDA	robust design and experimental demonstrations of carbon nanotube digital circuits	2014	-4.6733972511700905	13.30486185778821	362210
362305	EDA	a low-overhead ro puf design for xilinx fpgas	2018	-5.7254047342161885	15.023746212485912	362332
362400	EDA	crosstalk noise optimization by post-layout transistor sizing	2002	-6.985347713927539	12.28234741215342	362427
362405	EDA	exact algorithms for coupling capacitance minimization by adding one metal layer	2005	-7.192597386410147	11.612483292033234	362432
362668	EDA	a process-variation-resilient methodology of circuit design by using asymmetrical forward body bias in 28 nm fdsoi	2016	-6.470698409190398	13.916381756767592	362695
362699	EDA	design and test of an sram chip	2013	-6.593481250464258	13.808853354646773	362726
362753	EDA	fault-sensitivity analysis and reliability enhancement of analog-to-digital converters	2003	-5.127496229408832	11.968893094109545	362780
362781	EDA	a fast analytical approach to multi-cycle soft error rate estimation of sequential circuits	2010	-5.773807727190494	12.133450208349688	362808
362805	EDA	noise propagation and failure criteria for vlsi designs	2002	-6.02434728298084	12.191163493489196	362832
362933	EDA	an assessment of integrated digital cellular automata architectures	2008	-3.6658262181594288	12.289173060297852	362960
363027	EDA	oci: open compression interface	2006	-4.370626286236658	11.777631849817734	363054
363122	EDA	test strategies for reliable runtime reconfigurable architectures	2013	-3.973700292742037	13.402920510111118	363149
363192	EDA	impact of circuit degradation on fpga design security	2011	-4.948623976422389	14.82628773619752	363219
363376	Crypto	malicious circuit detection for improved hardware security	2015	-5.0829060659281495	14.888150901529858	363403
363379	Crypto	obtaining statistically random information from silicon physical unclonable functions	2014	-5.457316486320899	15.107378891144998	363406
363456	EDA	statistical simulations of delay propagation in large scale circuits using graph traversal and kernel function decomposition	2018	-6.63997553631513	11.69982893422857	363483
363490	EDA	area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints	2014	-6.025600768207289	12.481135866087806	363517
363515	AI	on advance towards sub-sampling technique in phase locked loops - a review	2017	-3.9768387164002905	12.888572181351302	363542
363595	EDA	fabrication of a 3000-6-input-luts embedded and block-level power-gated nonvolatile fpga chip using p-mtj-based logic-in-memory structure	2015	-6.325089827185929	13.982205051511526	363622
363606	EDA	guest editors' introduction: confronting the hardware trustworthiness problem	2010	-4.762800390359716	14.839833343908206	363633
363710	PL	error detecting refreshment for embedded drams	1999	-4.526207271360758	13.492034988242516	363737
363928	Embedded	a novel low-overhead fault tolerant parallel-pipelined fft design	2017	-5.107177427175019	14.276522329699128	363955
363961	Arch	register isolation for synthesizable register files	2004	-4.83268839962768	12.473806533977704	363988
364210	EDA	power/ground network optimization considering decap leakage currents	2005	-7.041866161216707	12.250130574185754	364237
364262	EDA	a metal - metal matrix cell generator for multi-level metal mos technology	1990	-6.850932264990281	11.560176880167568	364289
364356	EDA	activation of logic encrypted chips: pre-test or post-test?	2016	-5.128056117549053	15.036461437583975	364383
364366	EDA	analog and digital circuit design in 65 nm cmos: end of the road?	2005	-3.853495163953441	12.698642464542079	364393
364468	EDA	optimal design of synchronous circuits using software pipelining techniques	2001	-6.790533478629764	12.181622878606387	364495
364472	EDA	utilization of process and supply voltage random variations for random bit generation	2018	-5.94701688816281	14.821451415231707	364499
364702	EDA	integration of cmp modeling in rc extraction and timing flow	2007	-6.363427899461146	12.612995981533992	364729
364996	EDA	probabilistic transitive-closure ordering and its application on variational buffer insertion	2007	-6.972712433544763	11.298936784409625	365023
365010	EDA	work-function engineering for reduced power and higher integration density: an alternative to sizing for stability in finfet memory circuits	2008	-6.067635751900992	13.738327633296475	365037
365090	EDA	low power finite state machine synthesis using power-gating	2011	-6.2531397710879695	12.407035748549733	365117
365255	EDA	high-speed interconnect technology: on-chip and off-chip	2005	-3.792167316249899	13.487881508761845	365282
365304	EDA	sense amplifier design using cmos-memristor circuits	2018	-6.673315506824862	13.654229079224338	365331
365360	EDA	node criticality computation for circuit timing analysis and optimization under nbti effect	2008	-5.9170496078506405	13.22162019252508	365387
365481	EDA	a low-power reconfigurable logic array based on double-gate transistors	2008	-5.9594818855712655	13.436855811464538	365508
365644	EDA	gating and serializing the data path of cpu for low power consumption	2009	-6.0335085781647155	14.163032577001715	365671
365727	EDA	asymmetric ecc organization in 3d-memory via spare column utilization	2015	-5.264147600521551	13.970534119921162	365754
365786	EDA	case study of reliability-aware and low-power design	2008	-4.7895031705789295	13.677104904891426	365813
365909	Security	physical unclonable functions based on silicon micro-ring resonators for secure signature delegation in wireless sensor networks	2018	-4.31902234157729	14.945482544832597	365936
366018	EDA	a novel circuit design methodology to reduce side channel leakage	2012	-5.366201152537187	15.119441660025362	366045
366126	EDA	fingerprinting field programmable gate arrays	2017	-4.919883840814619	14.829451974306936	366153
366160	EDA	a framework for evaluating and optimizing fpga-based socs for aerospace computing	2016	-3.967853653597192	13.424273840933907	366187
366613	Security	the first thorough side-channel hardware trojan	2017	-4.987457283484972	14.953956599814786	366640
366866	Logic	exhaustive and near-exhaustive memory testing techniques and theirbist implementations	1997	-5.647443808056762	11.557050676365336	366893
366906	EDA	high-level test compaction techniques	2002	-3.9469263140740667	11.959542935012829	366933
366974	EDA	dpa on quasi delay insensitive asynchronous circuits: formalization and improvement	2005	-5.21741315359365	14.894817620435846	367001
366992	Arch	architecting processors to allow voltage/reliability tradeoffs	2011	-5.107942122281517	13.763235422907547	367019
367243	Arch	implications of vlsi on computer design(panel discussion)	1978	-3.746530193457912	12.780422182399874	367270
367456	EDA	power switch network design for mtcmos	2005	-6.926902836928853	12.785129877096994	367483
367539	EDA	lithography aware regular cell design based on a predictive technology model	2010	-5.650992520673885	12.949993294705225	367566
367733	EDA	application dependent fpga testing method	2010	-5.650999899552299	11.308802498501525	367760
367783	Arch	luncheon keynote speech	2008	-3.679194350383242	13.019225995229355	367810
367830	EDA	rapid design implementation with field-programmable gate arrays	1989	-3.867649758071192	11.929903071573387	367857
367941	EDA	integrated test-architecture optimization and thermal-aware test scheduling for 3-d socs under pre-bond test-pin-count constraint	2012	-6.5779857455180375	12.37054448948984	367968
368167	EDA	enhancing robustness of sequential circuits using application-specific knowledge and formal methods	2017	-4.4890327163187305	13.104609983068054	368194
368188	HCI	testing ternary content addressable memories with active neighbourhood pattern-sensitive faults	2007	-5.617132094149432	11.717628559713054	368215
368374	Arch	non-gaussian uncertainty propagation in statistical circuit simulation	2011	-6.59404509732705	12.038462703120432	368401
368668	EDA	a routing approach to reduce glitches in low power fpgas	2010	-6.850142485813472	12.019873589475276	368695
368901	EDA	an error rate based test methodology to support error-tolerance	2008	-5.407794851724132	11.809407817429301	368928
369029	EDA	a simple yet effective merging scheme for prescribed-skew clock routing	2003	-7.110344983433273	12.030451931852472	369056
369152	AI	edge-over-erosion error prediction method based on multi-level machine learning algorithm	2014	-5.68347593227991	12.128830221944428	369179
369187	EDA	simulation-based circuit-activity estimation for fpgas containing hard blocks	2017	-4.2592992401467065	11.903838917097115	369214
369202	Arch	low energy asynchronous architectures	2005	-6.579835169803616	13.570774400534589	369229
369226	EDA	boardpuf: physical unclonable functions for printed circuit board authentication	2015	-5.4332677364415645	15.054049704642921	369253
369554	EDA	software-based self-testing with multiple-level abstractions for soft processor cores	2007	-3.9894651614436025	11.693677301081882	369581
369565	Arch	performance metrics for configurable computing	1997	-3.5222811226176804	12.455289372012006	369592
369575	EDA	reliable and efficient system-on-chip design	2004	-3.6787094712120103	13.22311386373225	369602
369619	EDA	single test clock with programmable clock enable constraints for multi-clock domain soc atpg testing	2013	-5.1482696957576115	11.501484281971846	369646
370170	EDA	optimal choice of intermediate latching to maximize throughput in vlsi circuits	1983	-6.438580054717031	12.77144591983602	370197
370217	EDA	a new trng based on coherent sampling with self-timed rings	2016	-5.4666896144343164	15.035148042864176	370244
370511	Arch	a comparative study of 6t and 4t sram cells in double-gate cmos with statistical variation	2007	-6.641270125815563	13.951799918589275	370538
370604	SE	automatic test pattern generation for interconnect open defects	2008	-5.201078458820155	11.662951559534813	370631
370609	EDA	hls-dv: a high-level synthesis framework for dual-vdd architectures	2012	-6.881521808224111	12.624256309346404	370636
370644	EDA	testing in nanometer technologies	1999	-4.150178417976955	12.526016702806618	370671
370679	EDA	valid clock frequencies and their computation in wavepipelined circuits	1996	-6.468022432432981	11.652500547101042	370706
370713	EDA	using multifunctional standardized stack as universal spintronic technology for iot	2018	-3.942246839898683	13.130868813780294	370740
370744	EDA	an incremental zero/integer delay switch-level simulation environment	1992	-5.165406101137492	11.3444831666456	370771
370798	Arch	the implementation of the 65nm dual-core 64b merom processor	2007	-6.038746496955447	14.11195327852385	370825
370852	EDA	fault model and test procedure for phase change memory	2011	-5.168773835615554	12.622584848823127	370879
370984	EDA	generation and use of statistical timing macro-models considering slew and load variability	2016	-6.419880114941251	12.278420540753752	371011
371228	EDA	optimizing coarse-grained units in floating point hybrid fpga	2008	-4.672279785250992	13.506656173882554	371255
371267	Arch	impact of process variations on computers used for image processing	2012	-4.5239029221530185	12.671578265610053	371294
371377	EDA	compact modeling of homojunction tunnel fets	2014	-5.876731372360682	13.869587495369457	371404
371386	EDA	interconnect capacitance estimation for fpgas	2004	-6.3439270413777455	12.951501752933506	371413
371544	Arch	case study of yield learning through in-house flow of volume diagnosis	2013	-4.677864175910092	11.586061041121091	371571
371609	EDA	high-level macro-modeling and estimation techniques for switching activity and power consumption	2003	-6.093909280569801	12.404010082199427	371636
371622	Arch	exploiting bloom filters for saving power consumption of auto-memoization processor	2016	-6.949522140449747	14.312252844583659	371649
371840	EDA	placement and beyond in honor of ernest s. kuh	2011	-4.109344608992127	12.70974646779162	371867
371873	EDA	evaluating and mitigating degradation effects in multimedia circuits	2017	-5.533107376224072	13.399492540958875	371900
372038	Arch	reliability issues in rram ternary memories affected by variability and aging mechanisms	2017	-5.907170418149983	13.832017247609329	372065
372285	EDA	clock skew scheduling with race conditions considered	2007	-6.7193389716792415	11.579895644733789	372312
372370	EDA	mach-zehnder interferometer based all-optical peres gate	2011	-5.142371987400155	13.302643089798016	372397
372417	Embedded	high speed externally asynchronous/internally clocked systems	1997	-4.7847640164181	11.80434779475176	372444
372489	EDA	nano-magnetic non-volatile cmos circuits for nano-scale fpgas (abstract only)	2010	-6.685424766535824	13.877152065656249	372516
372661	EDA	vlsi asynchronous sequential circuit design	1990	-5.109801795850994	11.504835932202349	372688
372702	EDA	can flexible, domain specific programmable logic prevent ip theft?	2016	-4.969149289944525	14.896010420647752	372729
373058	EDA	side-channel resistant circuit styles and associated ic design flow	2010	-5.742509192577178	15.001184412780855	373085
373112	EDA	path-oriented transition fault test generation considering operating conditions	2005	-5.6733602938581695	11.930901182896859	373139
373123	Arch	spin-based computing: device concepts, current status, and a case study on a high-performance microprocessor	2015	-4.5613631979731055	13.487036929279384	373150
373166	EDA	simultaneous shield and buffer insertion for crosstalk noise reduction in global routing	2004	-7.068788500089399	12.302623327593164	373193
373436	EDA	timing variation-aware high-level synthesis	2007	-6.306398129636951	12.182792394597802	373463
373488	EDA	netlist reverse engineering for high-level functionality reconstruction	2016	-4.949501601955581	14.824170694238848	373515
373593	Arch	design challenges of technology scaling	1999	-4.338103185934543	13.52609468753162	373620
373732	AI	alps: an automatic layouter for pass-transistor cell synthesis	1998	-6.921617728350161	11.51724552730004	373759
373775	EDA	automated phase-noise-aware design of rf clock distribution circuits	2018	-6.141483285329474	12.408137557103204	373802
373857	EDA	on the accuracy of return path assumption for loop inductance extraction for 0.1?m technology and beyond	2003	-6.680523125874499	12.036141755971427	373884
373979	EDA	a test method for power management of soc-based microprocessors	2011	-3.4777916252969905	13.101842160389891	374006
374001	EDA	test for more than pass/fail using on-chip temperature sensor	2012	-5.8846810616424525	13.164716396451386	374028
374057	EDA	fpgas with multidimensional mesh topology	2006	-6.7920806926717505	12.770578661855149	374084
374124	EDA	aspects on integration of high-speed multiplexers and demultiplexers in vlsi test systems	1991	-4.172418805633384	11.651321657625727	374151
374159	EDA	a practical circuit fingerprinting method utilizing observability don't care conditions	2015	-5.714877333976897	11.767426587709426	374186
374233	EDA	a novel low power 64-kb sram using bit-lines charge-recycling and non-uniform cell scheme	2011	-6.826590767361079	14.103469659436149	374260
374360	EDA	noise effects on performance of low power design schemes in deep submicron regime [cmos digital ics]	2004	-6.163848651500416	13.398222424384922	374387
374361	EDA	low voltage error resilient sram using run-time error detection and correction	2015	-5.84483283102433	13.876516382871209	374388
374431	SE	an analysis of leakage factors for dual-rail pre-charge logic style	2008	-5.6935139051130665	15.01604641098929	374458
374614	EDA	vmap: a variation map-aware placement algorithm for leakage power reduction in fpgas	2011	-6.0015549080650725	13.748426120069704	374641
374787	EDA	study of the effects of mbus on the reliability of a 150 nm sram device	2008	-4.937895276797471	13.425430876903464	374814
374790	EDA	technology mapping for low power	1993	-4.9981971761469435	12.785880530405596	374817
374896	EDA	optimization of critical paths in circuits with level-sensitive latches	1994	-7.024314078326513	11.316540955657963	374923
374901	EDA	scaling beyond 7nm: design-technology co-optimization at the rescue	2016	-4.221602350198664	13.116610914277228	374928
375031	EDA	front-end-of-line attacks in split manufacturing	2017	-5.018317914454041	14.8597245540257	375058
375131	EDA	implementing hardware trojans: experiences from a hardware trojan challenge	2011	-5.073081274210935	14.939772618107442	375158
375160	Arch	evaluating the impact of fault recovery on superscalar processor performance	2006	-4.727664116323495	13.324085901444175	375187
375252	EDA	synthesis of workload monitors for on-line stress prediction	2013	-5.013142474189968	13.167798895590687	375279
375344	Arch	hardware specialization in low-power sensing applications to address energy and resilience	2015	-4.693189599470061	13.82001859466408	375371
375582	Arch	characterization of an associative memory chip in 28 nm cmos technology	2018	-5.4193312491470325	13.799751690706985	375609
375832	EDA	a robust asynchronous interfacing scheme with four-phase dual-rail coding	2012	-5.047272083554102	13.281872733403167	375859
375939	EDA	revealing sram memory content using spontaneous photon emission	2016	-5.180754201873897	14.548851133736449	375966
375951	EDA	hysteresis of intrinsic i/sub ddq/ currents	2003	-5.572681092274737	12.13722173264184	375978
376050	EDA	statistical timing analysis using bounds and selective enumeration	2003	-6.4108459717700095	11.503698263034439	376077
376074	EDA	a 32nm high-k metal gate sram with adaptive dynamic stability enhancement for low-voltage operation	2010	-5.731033628742591	13.847786243102824	376101
376242	EDA	address generation for nanowire decoders	2007	-5.860309959941768	11.876397320093034	376269
376266	EDA	an accurate and scalable mosfet aging model for circuit simulation	2011	-5.4263213536510655	13.213306109476981	376293
376418	EDA	3d-maps: 3d massively parallel processor with stacked memory	2012	-3.781300917063741	14.096012643659707	376445
376552	Vision	snake-based object contour tracking using surf and mean-shift	2009	-4.639317667348914	11.656460164300173	376579
376565	EDA	online self-checking and correction for crosstalk-induced timing errors on vlsi interconnects	2012	-5.596677690756866	11.956885950387075	376592
376715	EDA	pattern selection for testing of deep sub-micron timing defects	2004	-5.371557757725578	11.689116588260882	376742
376921	EDA	a low power deterministic test using scan chain disable technique	2006	-6.259673561871949	11.883132865851806	376948
376929	Arch	a dynamic optically reconfigurable gate array with a silver-halide holographic memory	2008	-5.480956509641988	13.69115014460988	376956
376935	EDA	process and reliability sensors for nanoscale cmos	2012	-5.069393383654051	12.544607057871527	376962
377027	EDA	novel method of interconnect worstcase establishment with statistically-based approaches	2008	-6.4594218878961325	12.602825854155714	377054
377035	EDA	correctness analysis and power optimization for probabilistic boolean circuits	2015	-5.657857929113777	11.83847516553272	377062
377170	Arch	nbti aging evaluation of puf-based differential architectures	2016	-5.741651325137133	14.75572257650418	377197
377458	EDA	partition, packing and clock distribution: a new paradigm of physical design	2000	-6.605234349244902	11.494910849385883	377485
377623	EDA	double-node-upset-resilient latch design for nanoscale cmos technology	2017	-6.0957377337634995	13.345927252958546	377650
378076	EDA	enhancing the silicon-package interface through their concurrent design and verification	2003	-4.029874443957627	12.177465346284327	378103
378131	Arch	stagenet: a reconfigurable fabric for constructing dependable cmps	2011	-3.931752644003355	14.189258775382653	378158
378149	EDA	low power nanoscale buffer management for network on chip routers	2010	-5.5235899476709625	14.277122406577986	378176
378219	EDA	a new methodology for reduced cost of resilience	2014	-5.555231929409636	13.389209240083373	378246
378511	Visualization	comparator metastability in the presence of noise	2013	-6.098904181657286	12.302166790644385	378538
378528	EDA	survey of low power techniques for roms	1997	-6.295913396954715	13.37687603946572	378555
378536	EDA	selectively clocked cmos logic style for low-power noise-immune operations in scaled technologies	2003	-6.8446744070609835	14.1492946558137	378563
378724	EDA	cost aware fault tolerant logic synthesis in presence of soft errors	2010	-5.4701841658601085	13.186679305013204	378751
378949	Embedded	controlling energy and process variability in system-on-chips: needs for control theory	2009	-5.782780816111967	13.470827601344745	378976
378952	EDA	power consumption advantage of a dynamic optically reconfigurable gate array	2006	-5.3254575798560015	13.743356642808411	378979
378968	EDA	cmos digital design of a trusted virtual sensor	2017	-5.858952257037737	14.999258222216588	378995
379001	Arch	atrs: an alternative roadmap for semiconductors, technology evolution and impacts on system architecture	2006	-3.9368278744740266	13.494359401424653	379028
379063	EDA	modeling, testing, and analysis for delay defects and noise effects in deep submicron devices	2003	-5.8536814803115265	12.019372243430018	379090
379072	EDA	recent advances in the automatic inspection of integrated circuits for pattern defects	1995	-4.595578832208827	12.275168364406829	379099
379151	HPC	computer power supply transient response improvement by power consumption prediction procedure using performance counters	2015	-3.63588665888049	11.734602080609971	379178
379311	Arch	programmable threshold voltage using quantum dot transistors for low-power mobile computing	2008	-4.9167440419097765	13.85395395672965	379338
379392	HPC	a 100gb/s wide i/o with 4096b tsvs through an active silicon interposer with in-place waveform capturing	2013	-4.26686707785151	13.708854961888758	379419
379478	EDA	1.1 silicon technologies and solutions for the data-driven world	2015	-3.7008358514145088	13.263406563938494	379505
379504	EDA	a semi-custom memory design for an asynchronous 8051 microcontroller	2008	-6.953760203970082	14.088058952768968	379531
379668	EDA	an exploration of applying gate-length-biasing techniques to deeply-scaled finfets operating in multiple voltage regimes	2018	-5.867459607840946	13.71761487732221	379695
379837	EDA	a scan segmentation architecture for power controllability and reduction	2015	-5.93131540385712	12.033867794001566	379864
380239	EDA	a novel methodology for multi-project system-on-a-chip	2011	-3.4030511220646504	12.463107902204346	380266
380272	EDA	clock skew optimization for maximizing time margin by utilizing flexible flip-flop timing	2015	-6.748831367013064	11.973842958743932	380299
380284	EDA	a statistical model for estimating the effect of process variations on crosstalk noise	2004	-6.229891335646554	12.484134217431526	380311
380455	EDA	a pure-cmos nonvolatile multi-context configuration memory for dynamically reconfigurable fpgas	2014	-6.285786833377857	13.820942971935695	380482
380520	EDA	panel: when will the analog design flow catch up with digital methodology?	2001	-3.6225924933885176	12.744615848165452	380547
380606	EDA	efficient variability-aware nbti and hot carrier circuit reliability analysis	2010	-6.432205460458888	12.239010158337527	380633
380686	EDA	variation-aware and adaptive-latency accesses for reliable low voltage caches	2013	-4.483215876870429	14.244668166471286	380713
380855	EDA	a sequence independent power-on-reset circuit for multi-voltage systems	2006	-5.872510441109887	13.306650173666034	380882
380867	EDA	a dft technique for high performance circuit testing	1999	-4.4365909409015645	12.076422397883231	380894
381003	Arch	advancing nonvolatile computing with nonvolatile ncfet latches and flip-flops	2017	-5.71189021910208	13.995910175180676	381030
381053	EDA	a puf design for secure fpga-based embedded systems	2010	-5.507567933243357	15.054672744669922	381080
381123	EDA	area-efficient and reliable hybrid cmos/memristor ecc circuit for reram storage	2018	-6.670783121621549	14.367923510195324	381150
381163	EDA	integration, verification and layout of a complex multimedia soc	2005	-3.4775438359670146	12.255916591184723	381190
381168	EDA	a fine-grained reconfigurable logic array based on double gate transistors	2002	-6.06713329561386	13.563652000621202	381195
381178	EDA	layout driven logic synthesis for fpgas	1994	-5.6942617156478885	11.723797048550706	381205
381310	EDA	input pattern classification for detection of stuck-on and bridging faults using i/sub ddq/ testing in bicmos and cmos circuits	1997	-5.437902240329062	11.740195778049882	381337
381414	EDA	minimization of crosstalk noise, delay and power using a modified bus invert technique	2004	-6.746068537487543	12.85463448584985	381441
381445	EDA	effective emulation of permanent faults in asics through dynamically reconfigurable fpgas	2014	-4.552676825378212	11.711229212721848	381472
381468	HCI	improving microcontroller power consumption through a segmented gray code program counter	1999	-6.683907202113034	13.201988295206645	381495
381519	EDA	steep switching tunnel fet: a promise to extend the energy efficient roadmap for post-cmos digital and analog/rf applications	2013	-6.634584228204318	13.881051822145446	381546
381565	EDA	carbon nanotube imperfection-immune digital vlsi	2013	-4.577931378278693	13.287982185104035	381592
381646	EDA	unifying behavioral synthesis and physical design	2000	-4.534935883392501	11.287279760265596	381673
381698	EDA	cmos stuck-open fault detection using single test patterns	1989	-5.592082376324519	11.628381694549313	381725
381928	ML	the changing semiconductor industry: from components to silicon systems	1999	-3.5905706584874566	13.157197367454787	381955
381931	EDA	goldengate: a fast and accurate bridging fault simulator under a hybrid logic/i/sub ddq/ testing environment	1997	-6.148604686898818	11.951224017361461	381958
381982	EDA	ratiometric bjt-based thermal sensor in 32nm and 22nm technologies	2012	-5.3938121907076715	13.77007938727139	382009
382027	EDA	spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable vlsi computing paradigm	2015	-5.419741935071434	13.336846121877324	382054
382103	EDA	a bist scheme with the ability of diagnostic data compression for rams	2014	-5.6622348590989615	11.57469858797789	382130
382121	Arch	a wave-pipelined router architecture using ternary associative memory	2000	-5.484260949953708	11.721490598254265	382148
382326	EDA	lifetime improvement through runtime wear-based task mapping	2012	-5.156095648647009	13.197172709839073	382353
382436	EDA	fault simulation and test pattern generation for cross-gate defects in finfet circuits	2015	-5.3885955344411585	11.452738327288408	382463
382558	EDA	does asynchronous technology bring robustness in synchronous circuit monitoring?	2011	-4.622368671166377	12.872707981536422	382585
382573	EDA	reaching the limits of low power design	2008	-3.687361351018304	13.419479097662359	382600
382586	EDA	a technology mapper for depth-constrained fpga logic cells	2015	-4.505925559981818	11.813818578774828	382613
382694	EDA	dual supply-voltage scaling for reconfigurable soc's	2001	-6.1045093527009335	13.521103394839564	382721
382725	EDA	efficient methodology for detection and correction of seu-based interconnect errors in fpgas using partial reconfiguration (abstract only)	2005	-4.911437938571108	12.329031935315546	382752
382822	EDA	a general framework for probabilistic low-power design space exploration considering process variation	2004	-6.254523358396112	12.811565043798868	382849
382855	EDA	embedded processor based built-in self-test and diagnosis of logic and memory resources in fpgas	2006	-4.3541203020769865	12.146774326171194	382882
383057	EDA	scenario preprocessing approach for the reconfiguration of fault-tolerant noc-based mpsocs	2016	-4.8535899305133805	12.683343033089836	383084
383112	EDA	model for transient fault susceptibility of combinational circuits	2004	-5.949975251194138	12.24152571389103	383139
383179	Arch	master–slave match line design for low-power content-addressable memory	2015	-7.006137659683784	14.090772916511714	383206
383312	EDA	toward better wireload models in the presence of obstacles	2001	-7.02481729997063	11.715109027492625	383339
383321	EDA	tutorial: design of power efficient vlsi arithmetic: speed and power trade-offs	2003	-5.710789869981457	12.873853977435322	383348
383453	EDA	optical diagnostics for ibm power6- microprocessor	2008	-4.410200004189762	12.111180793716295	383480
383555	Arch	coding techniques for low switching noise in fault tolerant busses	2005	-6.185351070999676	12.802680716935635	383582
383556	EDA	multiple-population moment estimation: exploiting interpopulation correlation for efficient moment estimation in analog/mixed-signal validation	2014	-6.550718161906109	11.989132635993554	383583
383602	EDA	low-power 32bit×32bit multiplier design with pipelined block-wise shutdown	2005	-7.025670136205272	13.893492464174855	383629
383803	EDA	a high performance vertical si nanowire cmos for ultra high density circuits	2010	-6.5027882111242565	13.823571920491155	383830
383890	EDA	transition fault test reuse	2006	-4.427776328624133	11.985298489401831	383917
384148	DB	web database connectivity with scripting languages	1997	-3.4286416760359906	11.855745353510105	384175
384159	Robotics	techniques and issues in testing and validation of vlsi systems	1987	-3.9895916630755632	11.553956625826233	384186
384191	Arch	true random number generation by variability of resistive switching in oxide-based devices	2015	-5.964169322586236	14.75602459944628	384218
384245	EDA	design space exploration and optimization of a hybrid fault-tolerant architecture	2015	-4.067962687958308	13.627846457448024	384272
384313	EDA	titac-2: an asynchronous 32-bit microprocessor	1998	-4.188055877205883	13.596415669861944	384340
384459	EDA	single event multiple upset (semu) tolerant latch designs in presence of process and temperature variations	2015	-6.104560638005867	13.702804223341813	384486
384524	EDA	faster-than-at-speed test for increased test quality and in-field reliability	2011	-5.486164564821909	11.539303838758615	384551
384527	EDA	stepped parity: a low-cost multiple bit upset detection technique	2015	-5.0370114463151605	13.4330074574085	384554
384543	EDA	fault-tolerance design of memory systems based on dbl structures	2002	-5.01468857928576	12.905876360074695	384570
384570	Arch	cache power reduction in presence of within-die delay variation using spare ways	2008	-6.006341685182829	13.846584871383323	384597
384679	EDA	on in-system programming of non-volatile memories	2013	-4.1836302465863575	12.73599728740836	384706
384705	EDA	smos: a cad-compatible statistical model for analogue mos integrated circuit simulation	1992	-6.457088613199644	12.289114349290072	384732
384853	EDA	low-leakage flip-flops based on dual-threshold and multiple leakage reduction techniques	2011	-6.60176508083613	13.83670122939008	384880
385039	EDA	integrated capacitor switchbox for security protection	2012	-5.754180101255341	15.108398342458255	385066
385174	EDA	a technique to reduce peak current and average power dissipation in scan designs by limited capture	2007	-6.061473854089725	11.811643529840914	385201
385216	EDA	symbolic power analysis of cell libraries	2011	-6.225491449094175	12.188236959794448	385243
385317	EDA	standard cell design of a low-leakage flip-flop with gate-length biasing	2011	-6.861473499985628	13.73642732194132	385344
385438	EDA	performance tradeoffs in the design of low-power sram arrays for implantable devices	2018	-4.407891931583849	11.706607153329813	385465
385583	EDA	extending flash lifetime in embedded processors by expanding analog choice	2018	-6.057081200361942	14.533960217148788	385610
385675	EDA	susceptibility characterization of microprocessor and lsi technology	1988	-5.070645269225876	12.357764907487645	385702
385683	EDA	low power and stable finfet sram with static independent gate bias for enhanced integration density	2007	-6.710127992533548	14.166662915685015	385710
385905	Embedded	a retargetable embedded in-circuit emulation module for microprocessors	2002	-3.665726526001535	12.017285829535732	385932
385998	Theory	diagnosing ic failures in a fast environment	1997	-4.50312146331013	11.996349898078234	386025
386045	EDA	predictable equation-based analog optimization based on explicit capture of modeling error statistics	2012	-6.706734757180625	11.409906492029155	386072
387272	EDA	performance and reliability improvement of flash device by a novel programming method	2007	-4.991142416677255	12.691071158151901	387299
387397	EDA	a hierarchical approach to transistor-level power estimation of arithmetic units	1996	-6.378222920351188	11.570070032858029	387424
387402	EDA	automated massive rtn characterization using a transistor array chip	2018	-5.279962923408561	12.7763251505367	387429
387411	EDA	accurate and fast estimation of junction band-to-band leakage in nanometer-scale mosfet	2006	-6.303520237246972	12.691046911917164	387438
387432	EDA	hierarchical front-end physical design solution drives modified hand-off (invited)	2002	-4.030663982931263	12.129835599610884	387459
387523	Arch	thermal analysis of 8-t sram for nano-scaled technologies	2008	-6.300529048852593	13.888967567730619	387550
387556	EDA	testing of 3d-stacked ics with hard- and soft-dies - a particle swarm optimization based approach	2015	-5.858408364848772	12.048826819764733	387583
387581	EDA	a useful integration of extra nodes and the leakage current in digital circuits	2013	-6.266511381989595	13.74912069848152	387608
387694	EDA	code generation for silicon	1983	-3.367005644649605	11.96742462777321	387721
387771	SE	a review of fault models for lsi/vlsi devices	1983	-4.793983301092169	11.36130812944234	387798
388066	EDA	a practical approach to single event transients analysis for highly complex designs	2011	-4.7790959682266285	11.539765574193636	388093
388135	EDA	software-based on-line test of communication peripherals in processor-based systems for automotive applications	2006	-3.378014929873503	12.622039946972173	388162
388187	EDA	memristor-based clock design and optimization with in-situ tunability	2017	-5.906044862628401	13.79342583772432	388214
388209	EDA	robust fpga resynthesis based on fault-tolerant boolean matching	2008	-5.510780069915437	11.93968410280828	388236
388226	EDA	full system verification of compatible microprocessors with a dual physical core verification platform	2016	-3.545911495837013	12.317030731599177	388253
388557	EDA	device-circuit co-optimization for mixed-mode circuit design via geometric programming	2007	-5.578680457245872	13.083779539311587	388584
388636	EDA	a bist scheme for testing and repair of multi-mode power switches	2011	-5.293595047670586	12.611162736851547	388663
388822	EDA	exploring alternative 3d fpga architectures: design methodology and cad tool support	2007	-5.781086317305023	12.959901565808046	388849
388913	EDA	boosting inas tfet on-current above 1 ma/μm with no leakage penalty	2013	-5.4803865158527385	13.722285881256068	388940
388928	EDA	detecting reliability attacks during split fabrication using test-only beol stack	2014	-4.968034721312242	14.85301472506826	388955
388996	SE	the pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults	2004	-5.5526415364579655	12.472819844228427	389023
389023	EDA	transistor sizing of energy-delay--efficient circuits	2002	-6.854257672207223	12.335065765805382	389050
389156	EDA	effectiveness of low-voltage testing to detect interconnect open defects under process variations	2016	-5.7087379380131305	12.536307886513828	389183
389184	EDA	transition test generation using replicate-and-reduce transform for scan-based designs	2003	-4.731137435729748	11.494519094871805	389211
389342	EDA	active ic metering of digital signal processing subsystem with two-tier activation for secure split test	2018	-5.068240963441325	14.461106783223714	389369
389353	EDA	implementing low power digital circuits using flash devices	2016	-6.312661647896137	13.840371252263846	389380
389498	EDA	efficient switching window computation for cross-talk noise	2002	-7.048060593596769	11.583828566395027	389525
389712	Security	novel bypass attack and bdd-based tradeoff analysis against all known logic locking attacks	2017	-5.056694962697124	14.947741524264377	389739
389723	EDA	efficient parametric yield extraction for multiple correlated non-normal performance distributions of analog/rf circuits	2007	-6.861064884255545	12.080629327266786	389750
389949	EDA	near-threshold voltage (ntv) design — opportunities and challenges	2012	-5.465061668138791	13.885211662666345	389976
390034	EDA	diagnosis of logic circuits using compressed deterministic data and on-chip response comparison	2006	-5.117716869142266	11.485788062293336	390061
390054	EDA	on the functional test of the register forwarding and pipeline interlocking unit in pipelined processors	2013	-4.216283369133189	12.956106789962256	390081
390156	EDA	programmable space compaction for bist	1993	-5.1006146719691285	11.482045512153096	390183
390252	EDA	logic and layout aware voltage island generation for low power design	2007	-6.869122025458408	12.71698480683335	390279
390330	EDA	knowledge- and optimization-based design of rf power amplifiers	2004	-6.2208875669115535	12.06041977375894	390357
390365	Theory	a clock distribution scheme for nonsymmetric vlsi circuits	1989	-7.005346001373309	11.402106992407546	390392
390669	EDA	algorithm level re-computing-a register transfer level concurrent error detection technique	2001	-4.485424611788523	13.141695730599706	390696
390940	EDA	design for manufacturing? design for yield!!!	2004	-4.131809207277392	12.92305289060648	390967
390951	EDA	modeling and analysis of low power 10 t full adder with reduced ground bounce noise	2014	-7.207854193568398	13.751298241865994	390978
390955	NLP	random switching logic: a new countermeasure against dpa and second-order dpa at the logic level	2007	-5.6649114334725175	15.038582474436149	390982
391047	Embedded	low-cost scan-chain-based technique to recover multiple errors in tmr systems	2013	-4.752031611242481	12.947159054065025	391074
391078	EDA	true minimum energy design using dual below-threshold supply voltages	2011	-7.010385924410398	13.2443127966064	391105
391131	EDA	a stochastic-based efficient critical area extractor on openaccess platform	2009	-5.583260198237198	11.435676651095733	391158
391202	EDA	cost/quality trade-off in synthesis for bist	2001	-4.970682078682264	11.411275094168232	391229
391213	Embedded	five modular redundancy with mitigation technique to recover the error module	2014	-4.1977497486657676	13.470581352457955	391240
391242	EDA	power modeling and low-power design of content addressable memories	2001	-7.017377881475718	14.009791553193018	391269
391313	Arch	special session 4a: new topics parametric yield and reliability of 3d integrated circuits: new challenges and solutions	2011	-4.033538024303114	13.327314120641287	391340
391889	Embedded	efficient estimation of seu effects in sram-based fpgas	2005	-3.9476833275549685	13.452078363407376	391916
391893	EDA	top-down approach to technology migration for full-custom mask layouts	1998	-6.716164873709315	11.555832575384756	391920
392060	EDA	hierarchical test analysis of vlsi circuits for random bist	1994	-5.039686419174664	11.297410225398247	392087
392281	Arch	processor core profiling for seu effect analysis	2018	-3.9459251827496153	13.652081581234482	392308
392412	EDA	bus matrix synthesis based on steiner graphs for power efficient system-on-chip communications	2011	-6.912348915973544	12.710576909304773	392439
392518	EDA	secure leakage-proof public verification of ip marks in vlsi physical design	2009	-4.9658032166152815	15.027295311943718	392545
392684	Arch	future systems-on-chip: software of hardware design? (panel session)	2000	-3.531137180894805	12.946111798617872	392711
392760	EDA	a parameterised block-level layout generation system for cmos analog ics	2000	-3.895186266665689	11.693072800450606	392787
392801	EDA	soc testing using lfsr reseeding, and scan-slice- based tam optimization and test scheduling	2007	-5.9470856561694525	12.081316246555831	392828
393123	EDA	ultra-low energy systems: analog to information	2016	-3.4496155237982467	14.05250320398224	393150
393215	EDA	a new logic synthesis and optimization procedure	2001	-7.091434803424442	13.06638918675021	393242
393334	Arch	self-heating-aware cmos reliability characterization using degradation maps	2018	-5.994110233540875	13.313808898385	393361
393360	EDA	small delay testing for tsvs in 3-d ics	2012	-5.685882249140245	12.115231799163803	393387
393429	Arch	omitting refresh: a case study for commodity and wide i/o drams	2015	-4.432840744104165	14.268757553551454	393456
393510	Theory	switching-activity directed clustering algorithm for low net-power implementation of fpgas	2005	-6.7831610072346376	12.724994556263423	393537
393676	EDA	defect recovery in nanodevice-based programmable interconnects (abstract only)	2013	-4.580656763631907	13.61762482782252	393703
394074	EDA	on-line test for fault-secure fault identification	2000	-4.369625801269058	13.149600766237244	394101
394166	Arch	the statistical failure analysis for the design of robust sram in nano-scale era	2008	-5.244665971512012	12.950493122052016	394193
394253	EDA	reconfigurable multiple scan-chains for reducing test application time of socs	2005	-5.648554756927616	11.799983774549803	394280
394289	EDA	lower overhead design for testability of programmable logic arrays	1984	-5.219940305222198	11.550355429078019	394316
394640	EDA	accelerated transition fault simulation	1987	-5.202092328899848	11.566508760059268	394667
394648	EDA	techniques for improved placement-coupled logic replication	2006	-6.974248695757416	11.559200184180385	394675
394864	EDA	fpga-based fault injection into synthesizable verilog hdl models	2008	-4.2668107313082615	12.138868419223881	394891
395019	EDA	modeling the effect of global layout pattern on wire width variation for on-the-fly etching process modification	2015	-6.60110324156232	12.617886831401695	395046
395023	EDA	computer-aided design of integrated circuits	1986	-3.653627700391469	11.837322081172994	395050
395183	Security	fault injection attacks on emerging non-volatile memory and countermeasures	2018	-5.267117795013514	14.55128515367287	395210
395252	EDA	design method for constant power consumption of differential logic circuits	2005	-5.94187656513208	14.913217323455939	395279
395280	EDA	a balanced scorecard for systemic quality in electronic design automation: an implementation method for an eda company	2005	-3.8908965506060116	12.457408238116086	395307
395283	EDA	efficient power droop aware delay fault testing	2007	-5.967848995945934	12.319291869814165	395310
395381	EDA	selecting reusable test signals for hearing instruments with a combined design and verification flow	2012	-3.5218064434341567	11.45605386654202	395408
395934	EDA	wip. open-source standard cell characterization process flow on 45 nm (freepdk45), 0.18 µm, 0.25 µm, 0.35 µm and 0.5 µm	2017	-4.019240500832935	11.991990554682346	395961
395962	Arch	automotive microcontroller interface protocol validation in post-silicon using on-the-fly error injector	2016	-3.647556095200928	12.27011727595433	395989
396173	EDA	rapid assessment of design sensitivity to process excursions via scaled sigma sampling	2016	-5.9247765408032205	12.300535581135009	396200
396185	Mobile	dynamic power supply current testing of srams	1998	-5.0484217866287455	13.128382945077874	396212
396289	EDA	robust ip watermarking methodologies for physical design	1998	-4.934607395206019	14.825577358435664	396316
396407	EDA	fault secure datapath synthesis using hybrid time and hardware redundancy	2004	-4.449242680426417	12.997758219947993	396434
396489	EDA	low latency radiation tolerant self-repair reconfigurable sram architecture	2016	-5.15583364799392	13.835877108073332	396516
396722	Theory	programmable extended sec-ded codes for memory errors	2011	-5.140524707165298	13.020776788881507	396749
396781	EDA	core - clustering based soc test scheduling optimization	2002	-5.830142795864132	11.878055435695726	396808
396891	EDA	an aging-aware model for the leakage power of nanoscaled digital integrated circuits in iot era	2017	-6.338858236419475	13.272956903683172	396918
396935	Security	dynamic function verification for system on chip security against hardware-based attacks	2015	-4.8872245032396835	14.868397448218918	396962
397214	EDA	laser-induced fault simulation	2013	-5.1597574105041915	12.889395730202954	397241
397233	EDA	an effective control flow checking method for multitask processing in harsh environments	2013	-3.904985575332846	13.304506586574945	397260
397495	EDA	design and analysis of program counter using finite state machine and incrementer based logic	2014	-3.665657253049426	13.005931215058578	397522
397594	EDA	fault detection and fault tolerance issues at cmos level through aued encoding	1996	-5.2271264780720115	11.74403686053012	397621
397682	EDA	dsp design protection in ce through algorithmic transformation based structural obfuscation	2017	-4.7015488882475385	11.635955201632283	397709
397892	EDA	spider: simultaneous post-layout ir-drop and metal density enhancement with redundant fill	2005	-6.5794882092593685	12.373696413524954	397919
397945	Arch	survey of emerging technology based physical unclonable funtions	2016	-5.156573142918579	15.068951477778027	397972
398315	Arch	mitigating wordline crosstalk using adaptive trees of counters	2018	-4.100171496722565	14.337067273777649	398342
398653	EDA	innovative practices session 2c: “how is industry simplifying analog test”	2017	-3.7691573959769715	12.222237794749955	398680
398939	EDA	all digital fpga-implementable time-average-frequency direct period synthesis for iot applications	2017	-3.6009933066483777	11.783836181319295	398966
399020	EDA	robust intellectual property protection of vlsi physical design	2010	-4.9901895358019335	14.927882808580305	399047
399306	EDA	improving the energy efficiency of reversible logic circuits by the combined use of adiabatic styles	2011	-6.333719816757961	13.96977963033994	399333
399429	Embedded	special session 8b: embedded tutorial challenges in ssd	2013	-3.951745920140012	13.745807238769395	399456
399436	Arch	an arbitrary stressed nbti compact model for analog/mixed-signal reliability simulations	2013	-6.07853628503965	12.020177051934418	399463
399610	EDA	the role of atpg fault diagnostics in driving physical analysis	2006	-4.497269081200184	11.628583870359488	399637
399661	EDA	case: a reliability simulation tool for analog ics	2017	-5.806462409557862	12.222082768805265	399688
399728	Arch	adapting voltage ramp-up time for temperature noise reduction on memory-based pufs	2013	-5.830060680765923	14.843163815160633	399755
399847	EDA	spatial- and temporal-reliability aware design for nano-scale vlsi circuits	2011	-5.9883389305153445	13.243474003991576	399874
399910	Arch	power supply voltage dependence of within-die delay variation of regular manual layout and irregular place-and-route layout	2011	-6.660424819302085	13.649959091666654	399937
400012	EDA	clock tree synthesis with pre-bond testability for 3d stacked ic designs	2010	-6.8480688848845235	12.102961837088804	400039
400092	HPC	characterizing the impact of process variation on 45 nm noc-based cmps	2011	-4.834433637675434	13.456303424343554	400119
400195	EDA	a metal-only-eco solver for input-slew and output-loading violations	2009	-6.769215227013704	11.760241829954117	400222
400291	EDA	alleviating dft cost using testability driven hls	1998	-4.104608836798092	11.412548355719887	400318
400408	EDA	cache aging reduction with improved performance using dynamically re-sizable cache	2014	-4.15706763395995	14.26074093090538	400435
400474	EDA	extending trace history through tapered summaries in post-silicon validation	2016	-4.858552450970656	11.603552093325892	400501
400540	EDA	a low-cost hardware approach to dependability validation of ips	2001	-3.947133851739785	12.856789340072016	400567
400678	EDA	an adaptive cross-layer fault recovery solution for reconfigurable socs	2015	-4.136118034542871	13.75189012329762	400705
400687	EDA	optimally mitigating bti-induced fpga device aging with discriminative voltage scaling (abstract only)	2014	-5.51533354932295	13.594276518730883	400714
400842	EDA	f1: intelligent energy-efficient systems at the edge of iot	2018	-3.5150066025132616	13.477009402446225	400869
400860	EDA	anatomy of platform-based design: is it the savior of udsm soc design crisis?	2003	-3.4218221900053964	12.523587035218494	400887
400861	EDA	a methodology for the computation of an upper bound on nose current spectrum of cmos switching activity	2003	-6.012851482095549	11.559403907852227	400888
400977	EDA	graph theoretic approach for scan cell reordering to minimize peak shift power	2010	-6.771353529979007	12.515918304596958	401004
401024	EDA	cmos voltage-mode quaternary look-up tables for multi-valued fpgas	2009	-6.879921772706918	13.310898695711202	401051
401103	EDA	silicon carrier for computer systems	2006	-4.150055114638661	12.830388583172953	401130
401356	Arch	path-delay fingerprinting for identification of recovered ics	2012	-5.1765003182114055	14.551233303367006	401383
401389	EDA	a clock net reassignment algorithm usign voronoi diagram	1990	-7.211937830935564	11.859261389667735	401416
401410	EDA	enhancing dual-vt design with consideration of on-chip temperature variation	2010	-6.184321421010004	13.460903730425226	401437
401556	EDA	impact of logic module routing flexibility on the routability of antifuse-based channelled fpga architectures	1994	-7.125510492319892	11.535328005106466	401583
401634	EDA	instruction encoding techniques for area minimization of instruction rom	1998	-5.258265942708183	12.489221527948867	401661
401703	EDA	an optimal operating point by using error monitoring circuits with an error-resilient technique	2015	-5.259290063292291	13.855526978227525	401730
401788	AI	robust estimation of parametric yield under limited descriptions of uncertainty	2006	-6.627105757776568	12.0884054000345	401815
401811	Arch	microprocessor aging analysis and reliability modeling due to back-end wearout mechanisms	2015	-5.697389998361466	13.058131048563054	401838
401828	EDA	a configurable and area efficient technique for implementing isolation cells in low power soc.	2017	-6.223068780976683	13.452297366829507	401855
402079	EDA	probabilistic standard cell modeling considering non-gaussian parameters and correlations	2014	-6.395960798664776	12.197698367933047	402106
402201	EDA	error detection in ternary cams using bloom filters	2013	-4.9806116637393565	13.268693578796695	402228
402233	EDA	mixed radix design flow for security applications	2011	-5.57873740580595	15.118587806141784	402260
402982	Logic	design and simulation of modular quantum-dot cellular automata multiplexers for memory accessing	2010	-4.468538819114657	13.074784918517413	403009
403198	EDA	a subthreshold single ended i/o sram cell design for nanometer cmos technologies	2008	-6.4879335394411735	13.889671938627467	403225
403550	Arch	on-line detection and compensation of transient errors in processor pipeline-structures	2002	-3.9300030294752615	13.3668808435175	403577
403641	Arch	terrestrial-based radiation upsets: a cautionary tale	2005	-3.7866528630542007	13.879174752987812	403668
403711	EDA	secure scan chain using test port for tester authentication	2016	-5.114451734459732	15.083477659392528	403738
403733	Robotics	design for manufacturing in the semiconductor industry: the litho/design workshops	1999	-3.830340506360274	12.83984892209038	403760
404347	EDA	fit - a parallel hierarchical fault simulation environment	2004	-4.117960990804668	12.30528528571609	404374
404510	EDA	novel built-in current-sensor-based $i_{\rm ddq}$  testing scheme for cmos integrated circuits	2009	-5.703639644491802	12.510524409953414	404537
404683	EDA	a 16-bit mixed-signal microsystem with integrated cmos-mems clock reference	2003	-3.612166269635402	12.615348081126363	404710
404823	Arch	vlsi implementation of a 256 x 256 crossbar interconnection network	1992	-7.078815809725063	13.183979490219649	404850
404982	EDA	ac-plus scan methodology for small delay testing and characterization	2013	-5.133849837559536	12.064189367027234	405009
405158	Arch	improving error correction codes for multiple-cell upsets in space applications	2018	-5.163720345945472	13.679479661206262	405185
405752	EDA	in-place fpga retiming for mitigation of variational single-event transient faults	2011	-6.412209499905843	12.725477392189571	405779
405770	EDA	a clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainty	2001	-5.068093670926425	11.562961826259679	405797
405775	EDA	progress and challenges in building evolvable devices	2001	-3.78324598399685	12.309439212214865	405802
405779	EDA	criticality-dependency-aware timing characterization and analysis	2015	-6.098537414446278	12.002154814097654	405806
405878	EDA	automatic charge balancing content addressable memory with self-control mechanism	2014	-6.823736809281204	14.183495508592427	405905
405908	HPC	pressure-aware control layer optimization for flow-based microfluidic biochips	2017	-6.451482040425147	12.517452117794335	405935
405944	EDA	nanowire transistor solutions for 5nm and beyond	2016	-6.071840592526437	13.016361978124161	405971
406000	EDA	cmos leakage and glitch minimization for power-performance tradeoff	2006	-6.916320125600627	12.686185068599979	406027
406013	EDA	enabling internet-of-things: opportunities brought by emerging devices, circuits, and architectures	2016	-4.833396686290055	13.728853189611955	406040
406099	Arch	energy reduction of ultra-low voltage vlsi circuits by digit-serial architectures	2013	-7.0092110137509644	14.055728421859431	406126
406127	EDA	slack in static timing analysis	2006	-6.216744596003769	11.962111312584975	406154
406604	EDA	a synthesis-for-transparency approach for hierarchical and system-on-a-chip test	2003	-3.8460889542422168	11.363110343690202	406631
406771	EDA	design and implementation of block-based partitioning for parallel flip-chip power-grid analysis	2012	-6.204831122188637	12.942349865262196	406798
406834	EDA	defects and faults in qca-based plas	2009	-5.253361917388748	12.459026728709444	406861
406840	EDA	coupling latency-insensitivity with variable-latency for better than worst case design: a risc case study	2011	-5.173287677602742	13.618512345826414	406867
406949	EDA	power management techniques for control-flow intensive designs	1997	-3.708948807565605	12.535716810053446	406976
407015	EDA	a module area estimator for vlsi layout	1988	-6.295924805409088	11.817652884323126	407042
407033	EDA	information processing with large-scale optical integrated circuits	2016	-4.293972253836978	13.335081520814864	407060
407158	EDA	can asynchronous techniques help the soc designer?	2006	-4.374204866090174	13.214534354252985	407185
407307	EDA	full-chip signal integrity analysis and optimization of 3-d ics	2016	-6.410791167287696	12.62982332973711	407334
407324	EDA	an on-chip circuit for timing measurement of sram ip	2017	-5.7789972517144514	13.077483970373466	407351
407347	EDA	on-chip communication design: roadblocks and avenues	2003	-3.8532060211586767	13.022654940538535	407374
407494	EDA	an ageing-aware digital synthesis approach	2017	-6.13872322725682	13.216459478494587	407521
407571	EDA	ibm power6 microprocessor physical design and design methodology	2007	-4.2245826961202075	11.677238153210498	407598
407724	OS	bounds on the reliability of fault-tolerant software built by forcing diversity	2007	-4.154277295070783	12.604876573434828	407751
407874	EDA	a dynamically-directed switch model for mos logic simulation	1988	-5.900379948874785	11.363409687492846	407901
407976	Arch	cam-based retention-aware dram (cra-dram) for refresh power reduction	2017	-6.646722316638421	14.279999240101777	408003
408029	EDA	enhancing error resilience for reliable compression of vlsi test data	2005	-5.782412828976674	11.420911294680385	408056
408381	EDA	guided shifting of test pattern to minimize test time in serial scan	2016	-6.914046696384512	11.297133333438554	408408
408499	EDA	possible noise failure modes in static and dynamic circuits	2004	-5.5875045672295665	12.490810003432216	408526
408630	HPC	miscellaneous types of partial duplication modifications for availability improvements	2012	-4.225722589703364	11.638363909752377	408657
408725	EDA	improving the power-delay performance in subthreshold source-coupled logic circuits	2008	-6.840617543316639	13.51532326450186	408752
408766	Visualization	testing ics: getting to the core of the problem	1996	-4.252348222352427	12.116626148737025	408793
408773	SE	different experiments in test generation for xilinx fpgas	2000	-4.7645400621242615	11.487680032526539	408800
408806	EDA	mixed-signal pop/j computing with nonvolatile memories	2018	-3.966712636769545	13.423905868070786	408833
409064	Arch	design techniques to facilitate processor power delivery in 3-d processor-dram integrated systems	2011	-4.82235760436872	13.761800088127227	409091
409222	EDA	out-of-order issue logic using sorting networks	2010	-6.359756098966744	13.722395474763475	409249
409268	EDA	analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits	2012	-7.030340244815807	12.344803033565569	409295
409315	EDA	fault analysis-based logic encryption	2015	-5.094320038082393	15.049216568817744	409342
409513	Arch	simultaneous reverse body and negative word-line biasing control scheme for leakage reduction of dram	2011	-6.503984614239885	14.003271946304677	409540
409607	EDA	in-place decomposition for robustness in fpga	2010	-5.754772794619012	11.963398799574929	409634
409773	Arch	architectural frameworks for security and reliability of mpsocs	2011	-3.7272541435077966	13.94888966872096	409800
409792	Networks	reducing the cost of floating-point mantissa alignment and normalization in fpgas	2012	-6.646037938032098	12.611901595039141	409819
409861	EDA	low-power, process-variation tolerant on-chip thermal monitoring using track and hold based thermal sensors	2009	-5.881069952383487	13.775352709150514	409888
409879	EDA	a low overhead fault tolerant fpga with new connection box	2008	-4.195403113657635	13.258295806285465	409906
409918	EDA	optimizing blocks in an soc using symbolic code-statement reachability analysis	2010	-4.646827017276067	11.342887367566847	409945
410087	EDA	fast statistical timing analysis by probabilistic event propagation	2001	-6.419943024573334	11.399042869103393	410114
410116	EDA	a routability-aware algorithm for both global and local interconnect resource test and diagnosis of xilinx sram-fpgas	2016	-3.4122961426392595	12.481754428497524	410143
410223	Embedded	guest editorial	2013	-4.15175361006732	13.21365268810515	410250
410241	EDA	stitchup: automatic control flow protection for high level synthesis circuits	2016	-3.693543367361469	13.573099139309734	410268
410342	Arch	adjacent-state monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system	2011	-6.868564234895794	13.583976467899413	410369
410388	EDA	boundary scan test, test methodology, and fault modeling	1991	-4.510778115805109	11.729890786458508	410415
410403	Arch	a way-halting cache for low-energy high-performance systems	2003	-6.885099195026765	14.22312058499791	410430
410548	Arch	exploiting low entropy to reduce wire delay	2004	-6.150638846755197	13.688694252047913	410575
410584	EDA	design for test and reliability in ultimate cmos	2012	-4.662538552273373	13.020703006148196	410611
410628	EDA	single-track asynchronous pipeline templates using 1-of-n encoding	2002	-7.151900721907478	13.569798647388437	410655
410669	EDA	towards enhancing analog circuits sizing using smt-based techniques	2015	-6.188645092625015	11.435463217652126	410696
410736	EDA	a low-tech solution to avoid the severe impact of transient errors on the ip interconnect	2009	-4.516593677963144	13.260457728979027	410763
411019	EDA	exploring design diversity redundancy to improve resilience in mixed-signal systems	2015	-4.1647269378013965	13.005390303354984	411046
411058	Arch	guest editors' introduction: special section on chips and architectures for emerging technologies and applications	2011	-3.917970076211797	13.320541158211627	411085
411164	EDA	low power test compression technique for designs with multiple scan chain	2005	-5.746169688665992	11.50605086276015	411191
411302	EDA	on the evaluation of process-fault tolerance ability of cmos integrated circuits	1990	-5.152138084901637	11.711336092647414	411329
411348	EDA	high-performance hbm known-good-stack testing	2017	-3.804143211309869	12.165168257040568	411375
411544	EDA	redsocs-3d: thermal-safe test scheduling for 3d-stacked soc	2010	-5.58331189231008	12.399644522432913	411571
411653	EDA	subwavelength lithography and its potential impact on design and eda	1999	-4.114547119868382	12.621131024469108	411680
411768	EDA	expert: effective and flexible error protection by redundant multithreading	2018	-3.6351198218957417	13.795566904750093	411795
412072	EDA	reliable cache design with on-chip monitoring of nbti degradation in sram cells using bist	2010	-5.7993995998738175	13.688535388595335	412099
412314	Metrics	a methodology for estimating memory lifetime using a system-level accelerated life test and error-correcting codes	2017	-4.887342562598634	13.467931342890033	412341
412328	Arch	modular fault tolerant processor architecture on a soc for space	2018	-3.7157661528694237	13.439402231206946	412355
412370	EDA	parametric fault detection in analog circuits: a statistical approach	2016	-6.296572943198629	11.92653181219615	412397
412470	EDA	design of a high speed, low latency and low power consumption dram using two-transistor cell structure	2007	-5.062597355336691	13.672371025100222	412497
412479	EDA	floating-gate devices, circuits, and systems	2005	-4.8912417625794955	12.575579737314316	412506
412577	Arch	flipsphere: a software-based dram error detection and correction library for hpc	2016	-3.727160669026631	14.195876383237016	412604
412597	Arch	workload-cognizant impact analysis and its applications in error detection and tolerance in modern microprocessors	2009	-3.7063386454428815	13.980204729140251	412624
412634	EDA	static timing analysis for ring oscillators	2018	-5.6924570796137015	12.556607794998989	412661
412729	EDA	design and test of low voltage cmos circuits.	2001	-4.293825649015747	11.304853675311167	412756
412775	EDA	topologically homogeneous power-performance heterogeneous multicore systems	2011	-4.212080792344794	14.100810011913874	412802
412826	EDA	a fuzzy-matching model with grid reduction for lithography hotspot detection	2014	-6.365849832742701	11.583000237229502	412853
412918	EDA	nanopipelined threshold network synthesis	2014	-6.709527304679424	12.077310013779227	412945
412976	EDA	logic gate failure characterization for nanoelectronic eda tools	2010	-5.6731520696277045	13.174540652277036	413003
413031	EDA	early estimation of tsv area for power delivery in 3-d integrated circuits	2010	-6.564774650832812	12.251075228769679	413058
413219	EDA	guest editors' introduction: asynchronous design is here to stay (and is more mainstream than you thought)	2011	-3.4889905735699007	13.519439439055944	413246
413299	EDA	design of nonvolatile processors and applications	2016	-3.6559624993472553	13.842811422585244	413326
413328	EDA	exploration of vlsi cad researches for early design rule evaluation	2011	-3.983765864105124	12.448611469056836	413355
413351	Vision	power and skew aware point diffusion clock network	2008	-6.575954834798447	12.694988151893597	413378
413460	EDA	two modeling techniques for cmos circuits to enhance test generation and fault simulation for bridging faults	1996	-5.7340176068772015	11.832562457527613	413487
413864	EDA	regularized logistic regression for fast importance sampling based sram yield analysis	2017	-6.453274498458208	12.102799865881044	413891
413870	EDA	a leakage estimation and reduction technique for scaled cmos logic circuits considering gate-leakage	2004	-6.439649312286936	13.03989743625715	413897
413877	EDA	embedded tutorial: layout driven synthesis or synthesis driven layout	1998	-4.233740855017857	12.307055344338146	413904
413991	EDA	libra - a library-independent framework for post-layout performance optimization	1998	-4.7490373415572025	11.80708363247153	414018
414168	Theory	yield-reliability modeling: experimental verification and application to burn-in reduction	2002	-5.31508441752499	11.917355336136765	414195
414185	EDA	heterogeneous b∗-trees for analog placement with symmetry and regularity considerations	2011	-7.183466229900756	11.526322672484213	414212
414214	EDA	loop flattening & spherical sampling: highly efficient model reduction techniques for sram yield analysis	2010	-6.4438621267485034	12.125645108297338	414241
414264	EDA	an on-chip nbti sensor for measuring pmos threshold voltage degradation	2007	-6.154681953034578	13.800670603584026	414291
414321	Arch	a fpga-based ro puf with lut-based self-compare structure and adaptive counter time period tuning	2018	-5.610153286726932	14.946925241087715	414348
414466	EDA	analyzing the behavior of finfet srams with resistive defects	2017	-5.4550207531081	13.205062246850105	414493
414493	EDA	a methodology for alleviating the performance degradation of tmr solutions	2010	-4.736041224214434	13.336942566872668	414520
414522	EDA	remembrance of transistors past: compact model parameter extraction using bayesian inference and incomplete new measurements	2014	-6.40212161555672	12.157357260072182	414549
414554	EDA	electromigration-aware placement for 3d-ics	2016	-6.865150962425588	12.559430597166342	414581
414630	EDA	cycling endurance optimization scheme for 1mb stt-mram in 40nm technology	2013	-6.652035176200142	14.146602221207173	414657
414733	EDA	strength violation effect on soft-error detection in sub-micron technology	2010	-5.868321326170891	13.273596746480612	414760
414757	HPC	new fuzzy method for improving the precision of productivity predictions for a factory	2016	-5.035665244898759	12.109496825701491	414784
414948	EDA	thermal modeling and validation of a real-world mobile ap	2018	-3.439102396003863	12.933189220714937	414975
414973	EDA	tutorial: methodology for designing reliable clock networks	2013	-4.604589909222357	12.292368092207358	415000
414981	Arch	live demonstration: dynamic voltage and frequency scaling for neuromorphic many-core systems	2017	-4.047415536451555	14.173407246848528	415008
415075	EDA	a variable counter design technique	1968	-6.792465563464456	11.64947756130172	415102
415119	EDA	multi-scenario buffer insertion in multi-core processor designs	2008	-6.480142286655883	11.951153495088684	415146
415229	Arch	robust low power computing in the nanoscale era	2006	-4.445947127796575	13.286233543677936	415256
415552	EDA	scaling of split-gate flash memory and its adoption in modern embedded non-volatile applications	2016	-4.068029338162313	13.875211174203406	415579
415695	EDA	delay-driven layer assignment for advanced technology nodes	2017	-7.19071547677054	11.640404207704627	415722
415720	EDA	tri-scan: a novel dft technique for cmos path delay fault testing	2004	-5.288246464871528	11.643063877244325	415747
415887	EDA	cmos full-adders for energy-efficient arithmetic applications	2011	-7.226664528273027	13.655949736294751	415914
415889	EDA	built-in self-test of fpga interconnect	1998	-4.648477962503336	12.084429077794898	415916
415990	Arch	variation tolerant bti monitoring in sram cells	2017	-5.740173053938593	13.73328622583232	416017
416010	EDA	a design-for-test technique for multistage analog circuits	1995	-4.639468970063239	11.542057422258804	416037
416048	EDA	advanced amplification techniques for nanoscale cmos in the context of iot node sensors	2016	-5.081599658021228	13.45909786242335	416075
416082	EDA	imflexcom: energy efficient in-memory flexible computing using dual-mode sot-mram	2018	-6.0293622275357714	14.359538736148501	416109
416173	Arch	supporting highly-decoupled thread-level redundancy for parallel programs	2008	-3.7611282731034286	14.150446640896588	416200
416415	Arch	a soft error tolerant register file for highly reliable microprocessor design	2017	-4.565343177312816	13.742633308247097	416442
416606	EDA	regularity-oriented analog placement with conditional design rules	2010	-7.015840009188717	11.36735722451842	416633
416732	EDA	fault injection in mixed-signal environment using behavioral fault modeling in verilog-a	2010	-4.782204900537189	11.680507513594026	416759
416896	EDA	micro: a new hybrid test data compression/decompression scheme	2006	-5.833335811180725	11.333854381511648	416923
416990	EDA	characterization of normal propagation delay for delay degradation model (ddm)	2002	-6.290063667250598	12.151844622795625	417017
416991	EDA	3d floorplanning with nets-to-tsvs assignment	2014	-6.725498759575948	12.655158991372545	417018
417136	EDA	cellular automata for efficient parallel logic and fault simulation	1995	-7.14981762083469	12.051300564182869	417163
417167	HPC	epiphany-v: a 1024 processor 64-bit risc system-on-chip	2016	-3.569666970731073	13.750842420520527	417194
417196	EDA	a single event effect analysis on static cvsl exclusive-or circuits	2010	-6.351626517041779	12.61701785531534	417223
417222	EDA	techniques for simultaneous placement and routing of custom analog cells in koan/anagram ii	1991	-7.024895023276503	11.503243698732305	417249
417226	Visualization	a new single-ended sram cell with write-assist	2007	-6.6041535215798675	13.974467163995335	417253
417251	EDA	single fault reliability analysis in fpga implemented circuits	2012	-5.6060112910077216	12.027347200544	417278
417252	EDA	optimal cell generation for dual independent layout styles	1991	-7.102420502037638	11.326200306147324	417279
417253	Logic	towards more dependable verification of mixed-signal systems	2010	-4.468555901755804	11.39771676749973	417280
417262	EDA	expanding the un-usable area strategy for improved utilization of reconfigurable fpgas	2017	-3.9484229816375143	13.283136638257591	417289
417316	Arch	power supply variation effects on timing characteristics of clocked registers	2006	-5.908615751159787	13.268763730234573	417343
417487	Embedded	multi-abstraction level signature generation and comparison based on radiation single event upset	2014	-4.47787689232705	12.789401071276965	417514
417616	EDA	testing cmos logic gates for: realistic shorts	1994	-5.4402704910615824	11.492533404827773	417643
417774	EDA	physical design of cntfet-based circuits for yield improvement	2014	-5.92055212823861	13.315220136712108	417801
417994	EDA	efficient insertion of crosstalk shielding along on-chip interconnect trees	2007	-6.709926628033411	12.331412064630635	418021
418036	Arch	dependability evaluation of a fault-tolerant processor by gspn modeling	2005	-4.775974944824373	13.49420170017008	418063
418358	EDA	optimizing cmos circuits for low power using transistor reordering	1996	-6.615452209331018	12.54246875638946	418385
418416	EDA	satisfiability-based analysis of failing traces during post-silicon debug	2015	-4.194728337772653	11.66373284128427	418443
418598	EDA	prototyping globally asynchronous locally synchronous circuits on commercial synchronous fpgas	2005	-4.193610483561031	13.664492942092114	418625
418916	Arch	prevention from soft errors via architecture elasticity	2014	-4.157404507286564	14.240952219918105	418943
419032	Robotics	loop scheduling for real-time dsps with minimum switching activities on multiple-functional-unit architectures	2004	-6.989491892845362	11.826011112555976	419059
419062	EDA	embedded non-volatile memories	2007	-4.714068503069732	13.68356678071039	419089
419154	EDA	process variation aware parallelization strategies for mpsocs	2006	-3.8324538271286546	14.137380538857634	419181
419215	EDA	the case of partial scan	1997	-4.244554992176028	12.43303530992217	419242
419254	EDA	a discrete event system approach to online testing of speed independent circuits	2015	-4.939398263308939	11.655107713795896	419281
419324	ML	keynote 1 — vlsi 2.0: r&d post moore	2013	-3.597359426121733	13.214067626799517	419351
419457	EDA	an efficient merging scheme for prescribed skew clock routing	2005	-7.047495659072718	12.181234246580932	419484
419771	EDA	measuring mixed-signal test stimulus quality	2018	-5.284913846293105	11.867988687604134	419798
419962	EDA	robust modular bulk built-in current sensors for detection of transient faults	2012	-5.553820133764951	13.378434423200185	419989
420028	Arch	diva: a reliable substrate for deep submicron microarchitecture design	1999	-4.686129877615266	13.325257286133134	420055
420156	EDA	advances in 3-d integrated circuits, systems, and cad tools	2015	-4.103696325839157	13.274651842236883	420183
420449	EDA	the next generation bsim for sub-100nm mixed-signal circuit simulation	2004	-4.6425845793212455	13.191779626259134	420476
420583	Arch	a modified architecture for high-density mram	2001	-6.481991780870326	14.061585842327206	420610
420593	Arch	defense against chip cloning attacks based on fractional hopfield neural networks	2017	-5.516803197957549	14.97295967666734	420620
420644	Embedded	compiler-directed soft error mitigation for embedded systems	2012	-3.7289696669950696	13.541421569661887	420671
420725	Arch	modeling and simulation of multi-operation microcode-based built-in self test for memory fault detection and repair	2010	-4.628175274600752	11.618120881998985	420752
420774	EDA	full-chip model for leakage-current estimation considering within-die correlation	2009	-6.4903724514659045	12.516373063988777	420801
420782	EDA	novel applications of deep learning hidden features for adaptive testing	2016	-4.95742830771461	11.464711762634654	420809
420976	EDA	etam++: extended transition activity measure for low power address bus designs	2002	-6.661512702128782	13.562093328645707	421003
421057	EDA	synthesis and optimization of reversible circuits—a survey	2013	-4.022002205422812	11.430324913543194	421084
421124	Arch	design methods for attaining ibm system z9 processor cycle-time goals	2007	-4.1143434623562065	13.240653549022335	421151
421291	SE	system test cost modelling based on event rate analysis	1994	-3.8997395420041303	11.374413124632346	421318
421411	SE	a functional self-test approach for peripheral cores in processor-based socs	2007	-3.7860949324454913	12.216880254470949	421438
421433	EDA	mbu-calc: a compact model for multi-bit upset (mbu) ser estimation	2015	-6.022989732472823	13.247322490516856	421460
421458	EDA	designing self test programs for embedded dsp cores	2004	-4.335076148596197	11.38795325499362	421485
421485	EDA	3d-ic interconnect test, diagnosis, and repair	2013	-5.176962551041564	12.56643290928962	421512
421563	EDA	early probabilistic noise estimation for capacitively coupled interconnects	2002	-6.117706861811091	12.226491623307634	421590
421584	EDA	temperature-aware online testing of power-delivery tsvs	2015	-5.642351099143291	13.074052366406253	421611
421703	Embedded	comparison and application of different vhdl-based fault injection techniques	2001	-4.055616755903919	11.296041875879489	421730
421793	Arch	impact of process variations on read failures in srams	2013	-5.546736068700234	12.873241287667394	421820
421813	EDA	better than optimum?: register reduction using idle pipelined functional units	2009	-6.500336698336503	12.142902742333064	421840
421863	EDA	how logic masking can improve path delay analysis for hardware trojan detection	2016	-5.056730520129723	14.824092716520655	421890
421884	EDA	slackhammer: logic synthesis for graceful errors under frequency scaling	2018	-5.7509612221774695	13.4632629524575	421911
421970	Arch	cad utilities to comprehend layout-dependent stress effects in 45 nm high- performance soi custom macro design	2009	-6.19715253319766	13.202094963722885	421997
422250	Arch	unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating	2014	-7.069001864945253	13.646722712359395	422277
422261	EDA	enhancing security of fpga-based embedded systems with combinational logic binding	2017	-5.051831710670885	15.043644420822432	422288
422520	EDA	error detection encoding for multi-threshold capture mechanism	2013	-5.503453073190314	13.338654715005047	422547
422576	EDA	library pruning and sigma corner libraries for power efficient variation tolerant processor pipelines	2017	-6.423828712212057	12.555231296882207	422603
422629	EDA	experimental validation of a bist techcnique for cmos active pixel sensors	2009	-5.550335587840984	12.272527422555132	422656
422640	EDA	ultra-low voltage high-speed schmitt trigger circuit in soi mosfet technology	2007	-7.112396223101458	13.884931690817355	422667
422806	HPC	roadmaps and visions ii - innovation beyond imagination: the road to petaflops computing	2006	-3.38986184984057	13.281177129651045	422833
422810	SE	evaluating the yield of repairable srams for ate	2006	-4.999046227512953	12.001940221072967	422837
422982	Arch	placement-aware clustering for integrated clock and power gating	2009	-5.595951822876547	12.997593049120267	423009
422997	EDA	low-cost and highly reliable detector for transient and crosstalk faults affecting fpga interconnects	2006	-5.026815786635882	12.837903532935558	423024
422998	EDA	exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation	2010	-6.847400653998427	13.87274973784632	423025
423305	EDA	enhanced controllability for iddq test sets using partial scan	1991	-5.389908220265039	11.547111331290884	423332
423314	Embedded	statistical techniques for predicting system-level failure using stress-test data	2015	-5.3609721675546975	12.408757945484778	423341
423330	AI	application of data mining based scan diagnosis yield analysis in a foundry and fabless working environment	2016	-4.964489463692469	11.297942021560367	423357
423395	EDA	automated passive-transmission-line routing tool for single-flux-quantum circuits based on a* algorithm	2010	-4.867625053183751	12.168926240470142	423422
423443	Embedded	integrated probe card/interface solutions for specific test applications	1998	-3.5980412347652435	13.311155244620677	423470
423792	EDA	testing and diagnosis techniques for lut-based fpga's	2004	-4.8856696385428275	11.703301174269276	423819
423809	Arch	arithmetic operators robust to multiple simultaneous upsets	2004	-5.5580328650655995	13.162265442908462	423836
423812	EDA	hybrid post silicon validation methodology for layerscape socs involving secure boot: boot (secure & non-secure) and kernel integration with randomized test	2015	-4.471072598140278	12.073112514269242	423839
423824	EDA	assessment of true worst case circuit performance under interconnect parameter variations	2001	-6.22052767082269	11.95682483115478	423851
423839	EDA	oracle: optimization with recourse of analog circuits including layout extraction	2004	-5.5688076335038605	12.273743275767353	423866
423870	Security	security and privacy in communication networks	2017	-4.570790310799903	14.626506375523364	423897
423911	EDA	a fpga optimised digital real-time mutichannel correlator architecture	2007	-4.038929324930507	13.13096504628599	423938
424176	EDA	vita: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input	2005	-6.655736868495847	12.235938188560695	424203
424373	EDA	timed input pattern generation for an accurate delay calculation under multiple input switching	2010	-6.158106595779916	11.992295337586947	424400
424374	EDA	testability issues in superconductor electronics	2004	-4.3760250073768585	12.391228789751251	424401
424478	HPC	improving the reliability of on-chip l2 cache using redundancy	2007	-4.195022103293085	14.226336918777356	424505
424752	EDA	synthesis of power- and area-efficient binary machines for incompletely specified sequences	2014	-6.521413382349722	11.285277695985231	424779
424793	Arch	multithreshold voltage technology for low power bus architecture	1999	-7.118088653997153	13.778861660513934	424820
424898	EDA	product-term-based synthesizable embedded programmable logic cores	2003	-3.398137479150583	12.7313197942397	424925
424946	EDA	board test coverage: the value of prediction and how to compare numbers	2003	-4.34748010796372	11.747961454977524	424973
424996	EDA	on designing of 4-valued memory with double-gate tft	1995	-6.895236214540333	13.381621419413154	425023
425078	EDA	power reduction techniques for lsi memory	1972	-4.9197304995207976	13.177545263734832	425105
425141	EDA	tutorial t6b: embedded memory design for future technologies: challenges and solutions	2014	-4.727214507670049	13.697287948060836	425168
425148	EDA	on cell layout-performance relationships in vesfet-based, high-density regular circuits	2011	-7.222478436864967	12.043718531007311	425175
425194	Arch	lsi aging estimation using ring oscillators	2015	-5.92188759312524	13.200007166313288	425221
425245	EDA	self-test methodology for at-speed test of crosstalk in chip interconnects	2000	-5.115030774228084	11.839240659804439	425272
425335	EDA	low power-area designs of 1bit full adder in cadence virtuoso platform	2013	-7.0782122089704345	14.020624675919493	425362
425408	EDA	vlsi test technology: why is the field not sexy enough?	2012	-3.4750675950878263	12.685413030812645	425435
425615	SE	software-based testing for system peripherals	2012	-4.123149545658322	12.009206508867265	425642
425883	EDA	efficient core designs based on parameterized macrocells with accurate delay models	2003	-6.1612659834419965	13.01891608947257	425910
425932	EDA	memory yield improvement - soc design perspective	2004	-4.279709767691983	12.650644114455705	425959
426014	EDA	a 45 nm 10t dual-port sram with shared bit-line scheme for low power operation	2012	-6.797412468468153	14.069007040565321	426041
426074	EDA	trends and challenges in vlsi circuit reliability	2003	-4.998803253854545	12.62731993865018	426101
426087	EDA	floorplanning with clock tree estimation	2005	-6.998925002994909	11.987452147244895	426114
426191	EDA	built-in self-test for system-on-chip: a case study	2004	-3.9563534637070714	12.078603172315884	426218
426268	Security	physical design obfuscation of hardware: a comprehensive investigation of device and logic-level techniques	2017	-4.911132120991463	15.016202825371339	426295
426388	EDA	design of memristor-based up-down counter using material implication logic	2016	-6.408606887176684	13.725998510169509	426415
426398	EDA	mcm placement using a realistic thermal model	2000	-6.904387778026953	12.02275556754154	426425
426404	SE	good is good	2006	-4.188491471807747	12.661881644595065	426431
426499	EDA	a selective pattern-compression scheme for power and test-data reduction	2007	-5.886824406816187	11.35384894780441	426526
426616	Arch	area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (tnihe) sram	2016	-6.798869119121969	14.122607016921652	426643
426664	EDA	reconfigurable clock polarity assignment for peak current reduction of clock-gated circuits	2011	-7.099130003274688	13.202512201795265	426691
426692	Arch	adaptive fault-tolerant dvfs with dynamic online avf prediction	2012	-4.346833426772622	14.094478508858032	426719
426737	EDA	a multi-story power delivery technique for 3d integrated circuits	2008	-5.713360207335994	13.414920957803321	426764
426768	EDA	an indirect current sensing technique for iddq and iddt tests	2006	-5.992174706089242	13.37254037507826	426795
426897	EDA	tutorial t5: high performance low power designs - challenges and best practices in design, verification and test	2015	-4.179494416480347	12.96468958333526	426924
426936	EDA	detailed placement with net length constraints	2003	-7.066190706870969	11.702010589699832	426963
427089	Embedded	a scheme to design concurrent error detection techniques for the fast fourier transform implemented in sram-based fpgas	2018	-4.952104649965295	12.936978712491374	427116
427164	HPC	pipelining broadcasts on heterogeneous platforms	2005	-3.8444536235406335	14.775213317289165	427191
427691	Arch	a 65 nm, 850 mhz, 256 kbit, 4.3 pj/access, ultra low leakage power memory using dynamic cell stability and a dual swing data link	2012	-6.9893109083146205	14.22690621772018	427718
427706	EDA	a high-performance and energy-efficient tcam design for ip-address lookup	2009	-6.784939339734898	14.056512764654435	427733
427730	EDA	an analysis of connectivity and yield for 2d mesh based noc with interconnect router failures	2008	-4.54326532713299	13.041467340812288	427757
427817	EDA	resilient hardware trojans detection based on path delay measurements	2015	-5.094308189595863	14.681243680184153	427844
427945	Arch	a non-parametric approach to behavioral device modeling	2010	-6.367178751350392	11.718221569723035	427972
428045	EDA	a low power cmos circuit with variable souce scheme (vscmos)	2003	-6.752310106202349	13.81286146506063	428072
428062	Mobile	infopad - past, present and future	1999	-3.412110475796882	13.727712212728253	428089
428121	EDA	hardware assisted pre-emptive control flow checking for embedded processors to improve reliability	2006	-3.39898714262902	13.786156785451501	428148
428266	EDA	on multiple-voltage high-level synthesis using algorithmic transformations	2005	-6.779910573946799	12.668598004574662	428293
428422	EDA	built-in self-heating thermal testing of fpgas	2016	-4.958564914250858	13.151348039342036	428449
428430	EDA	design methodology for hardware-efficient fault-tolerant nanoscale circuits	2006	-5.3425424591657515	11.408640767000096	428457
428558	EDA	scan chain design for three-dimensional integrated circuits (3d ics)	2007	-5.799363924421981	12.084590439711013	428585
428617	EDA	timing defect diagnosis in presence of crosstalk for nanometer technology	2006	-5.478594606419311	12.249234166989396	428644
428672	EDA	simultaneous transistor pairing and placement for cmos standard cells	2015	-7.219665392647593	11.961684085220904	428699
428679	EDA	review of fuse and antifuse solutions for advanced standard cmos technologies	2009	-5.204455931427918	13.314257711068812	428706
428704	EDA	integrated placement and skew optimization for rotary clocking	2006	-7.1799836352326585	12.189629134101946	428731
428740	HCI	an approach for improving the speed of content addressable memories	2003	-6.249526020050622	13.352426804168733	428767
428901	EDA	bus encoding schemes for minimizing delay in vlsi interconnects	2007	-6.839225893493476	12.8425446886331	428928
428928	EDA	hamming network circuits based on cmos/memristor hybrid design	2013	-6.725234403690772	12.686816158794095	428955
429030	EDA	lorenz chaotic system-based carbon nanotube physical unclonable functions	2018	-5.427008044211852	15.097171375946967	429057
429078	EDA	reli: hardware/software checkpoint and recovery scheme for embedded processors	2012	-3.4699915568315918	13.986935044167511	429105
429123	EDA	ping-pong mesh: a new resonant clock design for surge current and area overhead reduction	2017	-6.949711610442827	13.073169270091439	429150
429168	EDA	quantitative evaluation of soft error injection techniques for robust system design	2013	-3.841615476303273	13.475169138012744	429195
429211	EDA	a framework for statistical timing analysis using non-linear delay and slew models	2006	-6.610444038895188	12.14008486549055	429238
429350	Arch	penelope: the nbti-aware processor	2007	-5.842150869213495	13.540116053667756	429377
429495	EDA	charge recycling between virtual power and ground lines for low energy mtcmos	2007	-6.838690769534438	14.038141707480856	429522
429704	EDA	concurrent error detection for a network of combinational logic blocks implemented with memory embedded in fpgas	2008	-5.084064496985722	12.914622194279382	429731
429724	EDA	dynamically obfuscated scan for protecting ips against scan-based attacks throughout supply chain	2017	-5.04087237924719	14.931488456896481	429751
429915	EDA	design of asymmetric tcam (ternary content-addressable memory) cells using finfet	2014	-6.439635260779747	13.728676473204164	429942
429931	EDA	low-energy write operation for 1t-1mtj stt-ram bitcells with negative bitline technique	2016	-6.6786301142589375	14.125408924982422	429958
429955	EDA	an obfuscated radix-2 real fft architecture	2015	-5.1878487536435465	14.897507647508904	429982
430004	EDA	design and optimization of multiple-mesh clock network	2014	-6.914069704118223	12.684014242304766	430031
430209	SE	soc development and prototype with vdk	2015	-3.4766452713397413	11.828687656036385	430236
430229	Arch	a processor and cache online self-testing methodology for os-managed platform	2017	-3.9129942930033095	13.584904610210266	430256
430431	EDA	simpler, more efficient design	2015	-3.9148990293576778	12.638130454708614	430458
430759	EDA	impact of nbti on analog components	2012	-5.9536909004234735	13.211254182102358	430786
430822	Visualization	recent progress in phase-change memory technology	2016	-4.665003100071597	13.461073521159566	430849
430898	EDA	reconfigurable, conditional pre-charge sram: lowering read power by leveraging data statistics	2016	-6.211928848691352	13.733525709819247	430925
431138	EDA	soft error modeling and protection for sequential elements	2005	-5.7191376481033815	12.496762750850415	431165
431264	EDA	skybridge: 3-d integrated circuit technology alternative to cmos	2014	-4.895373587965189	13.362353645510444	431291
431335	EDA	improving transition delay test using a hybrid method	2006	-5.243250935035759	11.307541119171846	431362
431451	Arch	reactive rejuvenation of cmos logic paths using self-activating voltage domains	2015	-5.512352663654402	13.619832732186197	431478
431568	EDA	a monte carlo simulation flow for seu analysis of sequential circuits	2016	-6.500826239712512	12.043270269092515	431595
431580	EDA	silicon nanocrystal non-volatile memory for embedded memory scaling	2007	-5.695737834357914	13.803429829595485	431607
431611	EDA	an automated unique tagging system using cmos process variation	2007	-6.196404990054316	14.696509821129634	431638
431618	EDA	designing asynchronous standby circuits for a low-power pager	1997	-6.381552217836252	13.171143626067927	431645
432161	Arch	a low-power safety mode for variation tolerant systems-on-chip	2008	-6.165384580946803	13.948195816751726	432188
432180	EDA	the impact of variability on the reliability of long on-chip interconnect in the presence of crosstalk	2008	-5.971022964750353	12.942793533227375	432207
432288	EDA	measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies	2006	-6.215884237905956	12.928948519192279	432315
432439	EDA	single-event-upset (seu) awareness in fpga routing	2007	-4.65523667166738	13.183037410709767	432466
432814	Arch	combining duplication, partial reconfiguration and software for on-line error diagnosis and recovery in sram-based fpgas	2010	-4.141129688283568	13.476529065624261	432841
432843	EDA	a new quaternary fpga based on a voltage-mode multi-valued circuit	2010	-7.056390278548785	13.33160747047628	432870
433010	EDA	tei-noc: optimizing ultralow power nocs exploiting the temperature effect inversion	2018	-5.793162979930747	13.904583205257746	433037
433027	EDA	high reliability built-in self-detection and self-correction design for dct/idct application	2011	-4.898341416524138	12.879650902063231	433054
433088	EDA	test pattern selection to optimize delay test quality with a limited size of test set	2010	-5.447417505539735	11.35307358062068	433115
433463	Arch	systemic frequency biases in ring oscillator pufs on fpgas	2016	-5.50227122745855	15.057756347029557	433490
433809	EDA	kapow: high-accuracy, low-overhead online per-module power estimation for fpga designs	2018	-4.336492573165391	13.522803707757324	433836
433880	Arch	a test generation methodology for high-performance computer chips and modules	1992	-4.688121772807066	11.762985896226954	433907
434271	EDA	power supply noise-aware scheduling and allocation for dsp synthesis	2005	-6.20452397406112	12.263941324634152	434298
434313	Arch	advances in memory technology	2006	-3.5678628149630387	13.38858953150308	434340
434549	EDA	a minimized test pattern generation method for ground bounce effect and delay fault detection	2006	-5.52021896929049	11.839545971295342	434576
434589	EDA	fault tolerant placement and defect reconfiguration for nano-fpgas	2008	-5.038192855924325	12.594277087134449	434616
434613	Arch	compiler-guided register reliability improvement against soft errors	2005	-4.056466596830364	14.100717164409525	434640
434631	EDA	allocating the chains of consecutive additions for optimal fixed-point data path synthesis	2012	-5.860893413223243	11.524770934771142	434658
434708	EDA	situation-awareness overheating protection solution for mobile devices	2015	-3.952681346158036	14.151880072405273	434735
434767	EDA	area, reconfiguration delay and reliability trade-offs in designing reliable multi-mode fir filters	2011	-3.3754618654397057	13.314523367001431	434794
435062	Metrics	tcam/cam-qca: (ternary) content addressable memory using quantum-dot cellular automata	2015	-6.472742844192539	13.597520418273973	435089
435150	EDA	enhanced clustered voltage scaling for low power	2002	-6.809482251561622	11.368524850460107	435177
435497	SE	open contact analysis of single bit failure in 0.18 mum technology	2002	-5.546317756374929	12.657682248779313	435524
435650	Arch	hot topic session 9c: test and fault tolerance for emerging memory technologies	2014	-4.9267769857202515	13.724057342018694	435677
435855	EDA	bti impact on logical gates in nano-scale cmos technology	2012	-6.0952569179086415	13.584142422369096	435882
436042	EDA	error detection techniques applicable in an architecture framework and design methodology for autonomic socs	2006	-3.611257870571351	12.980770715180487	436069
436055	EDA	evaluation of compiler optimization flags effects on soft error resiliency	2018	-3.493191997767213	13.90860496312843	436082
436105	EDA	fault-detection-strengthened method to enable the post for very-large automotive mcu in compliance with iso26262	2018	-4.633684353497665	11.78555436541698	436132
436118	Arch	stagenetslice: a reconfigurable microarchitecture building block for resilient cmp systems	2008	-4.031290526484366	14.197089057056706	436145
436184	EDA	power aware shift and capture atpg methodology for low power designs	2011	-6.030381371030461	12.560333638142964	436211
436201	EDA	circuits evening panel discussion 1: is university circuit design research and education keeping up with industry needs?	2015	-3.7571836150286	13.152910914671919	436228
436234	EDA	min-cut floorplacement	2006	-7.184308290121787	11.543498477910259	436261
436265	EDA	new multilevel and hierarchical algorithms for layout density control	1999	-6.906352493460853	11.57147942991351	436292
436313	EDA	matrix-based software test data decompression for systems-on-a-chip	2004	-5.646252529986058	11.4029437419965	436340
436434	EDA	yield-reliability modeling for fault tolerant integrated circuits	2001	-5.494300458030035	12.10996096805866	436461
436468	EDA	full-ic manufacturability check based on dense silicon imaging	2005	-5.054438342275712	11.963184810556088	436495
436601	Embedded	an overview of deterministic functional ram chip testing	1990	-4.266669102270376	11.34594323812993	436628
436678	EDA	energy-delay minimization in nanoscale domino logic	2006	-6.7618315084634295	13.389038590098071	436705
436895	EDA	design methodology for full custom cmos microcomputers	1983	-3.960507373202387	11.493571108383875	436922
436904	EDA	pulse latch based fsrs for low-overhead hardware implementation of cryptographic algorithms	2010	-7.087414699056206	14.568621075241525	436931
437012	Arch	exploiting structural duplication for lifetime reliability enhancement	2005	-4.668272742852954	14.10300213672686	437039
437098	EDA	the amorphous fpga architecture	2008	-6.219506180516131	12.800977656567705	437125
437512	EDA	symmetry measure for memory test and its application in bist optimization	2011	-5.301817061701035	11.317579631222038	437539
437604	Crypto	3d hardware canaries	2012	-4.776007866131637	14.497557101073678	437631
437658	EDA	socillator test: a delay test scheme for embedded ics in the boundary-scan environment	2001	-5.348604541702223	11.647698142902756	437685
437678	EDA	tradeoff analysis for producing high quality tests for custom circuits in powerpc/sup tm/ microprocessors	1999	-4.164088801116342	11.853764393440194	437705
437719	EDA	error-correcting code aware memory subsystem	2014	-3.9558636522267583	14.353997224568243	437746
437787	Arch	cobra: a comprehensive bundle-based reliable architecture	2013	-3.6160341327596393	14.190464479987824	437814
437798	Arch	run time mitigation of performance degradation hardware trojan attacks in network on chip	2018	-4.858903784282952	14.885290910343986	437825
437939	EDA	faults, error bounds and reliability of nanoelectronic circuits	2005	-6.041884446391648	11.999457873150375	437966
437998	Arch	dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor	2003	-3.8300581839369294	14.386032919091642	438025
438039	Robotics	development of an ate test cell for at-speed characterization and production testing	2011	-4.20472844840453	11.758188083018482	438066
438049	EDA	a detailed cost model for concurrent use with hardware/software co-design	2002	-3.3899429603682454	12.134882191504182	438076
438107	Arch	fault side-effects in fault tolerant multistage interconnection networks	1991	-3.8842747713386334	13.596179294483015	438134
438166	Robotics	early error detection in systems-on-chip for fault-tolerance and at-speed debugging	2001	-5.2845742595643665	11.680349607814914	438193
438250	EDA	a robust self-resetting cmos 32-bit parallel adder	2002	-6.4283478015760265	13.042452670112706	438277
438287	Arch	software-based transparent and comprehensive control-flow error detection	2006	-3.5484648482132477	13.839166433365632	438314
438341	EDA	joint logic restructuring and pin reordering against nbti-induced performance degradation	2009	-5.910206052870227	13.482922771123413	438368
438342	EDA	noise tolerant low voltage xor-xnor for fast arithmetic	2003	-7.066590643135483	13.840033057120205	438369
438395	EDA	a fast physical constraint generator for timing driven layout	1991	-6.82660848307484	11.930045275962053	438422
438533	EDA	design perspectives on 22nm cmos and beyond	2009	-3.9714487559531024	11.833206718278756	438560
438684	Theory	fast algorithms for computer iddq tests for combination circuits	1996	-5.878304355824852	11.377103008825092	438711
438760	Embedded	a fault-tolerant cache system of automotive vision processor complying with iso26262	2016	-4.554235064162876	14.018822849878006	438787
438764	EDA	sram-based nature: a dynamically reconfigurable fpga based on 10t low-power srams	2012	-5.388117519828037	13.625418918286499	438791
438839	EDA	elura: a methodology for post-silicon gate-level error localization using regression analysis	2018	-5.434997552831261	12.05473780150897	438866
438892	EDA	dynamic specification testing and diagnosis of high-precision sigma-delta adcs	2013	-4.295285603968649	11.884646766326812	438919
438936	EDA	impact of test point insertion on silicon area and timing during layout	2004	-5.613673956675097	12.056480314626569	438963
439253	Theory	new architecture and algorithms for degradable vlsi/wsi arrays	2002	-7.027191534307453	11.738967900943573	439280
439315	EDA	a test procedure for boundary scan circuitry in plds and fpgas	2010	-4.483096311863745	11.916691715666223	439342
439366	SE	on the detection of board delay faults through the execution of functional programs	2017	-4.477709071402587	11.960966088531112	439393
439370	EDA	ultra-compact and robust fpga-based puf identification generator	2015	-5.724617210841805	15.1004322952194	439397
439387	Embedded	redundant data types and operations in hls and their use for a robot controller unit fault tolerance evaluation	2017	-3.9871736538413733	12.772422508349006	439414
439710	EDA	on system-on-chip testing using hybrid test vector compression	2014	-5.554242951812077	11.558835408134515	439737
439727	EDA	timing-aware multiple-delay-fault diagnosis	2008	-5.35791611209352	11.5799638175845	439754
439882	Arch	a low cost reliable architecture for s-boxes in aes processors	2013	-4.718171995855506	13.542775196010249	439909
439897	EDA	exact minimum-width multi-row transistor placement for dual and non-dual cmos cells	2006	-7.021762244706648	11.981680010593509	439924
440202	EDA	holographic memory calculation fpga accelerator for optically reconfigurable gate arrays	2017	-4.904640251122425	13.901265311193438	440229
440341	EDA	random walks in a supply network	2003	-6.473591171134332	11.63459903483057	440368
440354	EDA	3d multi-chip integration and packaging technology for nand flash memories	2016	-3.585567425927361	13.345887636446117	440381
440541	EDA	robust test pattern generation for hold-time faults in nanometer technologies	2017	-5.494833255901213	11.39036855910165	440568
440735	EDA	technology mapping for low power in logic synthesis	1996	-5.344760443686914	12.705316177394488	440762
440741	EDA	sneak path free reconfiguration of via-switch crossbars based fpga	2018	-5.696646191124071	12.568959503958338	440768
440861	EDA	building trustworthy systems using untrusted components: a high-level synthesis approach	2016	-4.902012763210458	14.904791881934733	440888
440921	EDA	runtime techniques to mitigate soft errors in network-on-chip (noc) architectures	2018	-3.6872868658473665	14.568640423717255	440948
441105	EDA	state-space based analytical modelling for real-time fault recovery and self-repair with applications to biosensors	2006	-4.263492776767253	12.72370763933644	441132
441127	EDA	tsv-aware 3d test wrapper chain optimization	2018	-6.153015741140993	12.140492108408164	441154
441176	Embedded	a modular fault-tolerant binary tree architecture with short links	1991	-4.073111752511205	12.312135284481704	441203
441348	EDA	multi-mode trace signal selection for post-silicon debug	2014	-5.67054696402733	11.654130948964616	441375
441568	SE	konstruktive zuverlässigkeit: eine methodik für zuverlässige systemsoftware auf unzuverlässiger hardware	2016	-3.9190463417004175	13.646181849508595	441595
441607	Arch	a novel methodology for thermal analysis & 3-dimensional memory integration	2011	-4.2255123040517715	13.346903880757433	441634
441727	EDA	tao: techniques for algorithm-level obfuscation during high-level synthesis	2018	-4.971574308330519	14.894495467976556	441754
441824	EDA	the standard transistor array (star) part i-a two-layer metal semicustom design system	1980	-4.186151023576207	11.312974612015095	441851
441825	EDA	a new approach to scan chain reordering using physical design information	1998	-6.75374439893738	11.354767948723893	441852
442037	EDA	on test and repair of 3d random access memory	2012	-6.40967963173638	12.174961388593886	442064
442132	EDA	three-dimensional switchbox multiplexing in emerging 3d-fpgas to reduce chip footprint and improve tsv usage	2015	-6.4026922295002695	12.883302748193605	442159
442314	EDA	a variation-aware timing modeling approach for write operation in hybrid cmos/stt-mtj circuits	2018	-6.616532615247025	12.415213392730207	442341
442439	EDA	thermal via planning for temperature reduction in 3d ics	2010	-6.9664589877923975	12.463302513505278	442466
442680	Embedded	investigating the impact of process variations on an asynchronous time-triggered-protocol controller	2011	-5.122717360993631	12.462167426259231	442707
442694	EDA	effective and efficient test pattern generation for small delay defect	2009	-5.378322453768799	11.32145289606304	442721
442810	SE	study of an automated precise seu fault injection technique	2012	-4.353357840170301	13.328510266614973	442837
442873	EDA	effective ip reuse for high quality soc design	2005	-3.5014049957432936	12.219705323153304	442900
442879	EDA	gated low-power clock tree synthesis for 3d-ics	2014	-6.958993328038822	12.524507397241454	442906
443162	EDA	power andperformance analysis for early design space exploration	2007	-5.687931256887501	13.065940231258708	443189
443489	Arch	3.2 zen: a next-generation high-performance ×86 core	2017	-5.8933203903062275	14.261256487602544	443516
443586	PL	design of automatic patching systems for analog computers	1970	-3.601043867762252	11.625689033913064	443613
443625	EDA	a systematic approach to memory test time reduction	2008	-5.156493583981195	11.353387721511481	443652
443844	EDA	efficient analytical determination of the seu-induced pulse shape	2009	-6.099094418700642	12.970739415162097	443871
443852	NLP	don't forget to lock your sib: hiding instruments using p16871	2013	-4.442961226418434	12.271276450399835	443879
444189	EDA	a/d converter trends: power dissipation, scaling and digitally assisted architectures	2008	-5.129309074895122	13.337437730938625	444216
444248	EDA	cobra: low cost compensation of tsv failures in 3d-noc	2016	-5.343775985083896	12.871687763439455	444275
444272	EDA	power consumption of fault tolerant busses	2008	-6.3727375644683315	13.701369743172672	444299
444289	EDA	hardware trojan detection for gate-level ics using signal correlation based clustering	2015	-5.0398645487085725	14.742635884022038	444316
444581	EDA	modeling and estimation of full-chip leakage current considering within-die correlation	2007	-6.516677542095679	12.512872300916591	444608
444733	Embedded	ultra-low power signal processing [dsp forum]	2010	-3.5619510974942163	13.225841825910337	444760
444734	EDA	a low-cost massively-parallel interconnect test method for mcm substrates	1997	-5.184139885466914	11.566207866758148	444761
444736	EDA	testable critical path selection considering process variation	2010	-5.99077179877963	11.583170715364346	444763
445057	EDA	pattern routing: use and theory for increasing predictability andavoiding coupling	2002	-7.208537405255821	11.909367177362974	445084
445065	EDA	exploring boolean and non-boolean computing with spin torque devices	2013	-4.482801896573088	13.844945923891098	445092
445122	EDA	area reliability trade-off in improved reed muller coding	2008	-5.2635071752651665	12.81502080663718	445149
445147	EDA	design and sensitivity analysis of a new current-mode sense amplifier for low-power sram	2011	-7.150386120453322	13.983688482477598	445174
445185	EDA	asynchronous control of modules activity in integrated systems for reducing peak temperatures	2008	-4.066599015936509	12.691369756453252	445212
445226	EDA	fault simulation for analog test coverage	2016	-4.9032395043261054	11.756047848092198	445253
445273	Embedded	two fast rsa implementations using high-radix montgomery algorithm	2004	-7.2184185622028485	15.119129348449215	445300
445275	EDA	design automation for digital systems	1984	-3.4660773501871027	11.449214644319337	445302
445496	EDA	qemu-based fault injection for a system-level analysis of software countermeasures against fault attacks	2015	-4.5830700507432045	14.569487324348714	445523
445509	Arch	a core generator for arithmetic cores and testing structures with a network interface	2006	-3.7428759288592106	11.78348331808939	445536
445526	Robotics	grounded simulation: using simulated evolution to guide embodied evolution	2013	-3.9600930889121253	13.235622986108625	445553
445635	EDA	defect-robust fpga architectures for intellectual property cores in system lsi	2013	-4.519170774284186	12.460475922995698	445662
445690	EDA	probability-driven multibit flip-flop integration with clock gating	2017	-6.347516121178868	12.916428408166206	445717
445904	EDA	vhdl as a modeling-for-testability tool	1990	-4.040370147924826	11.520661744370525	445931
445916	EDA	characterizing multistage nonlinear drivers and variability for accurate timing and noise analysis	2007	-6.531664110727929	12.32828739697187	445943
446104	EDA	mtr-fill: a simulated annealing-based x-filling technique to reduce test power dissipation for scan-based designs	2008	-6.029750189855873	11.297668855285394	446131
446116	EDA	reexamination of sram cell write margin definitions in view of predicting the distribution	2011	-6.554596406976068	12.942259261293335	446143
446227	Embedded	dynamic scheduling of test routines for efficient online self-testing of embedded microprocessors	2008	-3.518760138517552	12.075448350014165	446254
446229	EDA	testing of stuck-open faults in nanometer technologies	2012	-4.895774125253753	12.140322552679525	446256
446361	EDA	oracle-guided incremental sat solving to reverse engineer camouflaged logic circuits	2016	-5.084414728053661	14.927850230138063	446388
446366	EDA	long live small fan-in majority gates their reign looks like coming!	2007	-5.991847581018402	12.598516013382628	446393
446390	EDA	generation of functional broadside tests for transition faults	2006	-5.541403132171601	11.366559383569042	446417
446751	Arch	recent technology advances of emerging memories	2017	-3.4760762360498925	13.17902812765723	446778
446806	EDA	moving from mixed signal to rf test hardware development	2001	-3.40212920096186	12.083461143576985	446833
446808	EDA	open architecture tester - what is a key issue of oat?	2004	-3.8294001259976636	11.572212806413253	446835
446891	EDA	a low latency asynchronous fifo combining a wave pipeline with a handshake scheme	2005	-4.284920018401067	14.072578875425586	446918
446897	EDA	architectural selection of a/d converters	2003	-6.552002232200415	12.530088351348114	446924
446982	EDA	hierarchical dft methodology - a case study	2004	-4.192692079824546	11.941944425167206	447009
447216	Arch	design of a digital ip for 3d-ic die-to-die clock synchronization	2017	-5.639207507160528	13.075684220858935	447243
447224	EDA	test generation for state retention logic	2008	-5.46710871381628	12.377617189461155	447251
447318	EDA	test synthesis for dc test and maximal diagnosis of switched-capacitor circuits	1997	-5.446277938118262	11.720871345494164	447345
447398	EDA	reducing embedded sram test time under redundancy constraints	2004	-5.166701826561054	12.46113973302233	447425
447474	EDA	skyrmion-electronics: an overview and outlook	2016	-4.492719338090518	13.401127985245788	447501
447867	Crypto	memristor-cmos logic and digital computational components	2015	-4.743702716653184	13.026867713008766	447894
447871	EDA	esd issues in advanced cmos bulk and finfet technologies: processing, protection devices and circuit strategies	2008	-5.427285319349676	13.547325475207453	447898
447950	EDA	rewiring for watermarking digital circuits	2004	-5.082925811340597	14.633637927229236	447977
448022	EDA	output prediction logic: a high-performance cmos design technique	2000	-7.227014905984683	13.115573213064975	448049
448131	EDA	an efficient wake-up strategy considering spurious glitches phenomenon for power gating designs	2010	-6.653586005972464	13.778428712186296	448158
448174	EDA	a fast recursive detailed routing algorithm for hierarchical fpgas	2011	-7.228982153949593	11.315820041662695	448201
448177	EDA	exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture	2011	-4.716721443449766	12.486867067677052	448204
448521	Arch	a review of approximate computing techniques towards fault mitigation in hw/sw systems	2018	-4.242604585956702	13.676814048467564	448548
448534	EDA	test and characterization of high-speed circuits	2011	-4.446646330341918	12.036173845900981	448561
448554	SE	analyzing resistive-open defects in sram core-cell under the effect of process variability	2013	-5.779247769128799	12.724977145451506	448581
448680	EDA	methodology for characterization of nor-nor programmable logic array	2008	-4.1186455260325685	11.51350010053468	448707
448749	EDA	toward accurate models of achievable routing	2001	-6.721883502722484	11.990510125728946	448776
448785	EDA	access port protection for reconfigurable scan networks	2014	-4.481959695456699	11.9241373508006	448812
448794	EDA	a simulation-based design paradigm for complex cast components	2006	-5.314261862977928	11.850430974071784	448821
448871	EDA	conservatively analyzing transient faults	2015	-5.638960065745568	12.618344458024664	448898
448992	EDA	ic piracy prevention via design withholding and entanglement	2015	-5.0369037174709685	14.926250937969465	449019
449047	EDA	register-transfer module selection for sub-micron asic design	1995	-5.376380058515268	11.936922165378954	449074
449073	EDA	test synthesis: from wishful thinking to reality	1995	-4.336361295973451	12.160529684415968	449100
449193	EDA	a defect-oriented test approach using on-chip current sensors for resistive defects in finfet srams	2018	-5.515255551998624	12.918641273840926	449220
449207	DB	design of quaternary 4-2 and 5-2 compressors for nanotechnology	2016	-7.006136666911671	13.53814552060107	449234
449369	EDA	leakage reduction of sram-based look-up table using dynamic power gating	2017	-6.876747488944602	13.72490992804353	449396
449386	EDA	understanding yield losses in logic circuits	2004	-4.995955733911507	11.483210970021462	449413
449455	EDA	8t sram with mimicked negative bit-lines and charge limited sequential sense amplifier for wireless sensor nodes	2011	-5.9892922969476405	14.21909796778784	449482
449510	Mobile	development of the fddi physical layer	1991	-3.417421532163192	14.426903647288473	449537
449543	EDA	gals networks on chip: a new solution for asynchronous delay-insensitive links	2006	-7.0824416061630595	13.592484301052144	449570
449552	EDA	delay defect characterization using low voltage test	2005	-5.290656948543862	12.201454302949465	449579
449627	EDA	a physical unclonable function defined using power distribution system equivalent resistance variations	2009	-5.5793142907818565	14.99749503322209	449654
449719	EDA	can we go towards true 3-d architectures?	2011	-4.57552787419732	13.033742811998206	449746
449721	EDA	low power pipelined tcam employing mismatch dependent power allocation technique	2007	-6.983628298895217	14.041734051070586	449748
449779	Arch	detecting single event upsets in embedded software	2018	-4.07255933869013	13.417296748608033	449806
449926	EDA	combining adaptive alternate test and multi-site	2015	-5.544307145369129	11.706121705264245	449953
449972	Robotics	self-organizing map with generating and moving neurons in visible space	2007	-3.719396567102977	14.284750218329412	449999
450011	EDA	high-performance gate sizing with a signoff timer	2013	-6.466919520060772	12.671082692432547	450038
450191	EDA	exploiting parallelism to speed up circuit legalization	2016	-7.154625270771753	11.432298272756341	450218
450272	EDA	network flow-based power optimization under timing constraints in msv-driven floorplanning	2008	-7.064123994467537	12.027736895630847	450299
450419	AI	detecting multi-layer layout hotspots with adaptive squish patterns	2019	-6.20853946198938	11.72045870725877	450446
450533	EDA	horizontal benchmark extension for improved assessment of physical cad research	2014	-4.074138294175629	11.40979001286478	450560
450539	EDA	structural testing of high-speed serial buses: a case study analysis	2006	-4.5151782655758534	12.123178847353678	450566
450575	EDA	a highly-dense mixed grained reconfigurable architecture with overlay crossbar interconnect using via-switch	2016	-6.234477077370792	13.907872565227375	450602
450586	EDA	statistical static timing analysis considering process variation model uncertainty	2008	-6.373630797951372	12.223266778748641	450613
450603	EDA	power intent from initial esl prototypes: extracting power management parameters*	2018	-3.3756651510091475	11.9315181709322	450630
450650	EDA	resistive open faults detectability analysis and implications for testing low power nanometric ics	2015	-5.574484310237863	12.601007544569235	450677
450748	EDA	self aware soc security to counteract delay inducing hardware trojans at runtime	2017	-4.669324448913651	14.714821316468552	450775
451145	EDA	behavioral-level hardware trust: analysis and enhancement	2018	-5.144591052085343	14.55722982095686	451172
451369	EDA	a system-level approach to fault and variation resilience in multi-core die	2009	-4.0678381242500965	14.182541741827784	451396
451479	EDA	reflections of high speed signals analyzed as a delay in timing for clocked logic	1987	-5.847978547234317	11.988355756449813	451506
451538	EDA	sequential circuit fault simulation using logic emulation	1998	-4.756424319853125	11.44083942122551	451565
451860	EDA	perflex: a performance driven module generator	1992	-6.581738930536669	12.014065909470007	451887
451868	EDA	low power techniques applied to a 80c51 microcontroller for high temperature applications	2006	-6.1678721152234735	13.724836672325921	451895
451883	EDA	fault characterization through fpga undervolting	2018	-5.589784810865109	14.017446524864773	451910
451902	Logic	a detailed analysis of gos defects in mos transistors: testing implications at circuit level	1995	-5.738088111925326	12.269985694688733	451929
452196	EDA	optimal periodic testing of intermittent faults in embedded pipelined processor applications	2006	-4.651504115710635	12.442195550514748	452223
452207	EDA	a scalable technique to identify true critical paths in sequential circuits	2017	-5.499037130654114	13.170368512191914	452234
452225	EDA	configuration bitstream reduction for sram-based fpgas by enumerating lut input permutations	2011	-4.476383854615927	13.72367072084727	452252
452228	EDA	a network-flow approach to timing-driven incremental placement for asics	2006	-7.2119312178657085	11.775280915249649	452255
452246	EDA	mixed-signal hardware description languages in the era of system-on-silicon: challenges and opportunities (abstract of embedded tutorial)	1998	-3.4601856071642167	12.421677617902525	452273
452264	EDA	pseudo-constant logic optimization	2013	-5.079525972571075	12.472340138973731	452291
452273	Robotics	a 40nm 1.0mb 6t pipeline sram with digital-based bit-line under-drive, three-step-up word-line, adaptive data-aware write-assist with vcs tracking and adaptive voltage detector for boosting control	2013	-6.747992697521085	14.1464405977645	452300
452499	EDA	power analysis approach for noc-based homogeneous stacked 3d ics	2018	-6.1850637673181055	13.03350890747705	452526
452639	Logic	verifying start-up conditions for a ring oscillator	2008	-5.441743083449671	11.727321869985454	452666
452646	HPC	assessing fault sensitivity in mpi applications	2004	-3.5495636163016404	14.032428758373252	452673
452862	Arch	resource allocation methodology for through silicon vias and sleep transistors in 3d ics	2015	-6.573522322542537	12.881566332772607	452889
452884	EDA	synthesis for hazard-free customized cmos complex-gate networks under multiple-input changes	1996	-5.765091482392597	12.060366541731934	452911
452911	HCI	state encoding algorithm for peak current minimisation	2011	-6.573721618614267	12.406386175631116	452938
452928	EDA	compact model parameter extraction using bayesian inference, incomplete new measurements, and optimal bias selection	2016	-6.544901944523533	12.075307610436125	452955
453069	Embedded	effectiveness of software-based hardening for radiation-induced soft errors in real-time operating systems	2017	-4.003464691833299	13.761316026268188	453096
453072	EDA	pentium® pro processor design for test and debug	1997	-3.8070838636525135	11.957918016024436	453099
453115	EDA	options for high-volume test of multi-gb/s ports	2004	-3.95452822001484	12.661119643238086	453142
453331	SE	selective test response collection for low-power scan testing with well-compressed test data	2011	-5.777334421623823	11.394031007165811	453358
453495	EDA	methodology to capture statistical effect of process imperfections on glitch suppression in cnfet circuits and to improve by using approximate circuits	2018	-5.689665631368787	13.249801930754993	453522
453828	EDA	scheduling tests for low power built-in self-test	2001	-6.1520995323895855	13.012408792601118	453855
453956	EDA	input mapping algorithm for parallel transistor structures	2009	-6.463108063470952	11.577404813051016	453983
454122	AI	bridging the gap between layout pattern sampling and hotspot detection via batch active learning	2018	-6.122343520814901	11.547403752125852	454149
454151	EDA	confronting violations of the tscg(t) in low-power design	2002	-4.4841890608422945	13.020794653452684	454178
454245	Arch	software based fault tolerance: a survey	2006	-4.77386651592238	13.389491145296471	454272
454250	Security	d-puf: an intrinsically reconfigurable dram puf for device authentication and random number generation	2017	-5.542072956489716	15.047966013221162	454277
454389	EDA	a semi-custom voltage-island technique and its application to high-speed serial links	2003	-6.345475843913968	14.069354582151268	454416
454411	EDA	verification of complex analog integrated circuits	2006	-4.6808151167664604	12.444295953407051	454438
454709	EDA	owaru: free space-aware timing-driven incremental placement with critical path smoothing	2018	-7.117601801407544	11.965964560067382	454736
454813	EDA	automatic layout of custom analog cells in anagram	1988	-6.9827361460782855	11.796024185899553	454840
454999	Arch	sram supply voltage scaling: a reliability perspective	2009	-5.836629716533893	13.769833063845095	455026
455100	EDA	accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance	2005	-6.587034018538148	12.311587994557064	455127
455177	EDA	pima-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation	2018	-5.986724706176401	14.491947040401449	455204
455373	HPC	66mhz 2.3m ternary dynamic content addressable memory	2000	-6.607759854727125	13.648009575474179	455400
455582	EDA	the research of null convention logic circuit computing model targeted at block cipher processing	2009	-5.471269255834483	12.024221956930006	455609
455685	EDA	the combined effect of process variations and power supply noise on clock skew and jitter	2012	-6.594822552824486	12.693759668940256	455712
455791	EDA	a distributed, reconfigurable, and reusable bist infrastructure for test and diagnosis of 3-d-stacked ics	2016	-4.8136443314190185	12.246121497275054	455818
455841	Robotics	is ieee 1149.1 boundary scan cost effective: a simple case study	1992	-4.08126046005004	11.999115080674965	455868
455910	EDA	high performance soc design using magnetic logic and memory	2011	-5.442324595271976	13.91109308649444	455937
455941	EDA	low-power area-efficient large-scale ip lookup engine based on binary-weighted clustered networks	2013	-6.897829886653493	14.202800381913994	455968
455956	EDA	mosgrad-a tool for simulating the effects of systematic and random channel parameter variations	2001	-6.3582406870425805	11.912238574690216	455983
456096	EDA	stochastic error rate estimation for adaptive speed control with field delay testing	2013	-6.226396956048122	11.861086529818795	456123
456305	EDA	technological hybridization for efficient runtime reconfigurable fpgas	2007	-5.379267094462753	13.294399295376824	456332
456506	EDA	private reliability environments for efficient fault-tolerance in cgras	2014	-4.146662219173345	13.859254584201093	456533
456529	EDA	5nm finfet standard cell library optimization and circuit synthesis in near-and super-threshold voltage regimes	2014	-6.402874448339273	13.713472083796727	456556
456556	EDA	interconnect delay and power optimization by module duplication for integration of high level synthesis and floorplan	2007	-6.87173025595724	12.21421485136004	456583
456806	EDA	an improved overlay and mapping algorithm supporting rapid triggering for fpga debug	2016	-3.5532256335979535	12.090591427105368	456833
456943	EDA	improved signoff methodology with tightened beol corners	2014	-6.395782072114074	12.768558361173207	456970
457148	EDA	external loopback testing experiences with high speed serial interfaces	2008	-4.328334698136707	11.89105422411056	457175
457160	HPC	clock calibration faults and their impact on quality of high performance microprocessors	2003	-5.0456008250126185	12.589082398437565	457187
457588	Arch	post-silicon bug localization for processors using ifra	2010	-4.365731233967877	12.44834897308812	457615
457759	Arch	vrsync: characterizing and eliminating synchronization-induced voltage emergencies in many-core processors	2012	-4.730130755185809	14.100984349877596	457786
457864	Visualization	integrated row and column rerouting for reconfiguration of vlsi arrays with four-port switches	2007	-7.227209107280205	11.714802763716163	457891
457943	EDA	on meta-obfuscation of physical layouts to conceal design characteristics	2016	-5.058809239787432	14.924673587523275	457970
457965	EDA	exact minimum-width transistor placement for dual and non-dual cmos cells	2005	-7.145375096114424	11.93942320320619	457992
458000	EDA	design of a cmos test chip for package models and i/o characteristics verification	2003	-5.452489230050879	12.900131960059376	458027
458062	EDA	incorporating fault tolerance in analog-to-digital converters (adcs)	2002	-5.436490521314095	12.734919931321173	458089
458130	EDA	symbolic failure analysis of custom circuits due to excessive leakage current	2003	-6.111719725972687	11.946461035581493	458157
458163	EDA	predictive die-level reliability-yield modeling for deep sub-micron devices	2008	-4.859674892489461	11.826452423023346	458190
458393	Security	appsat: approximately deobfuscating integrated circuits	2017	-5.0426039988872695	14.936782139427194	458420
458549	Robotics	development of sensor nodes based on fault tolerance	2014	-4.168413943334587	13.876681437186578	458576
458950	EDA	efficient error detection, localization, and correction for fpga-based debugging	2000	-4.035120523141772	11.799783616492	458977
458990	EDA	integration of an expert system for analogue layout synthesis into a commercial cad framework	1995	-3.720690910582189	11.399943362934922	459017
459150	EDA	monte carlo simulation using vhdl-ams	2004	-6.322101438267397	11.66070992414561	459177
459359	Arch	reduced-voltage power/performance optimization of the 3.6-volt powerpc 601 microprocessor	1995	-6.526431133750318	14.064150012052385	459386
459571	HCI	opens board test coverage: when is 99% really 40%?	1996	-4.384672830889132	11.891674227697322	459598
459981	Arch	designing microprocessors with robust functionality and performance	2005	-4.19755608758459	13.278815901970471	460008
460105	EDA	design methodologies for 3d mixed signal integrated circuits: a practical 12-bit sar adc design case	2014	-6.136900530370486	13.46727113677252	460132
460221	EDA	vlsi yield optimization based on the sub-processing-element level redundancy	2000	-5.75615459813042	11.322663505456092	460248
460299	EDA	exploiting self-reconfiguration capability to improve sram-based fpga robustness in space and avionics applications	2010	-4.476472342593823	13.523448629910703	460326
460327	EDA	individual wire-length prediction with application to timing-driven placement	2004	-7.199566678164301	11.463614028595872	460354
460345	EDA	day 2: mini-tutorial: challenges to the design and optimization of cyber-physical systems	2014	-4.2396134542598505	13.409899795546801	460372
460458	EDA	partial region and bitstream cost models for hardware multitasking on partially reconfigurable fpgas	2015	-3.970430855880556	13.047108385573795	460485
460464	EDA	a c2rtl framework supporting partition, parallelization, and fifo sizing for streaming applications	2016	-6.867441930384697	11.643100252852692	460491
460507	EDA	ieee 1500 utilization in soc design and test	2005	-3.8899371054288863	12.164289552996678	460534
460769	EDA	multiple transient faults in combinational and sequential circuits: a systematic approach	2010	-5.716981847973057	12.625545295874273	460796
460896	EDA	residue code based low cost seu-tolerant fir filter design for obp satellite communication systems	2012	-5.055862790451671	12.95533140359252	460923
460904	EDA	energy-delay performance of nanoscale transistors exhibiting single electron behavior and associated logic circuits	2010	-5.803874545288759	13.571224210651991	460931
461020	EDA	low cost test of high bandwidth embedded memories	2006	-4.869680447921366	12.589157297723814	461047
461022	Robotics	accurate diagnosis of interconnect open defects based on the robust enhanced aggressor victim model	2017	-5.515422591648165	11.654874512125685	461049
461085	EDA	modeling crosstalk in statistical static timing analysis	2008	-6.520230312072745	12.106828259156003	461112
461248	EDA	redundant arithmetic based high speed carry free hybrid adders with built-in scan chain on fpgas	2017	-4.889513321878301	11.903093900517213	461275
461275	EDA	buffer insertion and sizing under process variations for low power clock distribution	1995	-6.96792759602898	12.929593599833288	461302
461313	EDA	leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual vt cells	2009	-6.636032719461019	14.073103842061556	461340
461452	EDA	novel 8-t cnfet sram cell design for the future ultra-low power microelectronics	2016	-6.101833583996955	13.996711553544042	461479
461464	EDA	design, evaluation and fault-tolerance analysis of stochastic fir filters	2016	-6.222411171426594	13.406029269013633	461491
461485	EDA	technology mapping for electrically programmable gate arrays	1991	-4.625367125930013	11.642367190362062	461512
461545	EDA	genetic algorithm based design optimization of cmos vlsi circuits	1994	-6.349730706016457	12.043278069471096	461572
461603	EDA	estimating routing congestion using probabilistic analysis	2001	-7.054773902710558	11.928829557614991	461630
461632	EDA	test infrastructure design for the nexperia? home platform pnx8550 system chip	2004	-3.566041440146953	11.953906179626214	461659
461708	EDA	semiconductor memory circuits and technology	1968	-3.772700357350847	12.988283973614385	461735
461885	EDA	a novel sram-based fpga architecture for defect and fault tolerance of configurable logic blocks	2010	-3.9386417134636336	13.472569173494994	461912
461963	Arch	techniques for modulating error resilience in emerging multi-value technologies	2016	-6.795826738563028	13.75859481226004	461990
462454	EDA	irmw: a low-cost technique to reduce nbti-dependent parametric failures in l1 data caches	2014	-5.512522662351385	13.867423098735609	462481
462584	EDA	analyzing imprecise adders using bdds -- a case study	2016	-5.943687020778384	11.725486843593247	462611
462682	Arch	error tolerant multimedia stream processing: there's plenty of room at the top (of the system stack)	2013	-4.0828268838304655	13.446727606718742	462709
463087	EDA	sneak-path testing of memristor-based memories	2013	-5.301486824957963	12.933208859960384	463114
463255	EDA	machine learning based test pattern analysis for localizing critical power activity areas	2017	-4.338779839333	11.591960423923807	463282
463284	EDA	a single event upset tolerant latch design	2018	-5.975667574045785	13.40500211836427	463311
463478	EDA	efficient parallel power grid analysis via additive schwarz method	2012	-6.817652357681896	11.472966400615563	463505
463591	EDA	adopt: an approach to activity based delay optimization	2005	-6.217221417851835	13.340075816794693	463618
463653	EDA	design automation and analysis of three-dimensional integrated circuits	2004	-5.0160664277699665	13.024343684711114	463680
463741	EDA	two-phase read strategy for low energy variation-tolerant stt-ram	2018	-6.652890795579475	14.148987785788991	463768
463833	EDA	embedded system engineering using c/c++ based design methodologies	2005	-3.4706556199677854	12.608305538775875	463860
463834	EDA	functional design verification for the powerpc 601 microprocessor	1994	-3.5006948927301718	12.103689615132348	463861
463859	EDA	technology mapping onto very-high-speed standard cmos hardware	1996	-7.110419702236825	12.958782250885214	463886
463886	Arch	variation-tolerant ultra low-power heterojunction tunnel fet sram design	2011	-6.6161687585452755	13.95894123211558	463913
464038	Embedded	time-sensitive control-flow checking for multitask operating system-based socs	2007	-3.4697736390038054	13.50762164787301	464065
464064	EDA	march crf: an efficient test for complex read faults in sram memories	2007	-5.087390040367069	12.002572467844312	464091
464150	EDA	a modified gate replacement algorithm for leakage reduction using dual-tox in cmos vlsi circuits	2013	-5.429267000979387	12.149514184773192	464177
464245	EDA	performance-driven global placement via adaptive network characterization	2004	-6.982165274529456	11.469967177584033	464272
464257	EDA	design automation for mask programmable fabrics	2004	-3.6610765143029	12.493123954758824	464284
464329	EDA	early electrical wire projections and implications	2003	-5.381802111340178	12.880809179886926	464356
464673	EDA	minimizing gate capacitances with transistor sizing	2001	-6.894880272883806	12.859391651585627	464700
464708	Arch	aging mitigation of l1 cache by exchanging instruction and data caches	2018	-5.9043848161083226	13.931298112069928	464735
464723	EDA	a low-voltage 1mb feram in 0.13μm cmos featuring time-to-digital sensing for expanded operating margin in scaled cmos	2011	-6.3640411207549255	14.167316826369598	464750
464724	EDA	design and test of a 9-port sram for a 100gb/s sts-1 switch	2002	-4.777633684317454	12.936306542210524	464751
464884	EDA	modeling the impact of tsvs on average wire length in 3dics using a tier-level hierarchical approach	2014	-6.543887734743093	12.917625420657265	464911
465022	EDA	realizing complexity-effective on-chip power delivery for many-core platforms by exploiting optimized mapping	2015	-5.4470296737839785	14.213278725197885	465049
465059	EDA	design and optimization of multithreshold cmos (mtcmos) circuits	2003	-6.9009964340829635	12.703791759020056	465086
465316	EDA	a new approach to optimal cell synthesis	1989	-4.9721972753559065	11.306573168074207	465343
465504	EDA	instruction-based self-testing of processor cores	2002	-4.439058364987046	11.819311093559206	465531
465526	Theory	software reliability via run-time result-checking	1997	-4.356671133236784	15.071562278756067	465553
465577	EDA	exploiting power budgeting in thermal-aware dynamic placement for reconfigurable systems	2010	-6.80740906103615	11.963369955825883	465604
465591	EDA	globally asynchronous locally synchronous fpga architectures	2003	-3.8137001435667774	12.654362566314974	465618
465666	Robotics	challenges and strategies in advanced cmos technology development	2011	-3.9490029152187978	13.155558021666335	465693
465755	EDA	a multi-context programmable optically reconfigurable gate array without a beam splitter	2009	-4.975915546999394	13.61353087665124	465782
465756	Embedded	dependable embedded systems special day panel: issues and challenges in dependable embedded systems	2008	-3.945268928234142	13.996830039758711	465783
465796	EDA	a novel pattern generation framework for inducing maximum crosstalk effects on delay-sensitive paths	2008	-6.894056537668837	12.085906687154331	465823
465951	EDA	ultra low power circuit design based on adiabatic logic	2014	-7.099391706063775	13.72053793569601	465978
466049	EDA	design automation for deepsubmicron: present and future	2002	-4.261971198758435	13.131750381008663	466076
466072	EDA	on diagnosable and tunable 3d clock network design for lifetime reliability enhancement	2015	-5.644451036075405	13.201469233351872	466099
466267	EDA	post-layout leakage power minimization based on distributed sleep transistor insertion	2004	-6.752497861664898	12.800638962499294	466294
466292	EDA	new non-volatile memory structures for fpga architectures	2008	-6.038922708825769	13.547349134834926	466319
466528	EDA	on capture power-aware test data compression for scan-based testing	2008	-5.789937756544703	11.84111272933744	466555
466715	EDA	exploration of gfp frame delineation architectures for network processing	2004	-7.129248517938183	14.797273422389864	466742
466763	EDA	power estimation techniques for integrated circuits	1995	-5.0654105773169675	12.48729623336548	466790
466860	EDA	footer voltage feedforward domino technique for wide fan-in dynamic logic	2010	-6.975324009123253	13.50172592674386	466887
466924	EDA	multi-frequency test access mechanism design for modular soc testing	2004	-4.762187717026149	11.639778275296607	466951
467054	EDA	a differential equation for placement analysis	2001	-6.771711036428408	11.746714897112104	467081
467152	EDA	guest editorial: analog, mixed-signal and rf testing	2016	-4.581559547850186	12.28890577979327	467179
467269	EDA	modeling and detection of dynamic errors due to reflection- and crosstalk-noise	1997	-5.686330186442564	11.590339409313552	467296
467330	SE	on-line testing and diagnosis of bus lines with respect to intermediate voltage values	2000	-5.3936311589820125	11.341174308403025	467357
467360	Arch	logic-base interconnect design for near memory computing in the smart memory cube	2017	-6.378704517333929	14.221159709417329	467387
467510	EDA	logic synthesis technique for high speed differential dynamic logic with asymmetric slope transition	2005	-7.135711528974733	13.167213951316267	467537
467747	EDA	lookup table-based adaptive body biasing of multiple macros	2007	-6.571411609668925	13.868532121475447	467774
467836	EDA	efficient simulation of oscillatory combinational loops	2010	-5.379960871704816	11.342233316238895	467863
467846	EDA	associative skew clock routing for difficult instances	2006	-7.197776945059682	11.48414658165748	467873
467957	EDA	will 22nm be our catch 22!: design and cad challenges	2009	-3.930436512231415	13.079020836245371	467984
467996	EDA	high performance and low power design techniques for asic and custom in nanometer technologies	2013	-3.406978663272484	12.251436058542865	468023
468204	EDA	threshold network synthesis and optimization and its application to nanotechnologies	2005	-7.1541900008425925	13.06224015622742	468231
468318	EDA	optimal supply and threshold scaling for subthreshold cmos circuits	2002	-6.415831114724362	13.820840579294329	468345
468386	EDA	a unified framework for statistical timing analysis with coupling and multiple input switching	2005	-6.476207038328522	12.008524643387624	468413
468567	Robotics	ibm z13: energy efficiency, increased environmental range, and flexible data center characteristics	2015	-3.530313331245948	13.711001570302374	468594
468695	HPC	on-chip checkpointing with 3d-stacked memories	2014	-3.86966075822496	14.164423425354915	468722
469038	SE	sct: an approach for testing and configuring nanoscale devices	2006	-5.086988868908357	12.334142482057926	469065
469097	Embedded	overview of soft errors issues in aerospace systems	2005	-4.13243246843867	12.912852573498121	469124
469213	Arch	a simple hardware buddy system memory allocator	1975	-5.892234950769491	11.720576946905618	469240
469519	Embedded	stochastic and topologically aware electromigration analysis for clock skew	2015	-5.833394720665847	12.575892148567968	469546
469618	Arch	networks on chips: a new soc paradigm	2002	-4.694099129468609	13.555592858685172	469645
469908	EDA	a mapping methodology of boolean logic circuits on memristor crossbar	2018	-6.720175278584201	13.422468419946572	469935
470019	EDA	design of compact memristive in-memory computing systems using model counting	2017	-6.944224857011376	12.001444439559574	470046
470089	EDA	statistical analysis of process variation based on indirect measurements for electronic system design	2014	-5.714520009412111	12.490139519089333	470116
470255	EDA	system level performance evaluation of three-dimensional integrated circuit	2011	-6.222261161847684	12.89281194481652	470282
470511	Arch	software-based self-repair of statically scheduled superscalar data paths	2010	-3.7237587149861673	13.532119220599473	470538
470630	EDA	silicon debug of systems-on-chips	1998	-4.192652144880142	12.164246912844092	470657
470804	EDA	platform independent debug port controller architecture with security protection for multi-processor system-on-chip ics	2006	-5.608480714640819	14.934592927190911	470831
470837	Arch	kernel vulnerability factor and efficient hardening for histogram of oriented gradients	2017	-4.012307988724274	13.975571898091333	470864
471210	EDA	fault-tolerant resynthesis with dual-output luts	2010	-6.473674278072297	11.969375531179994	471237
471410	Security	glitch and laser fault attacks onto a secure aes implementation on a sram-based fpga	2010	-5.2498713225751885	15.065956283791476	471437
471558	Crypto	sifa: a tool for evaluation of high-grade security devices	2005	-4.39965696479284	14.911350466448926	471585
471598	EDA	adding testability to an asynchronous interconnect for gals soc	2004	-4.707389332156678	11.803102686187515	471625
471625	EDA	using electromagnetic emanations for variability characterization in flash-based fpgas	2013	-5.2507973560528125	12.627181218201807	471652
471674	EDA	efficient interconnect test patterns for crosstalk and static faults	2006	-5.258114466244906	11.559135128046329	471701
471739	EDA	from blind certainty to informed uncertainty	2002	-4.624773903298991	13.132418983229892	471766
471784	EDA	characterization and analysis of process variability in deeply-scaled mosfets	2012	-5.629423007649717	12.833989267890631	471811
471881	EDA	analytic reliability evaluation for fault-tolerant circuit structures on fpgas	2014	-5.4786909494278495	11.819798909831093	471908
472027	Logic	an efficient heuristic approach on minimizing the number of feedthrough cells in standard cell placement	1995	-7.145907350473904	11.48070648046494	472054
472056	EDA	an fpga implementation of the resolve time-based true random number generator with quality control	2014	-6.078145878854247	14.930678024700187	472083
472158	EDA	low-power dual v/sub th/ pseudo dual v/sub dd/ domino circuits	2004	-7.1142172915873	13.717861550409332	472185
472187	EDA	diagnostic analysis of static errors in multi-step analog to digital converters	2008	-5.164791904985225	11.297923874216533	472214
472259	EDA	design of standard-cell libraries for asynchronous circuits with the ascend flow	2013	-4.430563779919232	11.934312017752427	472286
472457	EDA	finding the worst voltage violation in multi-domain clock gated power network	2008	-6.890946136506775	12.37176069107814	472484
472468	EDA	automated flow for test pattern creation for ips in soc	2017	-3.8811828536343964	11.333037781268567	472495
472470	EDA	corner models: inaccurate at best, and it only gets worst …	2013	-5.596270794603696	12.827244410900974	472497
472511	EDA	two-dimensional time-division multiplexing for 3d-socs	2016	-5.531181141746133	12.484807745856722	472538
472571	EDA	fault tolerance in neuromorphic computing systems	2019	-4.568556894292463	13.37346496041286	472598
472744	Arch	3d flash memories	2016	-4.438957315556227	14.084740110009449	472771
472954	Theory	distributed self-diagnosis of vlsi mesh array processors	1991	-4.845100258433579	12.606083612462596	472981
472969	EDA	freedom: statistical behavioral estimation of system energy and power	1998	-5.624449651694928	12.665123780229242	472996
472996	EDA	accurate measurement of small delay defect coverage of test patterns	2009	-5.296084634736853	11.558830767522814	473023
473027	Arch	reprogrammable redundancy for sram-based cache $v_{\min }$ reduction in a 28-nm risc-v processor	2017	-5.071549980055319	14.0536198809566	473054
473049	Arch	when is 3d 2b	2010	-3.9096124411151516	13.430597777026625	473076
473095	EDA	sisma: a statistical simulator for mismatch analysis of mos ics	2002	-6.061809066237387	12.09730103612771	473122
473223	EDA	trimodal scan-based test paradigm	2017	-4.999846175324809	11.643378409637199	473250
473331	Arch	cross layer error exploitation for aggressive voltage scaling	2007	-4.536793097141045	14.056919563602984	473358
473352	EDA	test challenges for 3d integrated circuits	2009	-4.223948950666596	12.773869207765662	473379
473445	EDA	multivoltage multifrequency low-energy synthesis for functionally pipelined datapath	2009	-6.5574315488235815	13.045469075399248	473472
473659	EDA	a 65nm single-chip application and dual-mode baseband processor with partial clock activation and ip-mmu	2008	-6.384933849015733	14.116156372708328	473686
473784	EDA	behavioral transformation for algorithmic level ic design	1989	-3.4835321354935798	11.448808839477953	473811
473798	Theory	delay-correlation-aware ssta based on conditional moments	2012	-6.457988384635624	12.004791242973594	473825
473876	Arch	bias temperature instability analysis in sram decoder	2013	-6.126461821218642	13.836371506761722	473903
473891	EDA	improved reliability of fpga-based puf identification generator design	2017	-5.746666298220509	15.022176197156465	473918
473908	Security	security threats and countermeasures in three-dimensional integrated circuits	2017	-4.992490017470064	14.841119958323233	473935
473951	HPC	racetrack memory based hybrid look-up table (lut) for low power reconfigurable computing	2018	-6.4569083131960205	14.142814783814956	473978
473970	EDA	a scalable 2 v, 20 ghz fpga using sige hbt bicmos technology	2003	-7.129212206929809	13.720580325941135	473997
474045	EDA	neural network based pre-placement wirelength estimation	2012	-6.705577584307577	11.950254755589404	474072
474325	EDA	high-level crosstalk defect simulation for system-on-chip interconnects	2001	-5.115232049881113	12.159050786042412	474352
474337	EDA	an algorithm for row-column self-repair of rams and its implementation in the alpha 21264	1999	-5.008699782805513	11.926472088854775	474364
474452	EDA	power analysis and estimation tool integrated with xpower	2004	-4.933768128044116	12.015457483090561	474479
474457	EDA	exploiting correlation kernels for ef£cient handling of intra-die spatial correlation, with application to statistical timing	2008	-6.637776841254205	12.034957566800273	474484
474501	Vision	pipelining gf(p) elliptic curve cryptography computation	2006	-7.096757972151567	15.102987286090169	474528
474506	EDA	tackling signal electromigration with learning-based detection and multistage mitigation	2019	-5.651558965769056	13.264590991873405	474533
474632	Security	removal attacks on logic locking and camouflaging techniques	2017	-5.0347993407398155	15.006941871379533	474659
475073	EDA	a platform to analyze ddr3 dram’s power and retention time	2017	-3.8186496598145423	12.874235520337036	475100
475207	EDA	can systems extend to polymer? sop architecture design and challenges	2015	-4.058957341459975	12.88590157012042	475234
475251	EDA	trusted design in fpgas	2007	-5.01785229529216	14.982571513699984	475278
475344	ML	a fast estimation of sram failure rate using probability collectives	2012	-6.583097225247876	12.125353075450516	475371
475602	EDA	analysis and design of latch-controlled synchronous digital circuits	1992	-6.883199523126497	11.305904424907306	475629
475683	EDA	effective digital io pin modeling methodology based on ibis model	2004	-5.273664408639989	11.952328445681895	475710
475807	EDA	testing and debugging delay faults in dynamic circuits	2005	-5.317691948620795	11.451134337476427	475834
475849	EDA	design for testability support for launch and capture power reduction in launch-off-shift and launch-off-capture testing	2014	-5.570996093523655	11.761161360942072	475876
476150	Embedded	testing systems wirelessly	2004	-4.141609217750991	11.929044977527232	476177
476160	EDA	bist for network-on-chip interconnect infrastructures	2006	-4.2700581802642805	12.58229403417807	476187
476563	HCI	dfm/dfy: should you trust the surgeon or the family doctor?	2007	-3.8067796858154903	12.57984317703157	476590
476678	EDA	a 4fj/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate cmos	2016	-6.112704624033406	14.784619688564995	476705
476741	EDA	design verification system for large-scale lsi designs	1982	-4.065787583577375	11.770363593336885	476768
477061	EDA	3d/ 2.5d stacked ic cost modeling and test flow selection	2014	-4.511260727844431	12.578188906069276	477088
477179	EDA	channel modeling and reliability enhancement design techniques for stt-mram	2015	-5.644421515122874	13.406412660280411	477206
477510	EDA	keeping hot chips cool: are ic thermal problems hot air?	2008	-4.049025876810101	13.079130849102778	477537
477547	Arch	a reverse-encoding-based on-chip ahb bus tracer supporting both post-t and pre-t trace	2009	-3.4772302870043084	11.574116276171074	477574
477567	EDA	a legalization algorithm for multi-tier gate-level monolithic three-dimensional integrated circuits	2017	-7.099964539326245	11.825224024860134	477594
477709	HCI	on-line testing for secure implementations: design and validation	2005	-4.9744332380647895	15.078068993101946	477736
477767	EDA	relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization	2016	-6.141104643649099	11.940925072848264	477794
477974	Arch	delay and power tradeoffs for static and dynamic register files	2015	-6.232920086707533	13.682701006955792	478001
478308	EDA	power management in high-level synthesis	1999	-6.397901600415428	13.455785628875669	478335
478439	EDA	platform independent test access port architecture	2008	-3.6941240847105448	11.979889068039856	478466
478451	EDA	implementing a scheme for external deterministic self-test	2005	-5.0406401149516995	12.008856692288662	478478
478568	EDA	enhancements of a circuit-level timing speculation technique and their evaluations using a co-simulation environment	2009	-5.758556385456856	12.927637026058482	478595
478809	Arch	vt balancing and device sizing towards high yield of sub-threshold static logic gates	2007	-6.489586465769131	13.790813853929462	478836
478896	EDA	pvt-induced timing error detection through replica circuits and time redundancy in reconfigurable devices	2013	-5.748577912300003	13.053762096445244	478923
479082	EDA	pdpr: fine-grained placement for dynamic partially reconfigurable fpgas	2012	-6.7432177692096325	11.51609283525485	479109
479125	Arch	heterogeneous integration of nano enabling devices for 3d ics	2013	-4.423744786497194	13.345897405515554	479152
479206	EDA	verification of soft error detection mechanism through fault injection on hardware emulation platform	2010	-4.065024457839779	12.888090548693745	479233
479277	EDA	multiple bit error detection and correction in memory	2010	-4.9765000261569465	13.942769434207747	479304
479384	EDA	design-technology innovations enabling differentiation in emerging applications	2015	-3.889427388326957	13.497934457258644	479411
479386	EDA	statistical interconnect metrics for physical-design optimization	2006	-6.684423985655148	12.511837030884507	479413
479514	SE	impact of temperature on test quality	2010	-4.729763348194332	11.876569056234741	479541
479660	EDA	optimization of the wire grid size for differential routing: analysis and impact on the power-delay-area tradeoff	2010	-6.775855247263122	13.274432210628927	479687
479914	EDA	accelerating 3-d capacitance extraction in deep sub-micron vlsi design using vector/parallel computing	2007	-6.481555972125213	11.874716853097796	479941
479931	Arch	practical encoded processing	2014	-4.375509877976054	14.370938048776463	479958
480385	EDA	new test data decompressor for low power applications	2007	-5.655793427684878	11.60803465026766	480412
480401	EDA	a multiple-valued ferroelectric content-addressable memory	1996	-6.947334137652594	13.440607993807376	480428
480463	EDA	leakage-aware design of nanometer soc	2007	-6.316788959160139	13.680958856277638	480490
480553	EDA	application and demonstration of a digital test core: optoelectronic test bed and wafer-level prober	2003	-4.094831523135274	12.267931858169767	480580
480727	EDA	energy-efficient encoding techniques for off-chip data buses	2009	-6.56266937952551	13.800581202084995	480754
480736	EDA	dynamic trade-off among fault tolerance, energy consumption, and performance on a multiple-issue vliw processor	2018	-3.7467584755754357	14.198134796940836	480763
481009	EDA	multi-site test of rf transceivers on low-cost digital ate	2011	-3.8535586172492384	11.80791447799749	481036
481045	EDA	testing and reliability techniques for high-bandwidth embedded rams	2004	-4.119867499023086	13.191431181985225	481072
481060	EDA	ispd 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement	2014	-6.839068363012668	11.681159652274426	481087
481068	EDA	physical design methodology for godson-2g microprocessor	2010	-4.185626638218124	13.14371130084961	481095
481323	EDA	average-case optimized technology mapping of one-hot domino circuitsaverage-case optimized transistor-level technology mapping of extended burst-mode circuits	1998	-6.6909553691345405	11.521836181575894	481350
481381	EDA	analyzing the impact of double patterning lithography on sram variability in 45nm cmos	2010	-6.120752725671022	13.183062675347676	481408
481495	Arch	a 481pj/decision 3.4m decision/s multifunctional deep in-memory inference processor using standard 6t sram array	2016	-5.977299071555228	13.790671764243259	481522
481530	EDA	confidence scalable post-silicon statistical delay prediction under process variations	2007	-6.250366165728009	12.48756120468723	481557
481531	EDA	reduced dynamic swing domino logic	2003	-6.6839284165855934	13.41683610512543	481558
481655	EDA	recycled ic detection based on statistical methods	2015	-5.625208454088161	12.099909651492348	481682
481804	Theory	jbits based fault tolerant framework for evolvable hardware	2003	-4.672740361335538	12.48758702541539	481831
481880	Arch	a 14 nm 1.1 mb embedded dram macro with 1 ns access	2016	-6.661117212814468	14.204130406309691	481907
481929	EDA	a comparator energy model considering shallow trench isolation stress by geometric programming	2013	-6.633334632994527	13.587908561400257	481956
482086	EDA	location and identification for single and multiple faults in testable redundant plas for yield enhancement	1989	-5.284443630653916	11.364266524578706	482113
482120	EDA	a new algorithm for transistor sizing in cmos circuits	1990	-6.819047427894362	12.140948719006154	482147
482127	Arch	fault-tolerant ripple-carry binary adder using partial triple modular redundancy (ptmr)	2015	-5.710229880298119	13.652093831011765	482154
482162	EDA	overdrive power-gating techniques for total power minimization	2007	-6.856606757427897	13.347713693507322	482189
482191	EDA	pulse-based, on-chip interconnect	2007	-4.369785887968292	14.348144913313869	482218
482225	EDA	exploiting dynamic micro-architecture usage in gate sizing	2011	-4.024371781828855	14.14716477739712	482252
482320	EDA	testing silicon tv tuners on ate without tv signal generator	2014	-4.93151448302222	12.162814514965751	482347
482455	Arch	utilization of field programmable analog arrays (fpaa) to emulate power system dynamics	2009	-3.5333629477013777	11.89913943864795	482482
482615	EDA	bridging fault extraction from physical design data for manufacturing test development	2000	-4.942316120829396	11.836097635804085	482642
482761	EDA	fine-grain redundant logic using defect-prediction flip-flops	2007	-5.143610712375499	12.099894353234935	482788
483133	EDA	an adiabatic multiplier	2000	-6.647654443749081	13.019575599593706	483160
483210	Arch	modeling and characterization of the system-level power delivery network for a dual-core arm cortex-a57 cluster in 28nm cmos	2015	-5.424384262496161	13.81606216138934	483237
483277	HPC	memory reference caching for activity reduction on address buses	2005	-6.809894197886815	13.738835352725262	483304
483479	EDA	reliability-aware operation chaining in high level synthesis	2015	-4.543059387220072	13.42942388051115	483506
483561	EDA	multiple voltage and frequency scheduling for power minimization	2003	-6.9984135764632285	12.780576445121124	483588
483601	EDA	a holistic approach for statistical sram analysis	2010	-5.348467041137604	12.636722454550464	483628
483678	Arch	28 nm 50% power-reducing contacted mask read only memory macro with 0.72-ns read access time using 2t pair bitcell and dynamic column source bias control technique	2014	-6.837755794940316	14.160951517293134	483705
483682	EDA	criteria for analyzing high frequency testing performance of vlsi automatic test equipment	1990	-4.625040676106004	12.196512544724719	483709
483716	EDA	a high-level design and optimization tool for analog rf receiver front-ends	1995	-3.9310347717477816	11.91641659118376	483743
483826	Security	walnut: waging doubt on the integrity of mems accelerometers with acoustic injection attacks	2017	-5.166960578869153	15.016987420086918	483853
483858	EDA	high-level simulation of substrate noise generation including power supply noise coupling	2000	-5.772483610655978	12.455321602336928	483885
483872	EDA	an adaptable, modular, and autonomous side-channel vulnerability evaluator	2012	-4.919072330928026	15.009991411292699	483899
483993	Arch	decoupling capacitor topologies for tsv-based 3-d ics with power gating	2015	-6.803112542894442	13.251315873738992	484020
484118	EDA	heuristic sizing methodology for designing high-performance cmos level converters with balanced rise and fall delays	2010	-5.628006868291675	11.996979326706587	484145
484490	EDA	an integrated high-level on-line test synthesis tool	2006	-4.624133669452381	11.417101918003974	484517
484717	Arch	balancing soft error coverage with lifetime reliability in redundantly multithreaded processors	2009	-3.9262524671585832	14.059421791112914	484744
484743	EDA	system on chip failure rate assessment using the executable model of a system	2013	-4.450045646851816	13.050602577319243	484770
484764	EDA	incorporating the controller effects during register transfer level synthesis	1994	-3.969923700359693	11.474760852791007	484791
484872	EDA	low-power register file using n-type and p-type adiabatic logic circuits	2009	-6.764332914907186	13.937136289957314	484899
485036	EDA	assessing the soft error rate of digital architectures devoted to operate in radiation environment: a case studied	2003	-4.012760189630371	12.840411089702025	485063
485090	EDA	caen-bist: testing the nanofabric	2004	-4.659036017018004	11.84140536911498	485117
485224	EDA	exploiting program-level masking and error propagation for constrained reliability optimization	2013	-3.868113747690993	13.937154475439494	485251
485258	EDA	impact of three-dimensional architectures on interconnects in gigascale integration	2001	-5.14635837471242	13.272847100136989	485285
485379	EDA	sensitization input vector impact on propagation delay for nanometer cmos ics: analysis and solutions	2014	-6.093440291436808	11.89723572518676	485406
485470	EDA	a new paradigm in the design of energy-efficient digital circuits using laterally-actuated double-gate nems	2010	-6.976325764147624	13.763593517076323	485497
485781	EDA	multi-layer floorplanning for reconfigurable designs	2007	-7.11948246374462	11.740408061263896	485808
486193	EDA	fast approximation framework for timing and power analysis of ultra-low-voltage circuits	2013	-6.535577160345117	12.896208206376127	486220
486211	EDA	study of 64-bit booth asynchronous multiplier based on fpga	2017	-3.7685503807721528	12.237600574297106	486238
486252	EDA	analytical techniques for soft error rate modeling and mitigation of fpga-based designs	2007	-4.814780737614441	13.370159891022205	486279
486281	EDA	path clustering for adaptive test	2010	-5.745880663994278	11.642624062316065	486308
486358	EDA	bist method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits	2007	-4.8182305658152575	12.030955422085107	486385
486369	EDA	circuit activity based logic synthesis for low power reliable operations	1993	-6.1753182221232334	11.47342923469257	486396
486466	EDA	a technique for improving dual-output domino logic	2002	-7.160335907458436	13.569374938348288	486493
486595	EDA	pre-layout module wise decap allocation for noise suppression and accurate delay estimation of soc	2016	-6.966778477408054	12.880884584355329	486622
486735	EDA	design techniques for pulsed static cmos	2004	-6.198139224565439	13.039279424751149	486762
486779	EDA	high-speed circuit design: cad tools and computational challenges	1994	-4.226918031673175	11.397757211159648	486806
486813	EDA	new light weight threshold voltage defined camouflaged gates for trustworthy designs	2017	-5.28219486659729	15.041397912991783	486840
486882	EDA	tsv assignment of thermal and wirelength optimization for 3d-ic routing	2018	-7.080459903790881	12.322097456755008	486909
486997	EDA	efficient high-speed interface verification and fault analysis	2008	-5.2377045787259435	11.633039213796414	487024
487128	EDA	designing reliable, yet energy-efficient guardbands	2016	-5.083318135247832	13.439934196008382	487155
487277	Arch	partitioning and floor-planning for data-patch chip (microprocessor) layout	1990	-6.945664517488412	11.761417129299293	487304
487348	EDA	identifying lithography weak-points of standard cells with partial pattern matching	2018	-5.440617175900493	11.304660687523866	487375
487380	EDA	coupling-aware force driven placement of tsvs and shields in 3d-ic layouts	2014	-6.651219767517473	12.81473356869444	487407
487451	EDA	minimal area sizing of power supply nets in vlsi circuits	1990	-5.591246362802568	11.671514352878807	487478
487621	EDA	invited: cross-layer approaches for soft error modeling and mitigation	2016	-4.582036928654649	13.332953417927357	487648
487741	EDA	a module generator based on the pq-tree algorithm	1992	-7.07758827276216	11.714816729016981	487768
487773	Arch	high performance double-gate device technology challenges and opportunities (invited)	2002	-5.195688081984046	13.532764223735905	487800
488214	EDA	a probabilistic and constraint based approach for low power test generation	2012	-5.803028508830577	11.439835297184827	488241
488276	EDA	design methodologies for compact logic circuits based on collision-based computing	2006	-6.154103188029032	11.3398763197771	488303
488329	EDA	the impact of finfet technology scaling on critical path performance under process variations	2015	-5.858032543718528	13.194114103345717	488356
488358	EDA	a 64mb sram in 32nm high-k metal-gate soi technology with 0.7v operation enabled by stability, write-ability and read-ability enhancements	2011	-6.574241082724466	13.861159057860908	488385
488363	EDA	low power openrisc processor with power gating, multi-vth and multi-voltage techniques	2016	-6.320282380252294	13.450425973030207	488390
489008	EDA	timing optimization in logic with interconnect	2008	-6.4603550004338075	12.011643060781275	489035
489171	EDA	the impact of noc reuse on the testing of core-based systems	2003	-5.312048773885782	12.081179955594711	489198
489273	EDA	a multiple-objective ilp based global routing approach for vlsi asic design	2008	-7.17190788219713	11.81845043532694	489300
489278	EDA	low power multi-context look-up table (lut) using spin-torque transfer magnetic ram for non-volatile fpga	2017	-6.592241891612222	14.03466768786143	489305
489698	EDA	28nm cmos, energy efficient and variability tolerant, 350mv-to-1.0v, 10mhz/700mhz, 252bits frame error-decoder	2012	-6.302225360149469	13.954746343713508	489725
489769	EDA	multi-objective optimization techniques for vlsi placements	2014	-6.721536703515124	12.552287631528346	489796
489901	EDA	verification of complex analog and rf ic designs	2007	-3.9487698706788112	12.10324090798849	489928
489936	EDA	a unified fault model and test generation procedure for interconnect opens and bridges	2005	-5.028535322217035	11.373299407568185	489963
490033	EDA	high-level area and power estimation for vlsi circuits	1997	-6.371215997510808	11.46741942207161	490060
490124	EDA	an automated design flow for 3d microarchitecture evaluation	2006	-4.23240416017447	13.511407891684373	490151
490467	EDA	sustainable modular adaptive redundancy technique emphasizing partial reconfiguration for reduced power consumption	2011	-3.8200386819203738	13.428883225190832	490494
490610	Arch	blurring the layers of abstractions: time to take a step back?	2007	-3.7024091639195955	13.253039999955107	490637
490625	Arch	a ternary content addressable cell using a single phase change memory (pcm)	2015	-6.4412690482617405	13.872929826856213	490652
490707	EDA	a power aware system level interconnect design methodology for latency-insensitive systems	2004	-6.656150810532694	13.919781023866308	490734
490755	EDA	time-multiplexed test access architecture for stacked integrated circuits	2016	-4.983427015826244	12.985442158181446	490782
490968	DB	f6: i/o design at 25gb/s and beyond: enabling the future communication infrastructure for big data	2015	-3.9110290828017096	13.736621351921887	490995
491406	EDA	worst case clock skew under power supply variations	2002	-6.824567881214487	13.219125439241758	491433
491490	EDA	a yield optimization methodology for mixed-signal circuits	2017	-6.309590438294183	12.36962872453857	491517
491493	EDA	enhancing timing-driven fpga placement for pipelined netlists	2008	-3.4634928762078427	12.605587789276044	491520
491536	EDA	esl design in systemc ams: introducing a top-down design methodology for mixed-signal systems: invited	2017	-3.5693869185434592	12.095857258243013	491563
491548	EDA	low power design of the neuroprocessor	2004	-5.109517384959745	12.339809359328802	491575
491675	EDA	test challenges in nanometer technologies	2001	-4.607244483987668	13.366511019953034	491702
491681	EDA	scaling trends of power noise in 3-d ics	2015	-6.323085304893091	12.994806595310598	491708
491700	NLP	using silicon compilation in a commercial product development project	1986	-3.5847468772190134	11.346741096827008	491727
491892	EDA	exploration of self-healing circuits for timing resilient design using emerging memristor devices	2015	-5.025017253853191	13.535361419799516	491919
492074	EDA	skew spreading for peak current reduction	2007	-6.55047594032001	12.296800736372841	492101
492375	EDA	a high flexibility design for clock distribution network in system on chip	2007	-5.8463654797558275	13.013571356317891	492402
492609	EDA	fast statistical analysis of rare circuit failure events via bayesian scaled-sigma sampling for high-dimensional variation space	2015	-6.569299919076395	12.092652194395804	492636
492617	EDA	deterministic timing-driven parallel placement by simulated annealing using half-box window decomposition	2011	-6.546938905694799	11.307338774627745	492644
492659	EDA	optimal diagnostic methods for wiring interconnects	1992	-5.051323497993087	11.340741854908776	492686
492890	NLP	characterizing the impact of soft errors affecting floating-point alus using rtl-ievel fault injection	2018	-4.126663357459544	13.452603158436176	492917
492942	EDA	test scheduling for minimal energy consumption under power constraints	2001	-6.61872541104393	12.622743137035785	492969
493150	HPC	soft error propagation in floating-point programs	2010	-5.3399109119954975	12.650746617683835	493177
493285	SE	optimizing stresses for testing dram cell defects using electrical simulation	2003	-5.197944670974577	12.026982834236245	493312
493296	EDA	techniques for transient fault sensitivity analysis and reduction in vlsi circuits	2003	-5.162809209079617	13.182128513884996	493323
493336	EDA	a markovian, variation-aware circuit-level aging model	2012	-6.182926477274628	12.784256940820795	493363
493344	EDA	postplacement voltage assignment under performance constraints	2008	-7.078632831377388	12.477690083096206	493371
493350	EDA	variability-aware aging modeling for reliability analysis of an analog neural measurement system	2015	-6.002194538109267	13.133632077665286	493377
493439	EDA	ps3-ram: a fast portable and scalable statistical stt-ram reliability analysis method	2012	-5.713445492972642	13.271773188440266	493466
493494	EDA	staggered latch bus: a reliable offset switched architecture for long on-chip interconnect	2013	-6.498257908474567	13.502563577849829	493521
493654	EDA	a 55nm logic process compatible p-flash memory array fully demonstrated with high reliability	2017	-5.064237379444855	13.969092476797869	493681
493668	EDA	design and analysis of nocs for low-power 2d and 3d socs	2011	-4.137780825977824	14.108922916204722	493695
493853	EDA	a reconfigurable cam architecture for network search engines	2006	-6.876127922267225	14.13457151145775	493880
493956	EDA	continuous signature monitoring: low-cost concurrent detection of processor control errors	1990	-3.9318039469362094	13.698996447827266	493983
494395	Metrics	improving 3d nand flash memory lifetime by tolerating early retention loss and process variation	2018	-5.689565419519777	14.306545052726142	494422
494545	EDA	design of quantum annealing machine for prime factoring	2017	-7.124023845783694	12.448899941504665	494572
494758	EDA	a novel net weighting algorithm for timing-driven placement	2002	-7.0359030142780306	11.526843631211694	494785
494931	EDA	error detection by duplicated instructions in super-scalar processors	2002	-3.9475171216629015	13.639081885628006	494958
495224	EDA	fault modeling and detection for drowsy sram caches	2007	-5.48266829004992	12.891930861813304	495251
495231	Arch	fault tolerance infrastructure and its reuse for offline testing: synergies of a unified architecture to cope with soft errors and hard faults	2015	-3.715602618159928	12.795319580214866	495258
495251	EDA	analytical approach to custom datapath design	1999	-6.628867298981988	11.73912522065709	495278
495426	EDA	a new method for low power design of two-level logic circuits	1999	-6.5054746424838035	11.36986569975482	495453
495498	EDA	run-time probabilistic detection of miscalibrated thermal sensors in many-core systems	2013	-5.210115272275453	13.844098162285901	495525
495506	EDA	scan cell positioning for boosting the compression of fan-out networks	2009	-5.503703903930417	11.475268456212358	495533
495588	EDA	assessing testing techniques for resistive-open defects in nanometer cmos adders	2011	-5.570801958920944	12.440129694388617	495615
495694	EDA	empirical verification of fault models for fpgas operating in the subcritical voltage region	2013	-5.382471359882536	11.920388553868106	495721
495732	Arch	sliced: slide-based concurrent error detection technique for symmetric block ciphers	2010	-5.135477769961304	15.089856926350114	495759
495744	Arch	runtime failure rate targeting for energy-efficient reliability in chip microprocessors	2013	-3.825221267406373	11.746840025513663	495771
495750	EDA	significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator	2009	-7.0556007464531225	13.8645306514995	495777
495759	EDA	unified data/instruction cache with hierarchical multi-port architecture and hidden precharge pipeline	2006	-6.225491965279069	14.031769749777892	495786
495850	EDA	an embedded iddq testing architecture and technique	2003	-4.439548562538524	12.170697777161699	495877
496380	Metrics	neighbor-cell assisted error correction for mlc nand flash memories	2014	-5.979823575748117	13.986990020132847	496407
496734	Networks	few-mode optical fibers: original motivation and recent progress	2017	-3.7152178520054195	13.87523117932056	496761
496754	EDA	methodology for analog technology porting including performance tuning	1999	-4.432994526388946	12.143726584982929	496781
496955	EDA	mitigating the impact of process variation on the performance of 3-d integrated circuits	2013	-6.172812146159414	12.850640979274194	496982
496972	EDA	user-programmable gate arrays: design methodology and development systems	1989	-4.408252458546626	11.54246048895585	496999
496977	EDA	a p4vt (power performance process parasitic voltage temperature) aware dual-vth nano-cmos vco	2010	-6.684590309270452	13.46994960076766	497004
497158	EDA	ultra-low power subthreshold flip-flop design	2009	-6.717519943982228	13.672566087704189	497185
497207	EDA	state assignment for power and area minimization	1994	-6.389460167860577	11.72494361915122	497234
497277	Security	scan design and secure chip	2004	-5.016217348973708	15.10579223230653	497304
497313	EDA	dual-vt assignment policies in itd-aware synthesis	2010	-6.119589038151537	13.306897169922037	497340
497368	EDA	power optimization of delay constrained circuits	2001	-6.821198641790921	12.844416030973376	497395
497666	EDA	enhanced chip/package design for the ibm es/9000tm	1991	-7.002900372681337	11.544848386641224	497693
497774	EDA	timing driven placement using complete path delays	1990	-5.052182694265869	11.995386818625903	497801
498107	EDA	calculating worst-case gate delays due to dominant capacitance coupling	1997	-6.216508909846474	11.816691326085765	498134
498142	EDA	memory bist using esp	2004	-5.184297932204894	11.580104342801418	498169
498187	EDA	transistor abstraction for the functional verification of fpgas	2006	-3.815854579898152	11.316998338354276	498214
498213	Arch	voltage noise in multi-core processors: empirical characterization and optimization opportunities	2014	-5.618300214478227	13.030786178988526	498240
498254	EDA	test application time minimization for ras using basis optimization of column decoder	2010	-5.668583416637473	11.548817422514093	498281
498561	Embedded	cdfedt: comparison of data flow error detection techniques in embedded systems: an empirical study	2018	-3.8298489717453856	13.832787535659161	498588
498849	EDA	body-bootstrapped-buffer circuit for cmos static power reduction	2008	-6.986053176159153	13.91235952495114	498876
499121	EDA	cantilever nems relay-based sram devices for enhanced reliability	2017	-6.615262965596132	13.841570829271053	499148
499304	EDA	fine-grained power-gating scheme of a nonvolatile logic-in-memory circuit for low-power motion-vector extraction	2012	-6.460685355869073	13.786269664805355	499331
499314	EDA	supply switching with ground collapse: simultaneous control of subthreshold and gate leakage current in nanometer-scale cmos circuits	2007	-6.575219641234393	13.661688155621956	499341
499412	Embedded	a generic resource distribution and test scheduling scheme for embedded core-based socs	2004	-5.4080541576085315	12.146643561899614	499439
499584	EDA	differential current-sensing for on-chip interconnects	2004	-6.9634288435776845	13.417723933281096	499611
499592	EDA	solving in-circuit defect coverage holes with a novel boundary scan application	2008	-4.5409919573493855	11.864461307351894	499619
499791	EDA	special issue on ieee/acm system level interconnect prediction (slip) workshop 2016	2017	-6.4906641162400405	12.41446856035873	499818
499847	EDA	noise estimation for deep sub-micron integrated circuits	2001	-5.8374216560991385	12.378558736089484	499874
499933	EDA	an improved rule-based dummy metal fill method for 65 nm asic design	2013	-6.668301090595017	12.626618295476765	499960
500023	EDA	partitioning analog and digital processing in mixed-signal systems	2000	-6.0223079779085005	12.763730050803682	500050
500120	EDA	integrating embedded test infrastructure in sram cores to detect aging	2013	-5.578970059864679	13.491909670075259	500147
500139	NLP	design-for-test methods for stand-alone srams at 1 gb/s/pin and beyond	2000	-4.643870881900674	12.205248717362249	500166
500322	Embedded	fast online error detection and correction with thread signature calculae	2012	-3.74527775412132	13.935929096874624	500349
500416	EDA	implementation of mcml universal logic gate for 10 ghz-range in 0.13 µm cmos technology	2004	-5.810555822843377	12.369280622638652	500443
500424	Robotics	power consumption analysis of direct, set associative and phased set associative cache organizations in alpha axp 21064 processor	2010	-3.452914414373317	12.557155030798338	500451
500777	EDA	mining ac delay measurements for understanding speed-limiting paths	2010	-4.185912094218944	11.75142850775531	500804
500854	EDA	a probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations	2005	-6.435268619398964	12.786814682511062	500881
500963	Arch	on the development of software-based self-test methods for vliw processors	2012	-4.013214257748779	12.073322923394047	500990
501455	Arch	investigation into programmability for layer 2 protocol frame delineation architectures	2006	-6.975965999065585	14.923547621319884	501482
501583	Arch	powering up dark silicon: mitigating the limitation of power delivery via dynamic pin switching	2015	-5.4556200386651446	14.04867746654295	501610
501606	EDA	cnfet with process imperfection: impact on circuit-level yield and device optimization	2016	-5.6107099895149934	13.616064196884034	501633
501619	EDA	challenges for analog circuits in sub-100 nm cmos nodes	2015	-6.237352734962168	13.245338368027266	501646
501638	SE	jitter testing for gigabit serial communication transceivers	2002	-4.053115023210105	12.698453322624168	501665
501769	EDA	using digital electronic design flow to create a genetic design automation tool	2012	-3.6744565864493937	11.614859185309765	501796
501771	EDA	process/product interactions in a concurrent design environment	2007	-3.6846680489794212	11.862216323253095	501798
501870	EDA	an efficient method of sampling for statistical circuit design	1986	-6.523195154862227	11.690864276112823	501897
501876	EDA	design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew	1996	-7.0189549224319565	12.677167395171516	501903
501899	EDA	the layout synthesizer: an automatic netlist-to-layout system	1989	-7.1049494707087195	11.505418828159618	501926
501928	EDA	a combined doe-ilp based power and read stability optimization in nano-cmos sram	2010	-6.764855609588026	12.974383387213399	501955
501960	EDA	design centering/yield optimization of power aware band pass filter based on cmos current controlled current conveyor (cccii+)	2013	-6.235543679477776	13.182928499150341	501987
502144	EDA	towards interdependencies of aging mechanisms	2014	-5.550344158748242	13.449753014533012	502171
502175	EDA	security evaluation of dual rail logic against dpa attacks	2006	-5.426767878065901	15.063705872378831	502202
502192	EDA	on-line testable logic desgin for fpga implementation	1997	-4.884348178560444	11.361317873019884	502219
502258	EDA	3d capacitive interconnections with mono- and bi-directional capabilities	2007	-4.713730501232454	13.931581100086351	502285
502278	EDA	low-voltage embedded rams in the nanometer era	2005	-6.14863146094214	13.927085786059495	502305
502330	Arch	an organization for a highly survivable memory	1974	-4.635478287285314	12.792296070352357	502357
502382	Arch	hardened by design techniques for implementing multiple-bit upset tolerant static memories	2007	-4.9161968345905995	12.787377463861349	502409
502401	EDA	improving timing error tolerance without impact on chip area and power consumption	2013	-5.583296062846595	13.496818535107266	502428
502432	EDA	using partial isolation rings to test core-based designs	1997	-5.056788993400775	11.477827336240615	502459
502895	EDA	eda to the rescue of the silicon roadmap	2007	-3.7667730722214143	13.108889771468775	502922
503243	EDA	novel library of logic gates with ambipolar cntfets: opportunities for multi-level logic synthesis	2009	-6.725087401767193	13.433816881797329	503270
503251	EDA	wide $v_{\rm dd}$ embedded asynchronous sram with dual-mode self-timed technique for dynamic voltage systems	2009	-6.75685066270518	14.189695663316808	503278
503278	EDA	correlating models and silicon for improved parametric yield	2011	-5.640324251158817	12.65245328218663	503305
503405	EDA	self-timed physically unclonable functions	2012	-5.235215318955206	14.873719953764233	503432
503551	EDA	fft implementation using qca	2012	-7.14835923541705	13.274891467304982	503578
503552	EDA	reliability-aware multi-vth domain digital design assessment	2018	-5.075880676218889	13.027904511975533	503579
503733	EDA	efficient simulation of bipolar digital ics	1991	-4.7791643466603	12.505615447106225	503760
503785	Vision	ring oscillator physical unclonable function with multi level supply voltages	2012	-5.915258975401647	14.656879671147443	503812
503924	Arch	flexible hybrid electronics: review and challenges	2018	-3.9475122985101923	12.834855578843696	503951
503935	EDA	a novel framework for exploring 3-d fpgas with heterogeneous interconnect fabric	2012	-3.480291718082358	13.987826242021644	503962
504079	SE	modern test techniques: tradeoffs, synergies, and scalable benefits	2003	-3.7385243704091775	12.095077072672026	504106
504178	EDA	how to speed-up fault-tolerant clock generation in vlsi systems-on-chip via pipelining	2010	-3.989920156260537	13.458431515644369	504205
504188	EDA	statistical analysis of bti in the presence of process-induced voltage and temperature variations	2013	-6.163786779568199	13.067736916233224	504215
504215	EDA	methods for improving transition delay fault coverage using broadside tests	2005	-5.573343804517847	11.370994660808776	504242
504263	EDA	impact of process-variations in sttram and adaptive boosting for robustness	2015	-6.099243316332767	14.318772305924508	504290
504414	EDA	layout driven logic restructuring/decomposition	1991	-6.113557476792317	11.452500115478294	504441
504713	EDA	static power consumption in cmos gates using independent bodies	2007	-6.814263838200038	13.655510294748638	504740
504796	EDA	yield evaluation of analog placement with arbitrary capacitor ratio	2009	-7.083835234699099	12.391748270796684	504823
504817	Arch	thermal issues in disk drive design: challenges and possible solutions	2006	-3.8044561542812003	13.899123757897431	504844
504842	EDA	towards approximation during test of integrated circuits	2017	-5.387197656990786	12.102550063932107	504869
505007	EDA	a novel flow for reducing clock skew considering nbti effect and process variations	2013	-6.205756490194561	13.230067927476627	505034
505034	EDA	distributed reconfiguration of fault tolerant vlsi mulipipeline arrays with constant interstage path lengths	1994	-4.48552221428826	12.997487491626089	505061
505143	EDA	lithography-friendly analog layout migration	2015	-5.6780904944823885	12.413776658947286	505170
505180	Arch	reading dram cells using two properly designed cascaded inverters	2014	-6.8134168137755005	14.253746725037267	505207
505196	EDA	soft-edge flip-flops for improved timing yield: design and optimization	2007	-6.16158340082098	13.249026584979106	505223
505234	EDA	shadow aics: reaping the benefits of and-inverter cones with minimal architectural impact (abstract only)	2013	-6.529987051977787	12.9250556090356	505261
505373	SE	signal integrity: fault modeling and testing in high-speed socs	2002	-5.205876461821217	12.613717841013	505400
505453	EDA	thoughts on core integration and test	1997	-3.566531780722114	12.299457177846898	505480
505467	EDA	retention testing methodology for sttram	2016	-5.828067782639023	13.652808767742783	505494
505502	EDA	experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die	2003	-5.608117965517219	11.578686211071007	505529
505676	SE	valuating ate features in terms of test escape rates and other cost of test culprits	2002	-4.293009464196357	11.365999641766278	505703
505714	EDA	planning for performance	1998	-5.093958428973148	11.667657297058756	505741
505884	EDA	a closed-form energy model for vlsi circuits under wide voltage scaling	2016	-6.398084424989271	13.33906195026266	505911
505927	EDA	containing the nanometer “pandora-box”: cross-layer design techniques for variation aware low power systems	2011	-4.196013561702383	13.732430110574146	505954
505974	EDA	mixed-signal production test: a measurement principle perspective	2009	-3.6714583973513055	11.73569158789377	506001
506616	EDA	a cycle-accurate energy estimator for cmos digital circuits	2004	-6.562732088420528	13.334411791577153	506643
506724	ML	the application of parity checks to an arithmetic control	1970	-5.109912549356032	12.523576330347039	506751
506816	NLP	a design for machines with built-in tolerance to soft errors	1984	-5.528903401288535	12.239871023062554	506843
506827	EDA	techniques of power-gating to kill sub-threshold leakage	2006	-4.164681376132721	13.560576732338953	506854
506846	EDA	perfect-balance planar clock routing with minimal path-length	1992	-7.17122232635175	12.069664659826534	506873
506894	EDA	scenario-aware bus functional modeling for architecture-level performance analysis	2007	-4.596366891642797	12.591221167378619	506921
507009	SE	transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memorie	2003	-5.399420305889012	11.381563571771741	507036
507118	EDA	prolog to parameter variation tolerance and error resiliency: new design paradigm for the nanoscale era	2010	-5.627361445026195	13.293128904563426	507145
507197	EDA	an algorithm for incremental timing analysis	1995	-5.657091092434532	11.296004568925	507224
507486	EDA	a 476-gate-count dynamic optically reconfigurable gate array vlsi chip in a standard 0.35μ m cmos technology	2006	-4.740128997626505	12.95631918942067	507513
507488	EDA	analysis and avoidance of cross-talk in on-chip buses	2001	-6.3449566493216505	12.882623305154393	507515
507497	EDA	fpga power consumption measurements and estimations under different implementation parameters	2011	-5.963686962447177	15.061965592499249	507524
507546	EDA	maximizing yield per area of highly parallel cmps using hardware redundancy	2014	-5.209845427308107	12.813311586931393	507573
507972	Embedded	analysis of single-event upsets in a microsemi proasic3e fpga	2017	-4.221872920561286	13.259525066590646	507999
507981	EDA	design for testability and built-in self-test of mixed-signal circuits: a tutorial	1997	-3.968421774864508	12.50683794009932	508008
508230	EDA	test and design-for-test of mixed-signal integrated circuits	2004	-4.051061937932315	11.970787429462677	508257
508272	EDA	a new sampling method for analog behavioral modeling	2010	-6.186364226865781	11.639771414456805	508299
508458	EDA	test data compression and tam design	2007	-4.928017599679906	11.999602183260052	508485
508489	EDA	priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocessor	2004	-6.253315286120223	13.552029941414599	508516
508581	EDA	an hybrid architecture to detect transient faults in microprocessors: an experimental validation	2012	-3.8605631347614815	13.60653587276124	508608
508897	Arch	transient fault detection via simultaneous multithreading	2000	-3.640465420616848	14.110300332759914	508924
509181	EDA	design and optimization of test solutions for core-based system-on-chip benchmark circuits using genetic algorithm	2007	-5.016562962486637	11.613389691459153	509208
509260	EDA	reducing the number of transistors with gate clustering	2016	-6.755389890209511	11.745441242318762	509287
509282	EDA	analysis and mitigation of process variation impacts on power-attack tolerance	2009	-5.51651046056692	15.090253371113947	509309
509442	EDA	scaling analysis of yield optimization considering supply and threshold voltage variations	2010	-6.12364509772699	13.152721906768715	509469
509480	EDA	clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy	2003	-6.596929495950526	13.263930823116786	509507
509497	Arch	the research and implementation of reconfigurable processor architecture for block cipher processing	2008	-7.063107590625764	14.980256661514234	509524
509636	EDA	accuracy enhancement of grid-based ssta by coefficient interpolation	2010	-6.848316113185363	12.034634016743356	509663
509717	EDA	design tools and methods for chip physical design	2011	-6.183486651941558	12.689493643968124	509744
509813	AI	consequences of port restrictions on testing two-port memories	1998	-4.8574355255676975	11.719794469807244	509840
509892	EDA	a heuristic for test scheduling at system level	2002	-5.517270984149849	12.15712506530793	509919
510007	EDA	circuit-aware device reliability criteria methodology	2011	-4.861067912163949	13.294659133913429	510034
510120	EDA	a path sensitization approach to area reduction	1993	-6.874896515752881	11.741831398797185	510147
510198	EDA	protest: a low cost rapid prototyping and test system for asics and fpgas	1997	-3.446795935496679	11.552005021816466	510225
510395	EDA	multifunction monolithic thin-film compatible dtl logic circuits for data processing	1966	-6.997495467864393	13.612269607270651	510422
510531	Embedded	self-programmable shared bist for testing multiple memories	2008	-4.678769130063387	11.63846826497642	510558
510540	Arch	a 5-transistor ternary gain-cell edram with parallel sensing	2018	-6.370596577916032	14.006098580903693	510567
510559	EDA	multi-level timing and fault simulation on gpus	2019	-5.451584387909597	12.438183563179877	510586
510601	EDA	an ontology for constraints in custom ic design	2011	-3.8000501205484265	11.321706618888355	510628
510696	Mobile	a wireless sensor node soc with a profiled power management unit for ir controllable digital consumer devices	2010	-5.286321008384591	14.235567318566526	510723
510772	Visualization	self-resetting level-conversion flip-flops with direct output feedback for dual-supply socs	2008	-6.8141475249898615	13.297096077740045	510799
510869	Embedded	coping with the obsolescence of safety- or mission-critical embedded systems using fpgas	2011	-3.8686794299099665	12.761974341804313	510896
510910	Mobile	robust, low-cost, auditable random number generation for embedded system security	2016	-5.591751335558709	14.93061345575182	510937
511060	EDA	system-level power analysis of a multicore multipower domain processor with on-chip voltage regulators	2016	-5.433530850424507	14.067783751266248	511087
511209	EDA	derivation of the reliability metric for digital circuits	2017	-5.8610476940789855	11.968512094161696	511236
511311	EDA	a comprehensive time-dependent dielectric breakdown lifetime simulator for both traditional cmos and finfet technology	2018	-5.956855105866723	13.219250817619507	511338
511354	Arch	measuring the impact of microarchitectural ideas	2006	-3.667309231322053	12.770403852318143	511381
511439	Embedded	evaluating alpha-induced soft errors in embedded microprocessors	2009	-4.050894978250242	13.207569314806753	511466
511442	EDA	practical cmos microprocessor systems	1982	-3.992439970166773	12.898459523670475	511469
511536	Security	side channel attacks and the non volatile memory of the future	2012	-5.001006547791901	13.335615058579323	511563
511745	EDA	development of tfet 0.13 μm standard cell library for ultra-low power applications	2015	-6.903815440315257	13.847919591399204	511772
511850	EDA	reduction of cmos power consumption and signal integrity issues by routing optimization	2005	-6.873735832780695	12.453967801803579	511877
511952	Arch	attaining thermal integrity in nanometer chips	2007	-4.5623263963222245	13.588005861730961	511979
512042	EDA	on-chip dynamic worst-case crosstalk pattern detection and elimination for bus-based macro-cell designs	2009	-6.560858485592057	12.219119277847154	512069
512151	EDA	an adaptive 3t-3mtj memory cell design for stt-mram-based llcs	2018	-6.2549725415913615	14.151020488918519	512178
512162	EDA	a test generation framework for quantum cellular automata circuits	2007	-5.43291714638738	11.815249708996644	512189
512244	EDA	overhead and reliability analysis of algorithm-based fault tolerance in fpga systems	2012	-4.009908847791237	13.764229252519605	512271
512409	EDA	designing trusted embedded systems from finite state machines	2014	-4.6136834516757945	14.651858788406567	512436
512606	EDA	a novel aco-based pattern generation for peak power estimation in vlsi circuits	2009	-6.473193913023983	11.88566660517807	512633
512678	EDA	security of functionally obfuscated dsp core against removal attack using sha-512 based key encryption hardware	2019	-5.285242268046961	15.112710046051555	512705
512703	Arch	using variable-mhz microprocessors to efficiently handle uncertainty in real-time systems	2001	-4.162164574202917	13.827054020529035	512730
512725	EDA	design of fast large fan-in cmos multiplexers accounting for interconnects	2007	-6.790922933126384	13.07751677509025	512752
512808	EDA	on tests to detect via opens in digital cmos circuits	2008	-5.3948405131854535	11.501617073839368	512835
512842	Logic	an efficient rule-based opc approach using a drc tool for 0.18mum asic	2000	-6.300754831186984	12.287124937112598	512869
512946	EDA	low-power design using the si2 common power format	2012	-3.602355784807288	11.857005041107247	512973
513211	EDA	skew scheduling and clock routing for improved tolerance to process variations	2005	-6.738381904045824	12.387033012995053	513238
513259	EDA	hardware trojans classification for gate-level netlists based on machine learning	2016	-4.912922181270144	14.700121329187008	513286
513275	EDA	using 3d integration technology to realize multi-context fpgas	2009	-5.602218738962735	13.794784793417294	513302
513300	Theory	harvest rate of reconfigurable pipelines	1996	-7.035138069332068	11.502583058263507	513327
513425	EDA	physical design trends and layout-based fault modeling	2004	-4.907649134523561	12.919702168576544	513452
513472	Arch	ratt-ecc: rate adaptive two-tiered error correction codes for reliable 3d die-stacked memory	2016	-4.245844121411719	14.30383231547508	513499
513496	EDA	spin orbit torques for ultra-low power computing	2015	-4.776131218968134	13.698876763436553	513523
513664	EDA	functional test of field programmable analog arrays	2006	-5.234545879725609	11.387127179424233	513691
513876	EDA	the improbable but highly appropriate marriage of 3d stacking and neuromorphic accelerators	2014	-3.645265808320005	13.523119319792595	513903
514130	EDA	asymmetric sizing in a 45nm 5t sram to improve read stability over 6t	2009	-6.4462656491194155	13.897560436860461	514157
514274	EDA	low-power scan testing for test data compression using a routing-driven scan architecture	2009	-5.7687315241176815	11.655040895911348	514301
514445	EDA	timing driven placement for large standard cell circuits	1995	-6.955360673046006	11.602746523576538	514472
514510	Arch	lsb page refresh based retention error recovery scheme for mlc nand flash	2015	-6.622113858950591	14.429175898090202	514537
514515	Arch	towards a scalable test solution for the analysis of interconnect shorts in on-chip networks	2016	-3.4646650377102586	14.464091086511214	514542
514628	EDA	uncle - an rtl approach to asynchronous design	2012	-7.188021937760848	13.271546337057568	514655
514773	EDA	yoda: judge me by my size, do you?	2017	-4.5006255851151655	14.092104696195044	514800
514804	EDA	system-level sram yield enhancement	2006	-4.618486589077471	12.713244187686264	514831
515029	EDA	the design of bio-inspired esd protection model for digital circuits based on cell structure	2012	-4.6559417720849545	13.100666831287727	515056
515115	EDA	modeling of functional failures in digital systems under the radiation effect	2013	-5.813498532723548	12.028585651017547	515142
515206	EDA	three-dimensional pipeline adc utilizing tsv/ design optimization and memristor ratioed logic	2018	-6.928054664925884	13.738041137309935	515233
515226	EDA	stratified random sampling for power estimation	1997	-6.138479203399244	12.090693150835278	515253
515614	EDA	an efficient algorithm for library-based cell-type selection in high-performance low-power designs	2012	-6.905036823883518	11.901556921131947	515641
515688	EDA	a robust, fast pulsed flip-flop design	2008	-7.1622259887341295	13.558905605898175	515715
515722	Embedded	using concurrent and semi-concurrent on-line testing during hls: an adaptable approach	2002	-4.0791638088732265	11.9448749883809	515749
515785	Visualization	evaluating ate-equipment for volume diagnosis	2005	-3.9779017889750268	11.844864972086274	515812
515932	Visualization	fast pulse driving of ferroelectric sbt capacitors in a nonvolatile latch	2006	-6.803021699007336	14.019952312127845	515959
516622	EDA	multi-sp: a representation with united rectangles for analog placement and routing	2006	-7.186264122017387	11.595500479509822	516649
516642	EDA	low-cost testing of high-density logic components	1989	-3.998747426900417	12.27732824880898	516669
516750	EDA	automated equivalence checking of switch level circuits	2002	-3.646387973211959	11.371828065733249	516777
516898	EDA	soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores	2017	-3.870876004805781	13.916136191741517	516925
517006	EDA	hot-swapping architecture with back-biased testing for mitigation of permanent faults in functional unit array	2013	-4.649874831304169	13.404536572777207	517033
517163	EDA	electromigration-aware clock tree synthesis for tsv-based 3d-ics	2015	-6.625975255285089	12.674565933519885	517190
517298	EDA	erratum to: a cost-efficient self-configurable bist technique for testing multiplexer-based fpga interconnect	2011	-3.812835070588343	11.450469017527213	517325
517516	EDA	hardware dependability in the presence of soft errors	2008	-4.021088882247138	11.628555970314254	517543
517539	EDA	a low power priority encoding technique with address-encoder and reset-decoder for an improved hierarchical asynchronous detector	2018	-7.216325950070595	13.725766920486095	517566
517562	EDA	using lcss algorithm for circuit level verification of analog designs	2012	-5.992433072661557	12.030195458367551	517589
517653	EDA	power-constrained high-frequency circuits for the ibm power6 microprocessor	2007	-4.902920057324878	13.522188406689269	517680
517665	Robotics	a design procedure of predictive rf mosfet model for compatibility with itrs	2010	-5.65879446597237	12.91518094787689	517692
517994	EDA	a programmable method for low-power scan shift in soc integrated circuits	2016	-6.4149840187035325	12.755478399095027	518021
518005	AI	fault models and tests for two-port memories	1998	-4.941215667841903	11.405061710934591	518032
518081	EDA	an investigation into a circuit based supply chain analyzer for fpgas	2016	-4.100398171324718	12.135454503351202	518108
518093	EDA	analysis of short defects in finfet based logic cells	2017	-5.535168144926637	12.960130536939454	518120
518194	EDA	thermal challenges to building reliable embedded systems	2014	-4.501501868732082	13.356856012502153	518221
518319	EDA	a novel scheme to reduce short-circuit power in mesh-based clock architectures	2008	-6.847553696017659	12.955087114658575	518346
518398	EDA	design and evaluating carbon nanotube interconnects for a generic delta min	2011	-4.258191070315029	13.772429679796222	518425
518477	EDA	design of sequential circuits in multilayer qca structure	2013	-5.6893694069081295	12.362573536488314	518504
518538	Robotics	a statistical approach to identify semiconductor process equipment related yield problems	1997	-5.260234275858407	11.657572372726605	518565
518649	EDA	high performance on-chip differential signaling using passive compensation for global communication	2009	-7.122099302613353	13.837146348790105	518676
518680	EDA	estimating error rate in defective logic using signature analysis	2007	-5.219212414986055	11.724082937519903	518707
518684	Arch	soft errors in advanced computer systems	2005	-4.9071438639411245	13.485712524978288	518711
518795	EDA	on-line test of embedded systems: which role for functional test?	2012	-3.987983738316315	12.384525951253794	518822
518843	EDA	approximate logic circuits for low overhead, non-intrusive concurrent error detection	2008	-4.900612760002414	12.511683630988513	518870
518870	EDA	robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors	2004	-5.154503156103739	13.058587313040274	518897
518940	EDA	impact of well edge proximity effect on timing	2007	-6.0596009830123805	13.130610349777044	518967
519018	EDA	on automated trigger event generation in post-silicon validation	2008	-3.791717196601826	12.005079514001892	519045
519121	EDA	determining the necessity of fault tolerance techniques in fpga devices for space missions	2018	-4.280108942841254	13.354946335182113	519148
519153	Arch	analytic models for crossbar read operation	2016	-6.059739274373894	13.449947385280284	519180
519183	EDA	slowing of moore's law signals the beginning of smart everything	2014	-3.9635671501775533	13.182941452870612	519210
519228	EDA	gdme: grey relational clustering applied to a clock tree construction with zero skew and minimal delay	2008	-6.970196474647138	12.167404027616374	519255
519428	EDA	eco-map: technology remapping for post-mask eco using simulated annealing	2008	-6.6727828221599115	11.940739259462376	519455
519867	EDA	a novel design of a memristor-based look-up table (lut) for fpga	2014	-6.598310055515901	13.912159652072331	519894
519900	Embedded	modeling and analysis of soft-test/repair for ccd-based digital x-ray systems	2003	-4.982923803998209	12.021385303014153	519927
519983	Arch	datapath scheduling with multiple supply voltages and level converters	1997	-6.871081156983161	13.279831991364668	520010
519984	EDA	a low-power technique based on charge injection and current-saving methods for match-line sensing in content-addressable memories	2006	-6.983859395826218	14.089913257749355	520011
520015	HPC	performance analysis of disability based fault tolerance techniques for permanent faults in chip multiprocessors	2017	-3.39956607198692	14.42623957933434	520042
520116	SE	a seu-protected cache memory-based on variable associativity of sets	2007	-4.197546454277975	14.124017990955837	520143
520162	Vision	software-defined dtv platform	2013	-3.4227555245828256	13.714486270359592	520189
520269	EDA	simultaneous constrained pin assignment and escape routing considering differential pairs for fpga-pcb co-design	2013	-7.033045055032227	11.912077178655741	520296
520494	EDA	reduction of crosstalk noise and delay in vlsi interconnects using schmitt trigger as a buffer and wire sizing	2012	-6.771239281685553	12.871053344979934	520521
520681	EDA	analysis and optimization of gate leakage current of power gating circuits	2006	-6.34912211043749	13.525075000899026	520708
520752	EDA	statistical compact model extraction: a neural network approach	2012	-6.558480792866009	12.078979828719909	520779
520774	EDA	pre-assembly testing of interconnects in embedded multi-die interconnect bridge (emib) dies	2018	-4.837865606225887	12.344301071435636	520801
520803	EDA	a very low cost and highly parallel dft method for analog and mixed-signal circuits	2017	-5.2436895063200755	11.859352131282144	520830
520913	EDA	a new mechanism for soc scan test scheduling	2012	-5.711929393030404	11.750170473618624	520940
520919	Arch	semiconductor memories: new dimensions in storage technology [guest editor's introduction]	1977	-3.8294183064005765	13.256043345544427	520946
521024	Arch	characterizing the impact of process variation on write endurance enhancing techniques for non-volatile memory systems	2013	-5.592516277167505	13.960796340550127	521051
521154	EDA	device-aware yield-centric dual-$v_{t}$  design under parameter variations in nanoscale technologies	2007	-6.309136143622367	13.614244682838953	521181
521228	Arch	enabling inter-die co-optimization in 3-d ic with tsvs	2013	-4.74601124202545	13.154680752116773	521255
521325	Arch	exploiting non-volatility for information processing	2017	-3.684195301717248	13.927149599019835	521352
521491	EDA	combinational logic soft error analysis and protection	2006	-5.0507305124673785	12.175822659413114	521518
521764	EDA	design and optimization of adaptable bch codecs for nand flash memories	2013	-4.082588294030239	13.470923143821544	521791
521843	EDA	adaptation of standard rt level bist architectures for system level communication testing	2011	-3.543568357866	11.54499139679626	521870
521939	EDA	run-time reconfigurable built-in-self-test	2006	-4.3237916564059535	12.255372330942626	521966
522013	EDA	a robust architecture for post-silicon skew tuning	2011	-5.686133836121156	13.09820071538926	522040
522077	EDA	high-dimensional statistical modeling and analysis of custom integrated circuits (invited paper)	2011	-6.109893195446492	12.19169604176086	522104
522130	Arch	error adaptive classifier boosting (eacb): leveraging data-driven training towards hardware resilience for signal inference	2015	-4.774335454383597	13.538624269414088	522157
522364	Arch	the commercialization of register transfer modules	1973	-3.490665703637082	11.933915130335162	522391
522573	EDA	soft-error-tolerant design methodology for balancing performance, power, and reliability	2015	-4.681987625355924	13.627022774025605	522600
522738	EDA	a hitchhiker's guide to the dfm universe	2006	-4.453729267655847	12.319391024141805	522765
522855	Embedded	panel session - who is closing the embedded software design gap?	2010	-3.5570230467015023	12.737804111412585	522882
523012	Arch	adapting computer arithmetic structures to sustainable supercomputing in low-power, majority-logic nanotechnologies	2018	-4.180204283549057	13.478892118724449	523039
523245	Arch	an aging-aware reliable finfet-based low-power 32-word \(\times \) 32-bit register file	2017	-6.141377293255415	13.869451692683525	523272
523465	Networks	balancing of fault tolerance in the new version of the fermi channel chip: a functional evaluation	1996	-3.4464384887957613	11.352930825858467	523492
523484	EDA	special section on fundamentals and applications of advanced semiconductor devices	2008	-3.8648481648107063	13.053302402974849	523511
523769	Embedded	leakage-aware energy synchronization on twin-star nodes	2008	-4.020176999064083	12.0047835584588	523796
523993	EDA	analysis of performance benefits of multitier gate-level monolithic 3-d integrated circuits	2018	-5.667889766677329	13.268328188496493	524020
523994	EDA	hybrid cmos/magnetic process design kit and sot-based non-volatile standard cell architectures	2014	-4.901011281020488	12.445837349489706	524021
524010	EDA	bias temperature instability in scaled cmos technologies: a circuit perspective	2018	-5.579304029459684	13.270871928570932	524037
524014	EDA	set-triggered-parallel-reset memristor logic for high-density heterogeneous-integration friendly normally off applications	2015	-6.467063894858242	13.591814328198677	524041
524049	EDA	design aspects of carry lookahead adders with vertically-stacked nanowire transistors	2010	-5.475806163994564	13.46889306986641	524076
524076	Embedded	test technology newsletter	2017	-3.637520029506888	12.880863245054655	524103
524258	EDA	how many test vectors we need to detect a bridging fault?	2009	-5.654611241062983	11.289426525179508	524285
524441	EDA	an atpg flow to generate crosstalk-aware path delay pattern	2015	-6.774623670134014	12.03439251440721	524468
524534	Arch	near-threshold voltage design in nanoscale cmos	2013	-6.2158403057617155	13.872703031399901	524561
524619	EDA	predictive techniques for projecting test data volume compression	2013	-5.591696970897933	11.413179481605205	524646
524694	EDA	image processing by a 0.3v 2mw coarse-grained reconfigurable accelerator cma-sotb with a solar battery	2014	-6.191679968929896	14.183709968730598	524721
524768	EDA	threshold synthesis of digital structures in current-mode logic	2017	-6.102334859155715	11.430388437247714	524795
524976	EDA	reliability implications of bias-temperature instability in digital ics	2009	-5.829061965082488	13.22056207768759	525003
525022	EDA	lys: a solution for system on chip (soc) production cost and time to volume reduction	2003	-4.105961077911394	12.098808499874439	525049
525085	EDA	ilp-based optimization of sequential circuits for low power	2003	-6.482886338167944	12.154603526169929	525112
525199	EDA	cellular logic-in-memory arrays	1969	-6.072343050243568	12.03945159458916	525226
525546	EDA	ron: an on-chip ring oscillator network for hardware trojan detection	2011	-5.172930046973052	14.701770863814831	525573
525594	Embedded	timing vulnerability factors of sequential elements in modern microprocessors	2013	-4.0199769055645485	11.763264855406735	525621
525703	Arch	chip technologies as the engine for it revolution	2015	-3.4269852440892237	13.036106581797705	525730
525995	Logic	a vhdl-ams library of hierarchical optoelectronic device models	2003	-3.4106991531417785	11.962046404651911	526022
526385	EDA	tsv minimization for circuit — partitioned 3d soc test wrapper design	2013	-6.5883776046183185	12.337715580458946	526412
526467	EDA	analyzing seu effects in sram-based fpgas	2003	-4.194900859863705	13.04809619046831	526494
526678	EDA	tolerating process variations in high-level synthesis using transparent latches	2009	-6.157231897439402	13.011840252990213	526705
526755	Embedded	an access timing measurement unit of embedded memory	2002	-6.447243650825295	13.416999456218988	526782
526759	EDA	tutorial t10: post - silicon validation, debug and diagnosis	2013	-4.017362976883724	12.232692669639315	526786
526829	Arch	macau: a markov model for reliability evaluations of caches under single-bit and multi-bit upsets	2012	-5.441664842961608	13.573936939941527	526856
526971	Embedded	computing during supply voltage switching in dvs enabled real-time processors	2006	-6.097742715820863	13.361086748292026	526998
527066	EDA	a built-in self-test scheme for differential ring oscillators	2005	-5.4225095786679045	11.710135816501653	527093
527108	EDA	foundation of combined datapath and controller self-checking design	2003	-5.233410603148458	11.410692585147512	527135
527182	EDA	timing optimization of multiphase sequential logic	1991	-6.699553458974682	12.596498149829788	527209
527196	Arch	yield-performance tradeoffs for vlsi processors with partially good two-level on-chip caches	1996	-6.054604704388332	11.704551996013903	527223
527258	EDA	multiple-constraint driven system-on-chip test time optimization	2005	-5.6451329707698665	12.074284261455796	527285
527393	EDA	"""a package design perspective, """"it will be bga and flip-chip""""."""	2003	-4.07012397236539	12.16873909414178	527420
527550	EDA	a new circuit placement program for fet chips	1979	-7.147960924329302	11.3565568676571	527577
527554	EDA	sub-path delay estimation for reconvergent path	2012	-6.28660482979957	12.095718575325812	527581
527656	EDA	effective clustering technique to optimize routability of outer cluster nets	2006	-7.138691839723573	11.830111099470697	527683
527891	EDA	synthesis & testing for low power	2009	-4.650857613387894	13.504070149883376	527918
528075	EDA	attack sensing against em leakage and injection	2016	-5.399279462898336	15.048660555809734	528102
528307	SE	dependability modeling and optimization of triple modular redundancy partitioning for sram-based fpgas	2019	-4.0460487154959	13.217386935218133	528334
528326	Arch	improvement potential andequalization circuit solutions formulti-drop dram memory buses	2008	-3.9906475164770536	13.922974302219107	528353
528366	EDA	enabling low impact, rapid debug for highly utilized fpga designs	2018	-3.6377874631270113	11.743427777249991	528393
528543	EDA	scan test planning for power reduction	2007	-5.183226916793648	11.82663316230993	528570
528600	SE	masking soft errors with static bitwise analysis	2016	-4.173296194839665	14.123136413849645	528627
528816	EDA	fault modeling and testing of resistive nonvolatile-8t srams	2016	-5.691118369003577	13.048694610388674	528843
528848	EDA	predicting scan compression ip configurations for better qor	2011	-4.711256649109583	11.530095729933565	528875
528914	EDA	low-power read circuit with self-adjusted column pulse width for diode-switch resistive rams	2009	-6.779459898034723	14.079400564783082	528941
528931	EDA	test quality: required stuck-at fault coverage with the use of iddq testing	1995	-5.082722092635586	11.566496165030804	528958
528938	EDA	symmetrical buffered clock-tree synthesis with supply-voltage alignment	2013	-6.982651325415063	12.385875452846793	528965
529023	EDA	efficient analysis of variability impact on interconnect lines and resistor networks	2014	-5.984281730540793	12.863633346440801	529050
529094	EDA	introduction to special issue on reliability and device degradation in emerging technologies	2014	-5.069490338028174	13.50250089524735	529121
529286	EDA	a formal design methodology for synthesizing a clock signal with an arbitrary duty cycle of m/n	2015	-6.770418656466246	12.857811703120316	529313
529454	EDA	fast and precise power prediction for combinational circuits	2003	-6.2646672116869215	11.69611745101547	529481
529458	Arch	hybrid write bias scheme for non-volatile resistive crossbar arrays	2018	-6.432362818228572	14.079604854820197	529485
529517	EDA	a methodology for the design of mos current-mode logic circuits	2010	-6.517982654236789	12.67056016939785	529544
529737	EDA	a unified approach to detecting crosstalk faults of interconnects in deep sub-micron vlsi	2004	-5.81004650696996	12.223399086506324	529764
529767	Arch	temperature-aware gpu design	2004	-4.833722116497457	13.746444385039384	529794
529863	Security	systematic correlation and cell neighborhood analysis of sram puf for robust and unique key generation	2017	-5.798726220376741	14.467457462776775	529890
529884	EDA	improved access pattern for rob soft error rate mitigation based on 3d integration technology	2015	-5.636632284993514	13.958650312968759	529911
529976	EDA	power consumption calculation of ap-dcd algorithm using fpga platform	2010	-6.161405496528031	13.856380380719564	530003
530054	EDA	characterization of monotonic static cmos gates in a 65nm technology	2005	-6.522177573688474	13.231254213456184	530081
530127	EDA	the practical application of retiming to the design of high-performance systems	1993	-5.588742227796754	12.48414393314725	530154
530612	Arch	a 512 kb sram in 65nm cmos with divided bitline and novel two-stage sensing technique	2012	-6.937774355017848	14.029210120176835	530639
530638	EDA	a new paradigm for synthesis and propagation of clock gating conditions	2008	-5.977816017746259	12.254793992753232	530665
530678	EDA	realistic fault extraction for high-quality design and test of vlsi systems	1997	-5.098764826631538	11.318369330893269	530705
530706	EDA	circuit reliability analysis using signal reliability correlations	2017	-5.724871302141273	11.973959008739154	530733
530731	Arch	design of high-speed register files using sige hbt bicmos technology	2014	-4.334115539487284	13.85659369018442	530758
530746	EDA	opportunities and challenges: ultra-low voltage digital ic design techniques	2015	-4.469045075645158	13.743874027911398	530773
530856	EDA	architecture of an asynchronous fpga for handshake-component-based design	2013	-4.306872668198498	12.342243159036954	530883
530884	EDA	impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing	2006	-5.526156392641821	12.950682678001687	530911
530999	EDA	memory module-level testing and error behaviors for phase change memory	2012	-4.741949161580583	13.937523366531586	531026
531052	Embedded	a built-in self-repair scheme for nor-type flash memory	2006	-4.871073328420259	12.994138786629536	531079
531084	EDA	reliability issues in deep deep submicron technologies: time-dependent variability and its impact on embedded system design	2006	-4.713915337595027	13.392041128284351	531111
531205	EDA	impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits	2002	-6.184260459996167	13.070902896984329	531232
531266	EDA	embedded memory binding in fpgas	2010	-4.922079946117454	11.462100357732222	531293
531271	EDA	cell-based semicustom design of zigzag power gating circuits	2007	-6.7129322891390295	13.643381281088214	531298
531399	EDA	a third generation many-core processor for secure embedded computing systems	2012	-5.001028266997623	15.00032591680047	531426
531512	Security	a call to action: securing ieee 1687 and the need for an ieee test security standard	2015	-4.945220632300542	14.9660288397389	531539
531737	EDA	a cam/wta-based high speed and low power longest prefix matching circuit design	2006	-6.8936076964329	14.273857808126975	531764
531827	EDA	st-mram fundamentals, challenges, and applications	2013	-4.317577311511913	13.442189477954788	531854
532192	Arch	concurrent device/circuit aging for general reliability simulations	2016	-5.868738344912457	13.144054633249604	532219
532204	EDA	investigating modern layout representations for improved 3d design automation	2011	-3.705431359768944	11.404992727736492	532231
532235	Arch	a permanent high speed store for use with digital computers	1954	-3.4235010041397853	11.33160789782845	532262
532270	EDA	lithography at 14nm and beyond: choices and challenges	2011	-3.952811409431838	13.17273666358176	532297
532309	EDA	a reconfiguration-based defect tolerance method for nanoscale devices	2006	-4.806370593317248	12.852109903793162	532336
532400	EDA	rapid prototyping of large-scale analog circuits with field programmable analog array	2007	-4.447812753615555	11.688481952876971	532427
532502	EDA	realizing a security aware triple modular redundancy scheme for robust integrated circuits	2014	-5.0675617019158965	14.708812191124025	532529
532704	Arch	architecting asic libraries and flows in nanometer era	2003	-3.5123612600100316	13.021206799418847	532731
532878	EDA	towards a better understanding of failure modes and test requirements of adcs	2001	-5.458688869205654	11.915298827196546	532905
532880	EDA	optical interconnect technology; photons based signal communication	2006	-4.169679152482635	13.384271421393786	532907
532987	AI	signal integrity loss in soc's interconnects: a diagnosis approach using embedded microprocessor	2002	-4.251188774496283	12.12111127339708	533014
533083	Crypto	design and analysis of a low-swing driver scheme for long interconnects	2011	-6.029058085036835	13.569367683842653	533110
533138	EDA	low- and ultra low-power arithmetic units: design and comparison	2005	-6.128682553886299	13.600713880442285	533165
533177	EDA	probabilistic analysis of fault tolerance of fpga switch block array	2004	-4.759412347000769	12.21426744196938	533204
533182	AI	a model-adaptable mosfet parameter extraction system	1995	-4.670986077814635	11.731812986017394	533209
533223	EDA	two-dimensional schemes for clocking/timing of qca circuits	2008	-6.500626155646079	13.132490079240622	533250
533308	EDA	memristor-based combinational circuits: a design methodology for encoders/decoders	2014	-6.737855211641994	13.15709566214834	533335
533314	EDA	on the limitations of logic testing for detecting hardware trojans horses	2015	-4.957636530819794	14.805754037652743	533341
533375	HPC	probability-based optimal sizing of power-gating transistors in full adders for reduced leakage and high performance	2012	-5.941616028707489	12.783713742710875	533402
533447	EDA	dual-speed tam optimization of 3d socs for mid-bond and post-bond testing	2014	-4.952449426896163	12.260426386736302	533474
533462	EDA	noc interconnect yield improvement using crosspoint redundancy	2006	-4.955289952186376	13.097450611564284	533489
533490	EDA	a timing-driven global router for custom chip design	1990	-7.166886821303742	11.801630756974035	533517
533875	Arch	a cost-effective substantial-impact-filter based method to tolerate voltage emergencies	2011	-4.6834593227002	14.061397069147894	533902
533954	EDA	tool interoperability is key to improved design quality	2000	-3.5643217848554656	12.777950334046633	533981
533962	EDA	impact simulation of changes to development processes: an esl case study	2011	-3.8126308534912683	11.612938666312914	533989
534201	EDA	impacts of nbti and pbti on sram static/dynamic noise margins and cell failure probability	2009	-6.118252558732697	13.596679765051524	534228
534611	EDA	reflex: reconfigurable logic for entropy extraction	2014	-5.9094785194068615	15.004310230764515	534638
534802	HCI	scan test response compaction combined with diagnosis capabilities	2008	-5.176205664610932	11.357860745323995	534829
534847	EDA	evaluation of a mixed-signal design diversity system under radiation effects	2017	-5.127702344261244	13.34508538732432	534874
534888	Visualization	lithography and other patterning techniques for future electronics	2008	-4.125206965608032	12.91920340763373	534915
534977	EDA	design of accurate stochastic number generators with noisy emerging devices for stochastic computing	2017	-5.989809923029733	14.850439341811668	535004
535017	EDA	cpk based io ac timing closure to reduce yield loss and test time	2013	-4.657255450557396	12.063086429908594	535044
535071	EDA	recent advances and challenges in physical design automation	2013	-3.694620312975712	12.936920442064382	535098
535309	EDA	self-aligned double patterning friendly configuration for standard cell library considering placement	2013	-6.8489410476784025	11.641373544631472	535336
535361	EDA	gigahertz fpga by sige bicmos technology for low power, high speed computing with 3-d memory	2003	-6.902514210818883	13.771385498059194	535388
535391	EDA	variability and reliability analysis of cnfet technology: impact of manufacturing imperfections	2015	-5.747748633310808	13.327981006746668	535418
535423	EDA	register clustering methodology for low power clock tree synthesis	2015	-7.008499771435803	12.661046083642294	535450
535429	EDA	routing-efficient implementation of an internal-response-based bist architecture	2012	-5.638570549309528	11.798969065471985	535456
535445	EDA	high-speed stochastic circuits using synchronous analog pulses	2017	-5.411970499804771	12.371597438762533	535472
535533	EDA	materials challenges for iii-v/si co-integrated cmos	2015	-4.229261453790035	13.360706319288957	535560
535568	EDA	fpga hardware acceleration of monte carlo simulations for the ising model	2016	-6.4652781307266345	12.316629938221713	535595
535710	EDA	subframe multiplexing for fpga manufacturing test configuration	2004	-5.030486863155035	12.050581394385102	535737
535793	SE	changing test and data modeling requirements for screening latent defects as statistical outliers	2006	-5.014147279147823	11.434580127948587	535820
535878	Robotics	scalable defect tolerance beyond the sia roadmap	2004	-4.477968645469822	13.025737018593787	535905
536010	Arch	automated minimization of concurrent online checkers for network-on-chips	2015	-4.599691015644651	12.48059913633009	536037
536220	EDA	smi: slack measurement insertion for online timing monitoring in fpgas	2013	-4.8107718051547295	11.566608254363176	536247
536266	EDA	ic/fpga-package-pcb design collaboration	2006	-3.751754759863436	12.436063098948074	536293
536298	EDA	a compression-based morphable pcm architecture for improving resistance drift tolerance	2014	-4.909009186335715	13.994697051470993	536325
536615	EDA	critical-reliability path identification and delay analysis	2014	-5.9793544462203325	12.79240741532861	536642
536752	EDA	forward body biased adiabatic logic for peak and average power reduction in 22nm cmos	2014	-6.41216629252952	14.013773766452974	536779
536807	EDA	energy-reliability limits in nanoscale circuits	2016	-5.7351918297616615	13.36105828618186	536834
536808	EDA	low-leakage and process-variation-tolerant write-read disturb-free 9t sram cell using cmos and finfets	2016	-6.812834976358308	14.180271493365355	536835
536921	EDA	mapping transaction level faults to stuck-at faults in communication hardware	2011	-3.494360770399737	11.994817993762634	536948
537017	SE	towards an efficient seu effects emulation on sram-based fpgas	2016	-5.48399842927037	12.790470990058402	537044
537298	EDA	a multilevel hierarchical interconnection structure for fpga	2006	-7.1170862498672225	11.288117442566225	537325
537303	EDA	hierarchical tolerance analysis using statistical behavioral models	1996	-6.370937172438649	12.110428524908984	537330
537396	EDA	nemesis: a software approach for computing in presence of soft errors	2017	-3.7582880056100576	13.799300783039065	537423
537434	EDA	a sensitivity analysis of power signal methods for detecting hardware trojans under real process and environmental conditions	2010	-5.132011941798162	14.753154298927553	537461
537624	Embedded	growing interest of advanced commercial cmos technologies for space and medical applications. illustration with a new nano-power and radiation-hardened sram in 130nm cmos	2008	-4.864535660294386	12.69351140848065	537651
537743	EDA	atpg for transition faults of pipelined threshold logic circuits	2014	-5.881747283297267	11.956642177628193	537770
538228	SE	detection of dr violations in asic components using photon emission techniques	2012	-4.992736890231481	12.672976262567904	538255
538475	EDA	self-sleep buffer for distributed mtcmos design	2008	-6.523602666324616	13.784053773514517	538502
538576	Arch	varemu: an emulation testbed for variability-aware software	2013	-4.46232655371532	13.790558433884135	538603
538652	Visualization	minimum supply voltage and yield estimation for large srams under parametric variations	2011	-6.490364851154528	12.528103034193487	538679
538979	Robotics	the multipurpose bias device - part i: the commutator transistor	1957	-4.082325650335507	11.887310311720176	539006
538982	Crypto	the temperature side channel and heating fault attacks	2013	-5.514979511976504	14.914565589900105	539009
539000	EDA	an activity monitor for power/performance tuning of cmos digital circuits	2006	-5.527486086666612	13.195995673808136	539027
539015	EDA	a general framework for spatial correlation modeling in vlsi design	2007	-6.666631771486549	12.072943057598696	539042
539016	EDA	hybrid approximate multiplier architectures for improved power-accuracy trade-offs	2015	-5.738867577053387	12.768731067963973	539043
539095	EDA	modeling and analysis of domain wall dynamics for robust and low-power embedded memory	2014	-5.8111036663087	13.704999415851136	539122
539290	HCI	a simple yet efficient accuracy configurable adder design	2017	-5.4185165169569025	13.525987196490727	539317
539360	Robotics	vertical link on/off control methods for wireless 3-d nocs	2012	-4.1244401229491165	11.98882218327617	539387
539392	Security	security analysis of a full-body scanner	2014	-4.720705576651636	14.807965741779284	539419
539911	EDA	process requirements for continued scaling of cmos-the need and prospects for atomic-level manipulation	2002	-4.090096629477697	13.327309560588413	539938
540229	EDA	a fuzzy approach for variation aware buffer insertion and driver sizing	2008	-6.830099801395612	12.40617913241834	540256
540304	EDA	symbolic layout system: application results and functional improvements	1987	-4.835847129744453	12.207298455460256	540331
540319	EDA	size optimization technique for logic circuits that considers bti and process variations	2016	-5.9217522385670165	13.074560901909305	540346
540345	Arch	efficient use of unused spare columns to improve memory error correcting rate	2011	-5.065050521064432	13.086537969452527	540372
540387	EDA	analysis of sram hierarchical bitlines for optimal performance and variation tolerance	2011	-6.799620680953875	14.03904541983574	540414
540392	EDA	defect tolerance for molecular electronics-based nanofabrics using built-in self-test procedure	2005	-4.961581805508202	11.779886911357883	540419
540488	EDA	carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections	2007	-5.830392191199463	13.324318404000984	540515
540533	EDA	module diversification: fault tolerance and aging mitigation for runtime reconfigurable architectures	2013	-4.223041554992556	13.778337232495675	540560
540836	SE	improving quality: yield versus test coverage	1994	-4.077585061774658	12.272725813142095	540863
541459	EDA	design of arbiters and allocators based on multi-terminal bdds	2010	-3.699475349789027	11.763469987565678	541486
541644	EDA	highly configurable programmable built-in self test architecture for high-speed memories	2005	-3.647901046916741	12.255802355557703	541671
541676	EDA	ga-based assignment of supply and threshold voltages and interconnection simplification for low power vlsi design	2006	-6.993718490008275	12.417652394085431	541703
541782	EDA	test yield estimation for analog/rf circuits over multiple correlated measurements	2007	-6.357927857466584	12.031045816265895	541809
541837	Arch	consumer digitization: accelerating dsp applications, growing vlsi design challenges	2002	-3.6105963648006942	13.057204937852536	541864
541966	EDA	networks on chips: from research to products	2010	-3.697213079850266	13.6431198945306	541993
542061	EDA	high-quality pattern selection for screening small-delay defects considering process variations and crosstalk	2010	-5.575545416564019	11.893740097708182	542088
542117	EDA	analog and mixed-signal ip cores testing	2002	-5.3620278286234315	11.298468864677256	542144
542151	EDA	simple and low cost technique for stacking known good dies to create compact 3d stacked parallel optics assemblies	2014	-4.450326518427205	12.608337863598221	542178
542215	EDA	challenge of a multiple-valued technology in recent deep-submicron vlsi	2001	-7.185843256332798	12.945535365225766	542242
542219	EDA	testability features of the first-generation cell processor	2005	-3.412895360233078	12.107739250777724	542246
542239	EDA	non volatile memory for fpga booting in space	2013	-5.2200292350706246	14.37249144259205	542266
542286	Arch	64-bit hybrid dual-threshold voltage power-aware conditional carry adder design	2004	-6.898329384207204	13.816167638241994	542313
542340	EDA	resistive random access memory (reram) based on metal oxides	2010	-4.289618397158846	13.427900891127145	542367
542353	EDA	floorplan driven architecture and high-level synthesis algorithm for dynamic multiple supply voltages	2013	-4.515060935444637	11.372195563829445	542380
542488	EDA	performance-preserved analog routing methodology via wire load reduction	2018	-7.170152026510254	11.884125239638	542515
542558	SE	towards structural testing of superconductor electronics	2003	-4.376730799593642	12.361301717770948	542585
542673	EDA	hybrid subthreshold and nearthreshold design methodology for energy minimization	2011	-6.330148983980192	13.717902592910711	542700
542704	HPC	seu effect analysis in an open-source router via a distributed fault injection environment	2001	-3.9070333504829753	13.17717425585836	542731
542743	HCI	timing-error-detecting dual-edge-triggered flip-flop	2013	-5.528014666704371	12.433272551115131	542770
542748	EDA	stability optimization of embedded 8t srams using word-line voltage modulation	2011	-6.395271408243757	13.8857512701259	542775
542812	EDA	statistical analysis of process variations on the delay-based puf	2016	-5.563839703036318	14.86940126746948	542839
543205	EDA	ultra-fast and high-reliability sot-mram: from cache replacement to normally-off computing	2016	-5.294720449624987	14.024211339490126	543232
543370	OS	how early and with how little data? using genetic programming to evolve endurance classifiers for mlc nand flash memory	2013	-4.212136298448953	13.005048923710492	543397
543505	EDA	the positive effect on ic yield of embedded fault tolerance for seus	2003	-4.775548863361425	13.114460691580224	543532
543554	EDA	porting and scaling strategies for nanoscale cmos rhbd	2015	-5.0537360425158	13.116142095056714	543581
543590	Arch	design and implementation of a reversible central processing unit	2015	-7.143928271157732	13.013714082372287	543617
543626	EDA	a functional unit and register binding algorithm for interconnect reduction	2010	-6.8134001840677065	11.747394078593882	543653
543655	EDA	aeris: area/energy-efficient 1t2r reram based processing-in-memory neural network system-on-a-chip	2019	-6.375591713344906	14.101871321087716	543682
543702	EDA	power consumption estimations vs measurements for fpga-based security cores	2008	-4.880194399213312	13.95792705868624	543729
543853	HPC	drmp: mixed precision-aware dram for high performance approximate and precise computing	2017	-3.882726200547542	14.313874743690512	543880
544086	Arch	soft-errors phenomenon impacts on design for reliability technologies	2007	-4.1320230153684125	13.104761594596539	544113
544298	EDA	clock glitch generator on sakura-g for fault injection attack against a cryptographic circuit	2016	-5.405580070889348	15.022755384045013	544325
544319	EDA	polysynchronous stochastic circuits	2016	-6.896853360001228	12.169611740110009	544346
544572	EDA	a low-power asymmetric source driver level converter based current-mode signaling scheme for global interconnects	2006	-6.708816246500055	13.54943265693907	544599
544728	EDA	behavioral modeling for system design (panel)	1988	-3.551955062086338	12.20861130980676	544755
544743	EDA	wirelength reduction using 3-d physical design	2004	-6.221125858087849	12.590804716956908	544770
544876	EDA	memory-based embedded digital ate	2011	-5.689138289560119	11.634248714070196	544903
545118	EDA	dft architecture for a dynamic fault model of the embedded mask rom of soc	2005	-4.6856254081761275	11.672021094905	545145
545161	Security	robust counterfeit pcb detection exploiting intrinsic trace impedance variations	2015	-5.1930276949358944	14.881577452014831	545188
545187	EDA	design of low power high speed alu using feedback switch logic	2009	-6.917570020119679	13.684720082435538	545214
545333	EDA	a thermal aware floorplanning algorithm supporting voltage islands for low power soc design	2005	-6.588460474261827	12.908574715054824	545360
545416	EDA	design for two-pattern testability of controller-data path circuits	2002	-5.489127184328883	11.377688067638555	545443
545449	Embedded	a multi-faceted approach to fpga-based trojan circuit detection	2013	-4.918122418884597	14.853193058135489	545476
545478	EDA	berger code-based concurrent error detection in asynchronous burst-mode machines	2006	-5.525732378107125	13.656828917045654	545505
545640	Arch	implementing low-cost fault tolerance via hybrid synchronous/asynchronous checks	2013	-3.649670865646693	14.095351051145682	545667
545808	EDA	timing constraints for domino logic gates with timing-dependent keepers	2003	-6.688526046922259	13.747497344564149	545835
546120	SE	adaptive multi-site testing for analog/mixed-signal circuits incorporating neighborhood information	2012	-4.6024496425000425	12.125646116766445	546147
546121	EDA	towards the hierarchical design of multilayer qca logic circuit	2015	-6.479047795744697	12.760862863669505	546148
546124	EDA	minflotransit: min-cost flow based transistor sizing tool	2000	-7.058594857655834	11.655340050004904	546151
546178	Arch	comparative study on leakage current of power-gated srams for 65-nm, 45-nm, 32-nm technology nodes	2008	-6.787696942140702	14.072588406993788	546205
546181	EDA	thwarting scan-based attacks on secure-ics with on-chip comparison	2014	-5.046640405407876	14.945207397004545	546208
546375	EDA	reliable on-chip systems in the nano-era: lessons learnt and future trends	2013	-3.740099226790532	13.06756448886328	546402
546435	EDA	swittest: automatic switch-level fault simulation and test evaluation of switched-capacitor systems	1997	-5.478306122779805	11.488005569826315	546462
546476	EDA	lcti–ss: low-clock-tree-impact scan segmentation for avoiding shift timing failures in scan testing	2013	-5.855561937239448	11.498460055112565	546503
546494	Graphics	current ratios: a self-scaling technique for production iddq testing	2000	-5.423655225595714	12.007572293809481	546521
546538	EDA	eco-system: embracing the change in placement	2007	-7.141998955274991	11.353037499659115	546565
546575	EDA	performance optimization of single-phase level-sensitive circuits using time borrowing and non-zero clock skew	2002	-7.077478491133008	11.813866003664614	546602
546590	EDA	how to get real mad	2008	-5.713846494533224	13.13378772746033	546617
546630	EDA	automatic delay correction method for ip block-based design of vlsi dedicated digital signal processing systems: theoretical foundations and implementation	2006	-3.9089387921213885	11.833320457969439	546657
546646	EDA	gate-level synthesis for low-power using new transformations	1996	-6.2731542860283875	11.88839637080932	546673
546761	EDA	profiling fpga floor-planning effects on timing closure	2012	-6.062410342490829	11.39908403367522	546788
546944	EDA	high-bandwidth memory (hbm) test challenges and solutions	2017	-3.8113793485665695	13.709738301486842	546971
547011	EDA	design of reconfigurable access wrappers for embedded core based soc test	2003	-5.8685841534081735	11.82779301217886	547038
547044	EDA	lower bound estimation for low power high-level synthesis	2000	-6.910161437404095	11.616758680774293	547071
547207	Arch	temperature compensation of floating-gate transistors in field-programmable analog arrays	2017	-6.150150235836265	13.848667993128705	547234
547355	EDA	fault diagnosis technology based on transistor behavior analysis for physical analysis	2006	-5.556640282457856	12.000146448540375	547382
547416	Arch	a 5.5ghz 0.84tops/mm2 neural network engine with stream architecture and resonant clock mesh	2016	-6.603617774593762	14.116461171129513	547443
547567	EDA	improved multiple faults-aware placement strategy: reducing the overheads and error rates in digital circuits	2017	-6.0723736137782085	12.572504785411295	547594
547973	Arch	transistor reliability variation correlation to threshold voltage	2015	-6.303896625849255	13.076990741221545	548000
548011	EDA	constructing effective uvm testbench for dram memory controllers	2018	-3.4087728725844197	12.113031940296993	548038
548437	Theory	configuring arithmetic pattern generators and response compactors from the rt-modules of a circuit	1998	-3.9819104298454016	11.854445143714454	548464
548559	Security	execution of provably secure assays on meda biochips to thwart attacks	2019	-4.8321887384293465	14.874895220554464	548586
549057	Arch	litho-aware and low power design of a secure current-based physically unclonable function	2013	-5.753978686131455	14.897492999183294	549084
549072	EDA	a low power 720p motion estimation processor with 3d stacked memory	2014	-4.880529555195851	14.061954002954959	549099
549117	EDA	strategy for sar adc with 87.5% area saving and 99.4% switching energy reduction over conventional approach	2015	-4.914409181829252	11.889118185207453	549144
549148	EDA	defect tolerance of qca tiles	2006	-5.315814074869075	12.95585718962115	549175
549369	EDA	reliability-aware instruction set customization for asips with hardened logic	2012	-3.9944034065665495	13.701704049322865	549396
549526	Arch	adaptive power gating for function units in a microprocessor	2010	-6.4252405190965	13.89088612061518	549553
549557	EDA	correctness and security at odds: post-silicon validation of modern soc designs	2015	-4.259977262338168	14.365033842020061	549584
549662	EDA	statistical outlier screening as a test solution health monitor	2016	-5.079668335601592	11.4799768564963	549689
550089	EDA	a new clock mesh buffer sizing methodology for skew and power reduction	2008	-7.1586764832445455	12.16957728979149	550116
550199	Arch	sram methodology for yield and power efficiency: per-element selectable supplies and memory reconfiguration schemes	2008	-6.852386526791179	12.912311082580773	550226
550213	Arch	design of a qca memory with parallel read/serial write	2005	-4.1270995392517005	13.058387245241564	550240
550233	EDA	sizing and placement of charge recycling transistors in mtcmos circuits	2007	-6.967292602536653	12.594767259292764	550260
550254	EDA	pre-layout estimation of interconnect lengths for digital integrated circuits	2006	-6.366618583802336	11.948783621402919	550281
550430	EDA	memristor models and circuits for controlling process-vdd-temperature variations	2011	-6.38971407859562	13.620389986219676	550457
550431	EDA	concurrent optimization of technology and design for nano cmos	2007	-4.82471767474521	13.343163850152312	550458
551032	EDA	eeprom diagnosis based on threshold voltage embedded measurement	2005	-5.223041245274367	12.151142116674366	551059
551055	EDA	defect tolerance based on coding and series replication in transistor-logic demultiplexer circuits	2007	-5.0904989858708465	12.972110249307613	551082
551108	EDA	a 0.35um cmos 1,632-gate-count zero-overhead dynamic optically reconfigurable gate array vlsi	2007	-5.961425087614466	13.827628534304544	551135
551255	EDA	a general scheme for noise-tolerant logic design based on probabilistic and dcvs approaches	2015	-6.902314376936438	13.524861278907462	551282
551296	Arch	impact of process parameter and supply voltage fluctuations on multi-threshold-voltage seven-transistor static memory cells	2013	-6.409002695048311	14.11011054035834	551323
551600	EDA	architecture for testing multi-voltage domain soc	2008	-4.4548074498117	13.20021948174452	551627
551665	OS	a study of program locality and lifetime functions	1975	-4.782212228477211	11.381314641966462	551692
551910	EDA	low-power and high-performance 1-bit cmos full-adder cell	2008	-7.200856363506727	13.589333107892482	551937
552231	EDA	finite state machine decomposition for low power	1998	-6.010597124055411	11.560813618053665	552258
552588	EDA	a 0.5v 100mhz pd-soi sram with enhanced read stability and write margin by asymmetric mosfet and forward body bias	2010	-6.453674723436889	14.03321496290077	552615
552718	EDA	discrete-event system-on-a-chip with universal event tracer and floating-point synchronizer for interoperation of a devs simulator and an on-chip debugger	2012	-3.549177670676823	13.081858228362277	552745
553009	HCI	a yield study of vlsi adders	1994	-6.975365666876793	12.400671281255761	553036
553323	Logic	built - in concurrent testing for semiconductor random access memories by concurrently testing cells on a word-line	1988	-5.428667818891911	11.856040256400838	553350
553447	EDA	dynamic nbti management using a 45 nm multi-degradation sensor	2011	-6.01425427113081	13.751601257069346	553474
553470	Embedded	access time analysis for ieee p1687	2012	-4.3000414744124384	11.999509884356966	553497
553507	HCI	evaluation of the learning classifier system xcs for soc run-time control	2008	-4.553216175400711	12.06255311281822	553534
553513	EDA	the impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits	1996	-6.555000645342928	13.281411435258244	553540
553559	HCI	circuitsense: automatic sensing of physical circuits and generation of virtual circuits to support software tools	2017	-3.4808102431123538	11.441373961373575	553586
553597	EDA	simulation-based atpg for low power testing of crosstalk delay faults in asynchronous circuits	2013	-6.1352572446872475	11.320906021209845	553624
553598	EDA	ispd 2010 high performance clock network synthesis contest: benchmark suite and results	2010	-6.809264747514534	11.91671843261724	553625
553691	EDA	using scan technology for debug and diagnostics in a workstation environment	1988	-4.011032722038029	11.551345422588874	553718
553729	EDA	low power synthesis and validation of an embedded multiplier for fpga based wireless communication systems	2017	-4.277579893171942	13.094741167738835	553756
553783	EDA	a thermal aware 3d ic partitioning technique	2014	-6.31542615230353	13.102865532628725	553810
553833	EDA	on the use of embedded debug features for permanent and transient fault resilience in microprocessors	2012	-3.947962281344195	13.350654319624837	553860
554125	EDA	a hierarchical decomposition methodology for multistage clock circuits	1997	-6.923405852853724	12.317649498359485	554152
554405	EDA	layout-based soft error rate estimation framework considering multiple transient faults—from device to circuit level	2016	-6.016339779350044	13.029168585006197	554432
554479	EDA	built-in-chip testing of voltage overshoots in high-speed socs	2001	-5.216112378166611	12.525547254835708	554506
554924	EDA	switch cell optimization of power-gated modern system-on-chips	2017	-7.048435617523182	12.378823208760886	554951
555063	EDA	bastion: board and soc test instrumentation for ageing and no failure found	2017	-3.833591042432513	12.49542127496271	555090
555098	SE	learning from production test data: correlation exploration and feature engineering	2014	-4.698189899663917	11.523611541098845	555125
555233	EDA	automatic test timing assignment for ramsusing linear programming	1999	-4.6406161374496255	11.685672859961286	555260
555241	EDA	magnetic film scratch-pad memories	1966	-5.628368666429165	13.475511615259302	555268
555273	EDA	ipf: in-place x-filling to mitigate soft errors in sram-based fpgas	2011	-5.031312669197964	13.27377958472038	555300
555406	EDA	hierarchical performance optimization for synthesis of linear analog systems	2001	-6.270728987579672	13.042481649977805	555433
555441	EDA	monitor strategies for variability reduction considering correlation between power and timing variability	2011	-6.032651159810127	13.176597888674678	555468
555528	EDA	dpa insensitive voltage regulator for contact smart cards	2012	-5.899223635453245	15.004936121335618	555555
555762	EDA	design and analysis of a novel 8t sram cell for adiabatic and non-adiabatic operations	2010	-6.535649280620599	13.952876309599596	555789
555847	Embedded	rvc-based time-predictable faulty caches for safety-critical systems	2011	-4.517842352716952	13.834392952002382	555874
556128	EDA	combining image processing and laser fault injections for characterizing a hardware aes	2015	-5.141197300534038	14.990143754816765	556155
556157	EDA	statistical fault injection: quantified error and confidence	2009	-4.662750408568456	11.41221409440467	556184
556231	Arch	topological analysis for leakage prediction of digital circuits	2002	-5.916758152669848	12.98162347409118	556258
556287	EDA	evaluating physically unclonable functions on a large set of fpgas	2016	-5.7301958985219965	14.969523618748585	556314
556322	EDA	improved selay prediction for on-chip buses	1999	-6.589075884313941	11.877820105110773	556349
556659	Arch	5t sram with asymmetric sizing for improved read stability	2011	-6.201434406665492	13.818590422801227	556686
556681	EDA	efficient nanoscale vlsi standard cell library characterization using a novel delay model	2011	-6.602665812588923	12.35466208089883	556708
556759	EDA	worst-case delay estimation of transistor groups	1989	-6.370912475243669	11.317077959859125	556786
556776	EDA	dft for the reuse of networks-on-chip as test access mechanism	2007	-4.642758186311792	12.076428457265834	556803
556828	EDA	congestion-aware logic synthesis	2002	-5.873959271599133	13.054521658548927	556855
556858	EDA	design challenges for prototypical and emerging memory concepts relying on resistance switching	2011	-5.053055368751716	13.420307083643186	556885
556873	EDA	new low-voltage small-area mixed-voltage i/o buffer	2009	-6.852391053630723	13.930957960767817	556900
556910	EDA	design and evaluation of confidence-driven error-resilient systems	2014	-5.290641643611082	13.607368691159685	556937
556939	HCI	optimization methods for post-bond testing of 3d stacked ics	2012	-5.99068714056008	12.038524639109953	556966
557207	EDA	is high-level synthesis marketable? (panel)	1994	-3.4644626226033277	12.647629241817267	557234
557287	EDA	leakage current reduction in vlsi systems	2002	-6.1148440258805525	13.961565078586235	557314
557313	EDA	a dfm methodology to evaluate the impact of lithography conditions on the speed of critical paths in a vlsi circuit	2006	-5.871085229391848	12.419319937497953	557340
557384	EDA	a novel circuit to optimize access time and decoding schemes in memories	2010	-6.645555259187807	13.874382256405625	557411
557532	EDA	novel concept for reducing the power consumption of look ahead carry adder circuit by using stackiabatic technique	2017	-7.202304519337059	13.579209060125878	557559
557642	Arch	energy/reliability trade-offs in low-voltage reram-based non-volatile flip-flop design	2014	-6.696150531939282	14.182113732896758	557669
557690	EDA	leakage minimization of sram cells in a dual-vt and dual-tox technology	2008	-6.4850108008998175	13.588234020228628	557717
558038	Arch	on hard adders and carry chains in fpgas	2014	-5.226266336420131	12.06029185630719	558065
558115	Arch	methodologies to exploit atpg tools for de-camouflaging	2017	-5.033312859249516	14.821401266358182	558142
558131	EDA	power-supply noise in socs: atpg, estimation and control	2005	-6.167201136657442	12.470777038010256	558158
558216	EDA	high-speed dynamic programmable logic array chip	1975	-6.738432599254503	13.402725390088925	558243
558405	Arch	evaluating clb designs under multiple sets in sram-based fpgas	2013	-4.8093167934166505	13.490410443006432	558432
558423	EDA	optimality of a feedthrough assignment algorithm in a cmos logic cell layout	1991	-7.127160176997893	11.545010516200366	558450
558510	EDA	statistical simulations on perceptron-based adders	2009	-6.372560677087599	13.473513991519043	558537
558793	EDA	accurate and simplified prediction of avf for delay and energy efficient cache design	2011	-4.396861792369723	13.958947222034785	558820
558997	EDA	analysis and design guidelines for customized logic families in cmos	2015	-6.9492400257960245	13.839193388341876	559024
558998	EDA	temperature and voltage aware timing analysis: application to voltage drops	2007	-6.060344051808273	12.79505893163128	559025
559181	EDA	on-line detection of logic errors due to crosstalk, delay, and transient faults	1998	-5.254875534283948	11.534031047200855	559208
559340	EDA	synthesis and optimization of combinational interface circuits	2002	-5.146820392575405	11.662289762856224	559367
559490	Arch	successful implementation of spc in semiconductor final test	1992	-4.025181999204841	12.061757634189492	559517
559557	EDA	designing efficient combinational compression architecture for testing industrial circuits	2015	-4.905393134610013	11.848093989634366	559584
559652	EDA	a practical metric for soft error vulnerability analysis of combinational circuits	2015	-6.140344348591856	11.932487337778127	559679
559734	EDA	an efficient mechanism to provide full visibility for hardware debugging	2006	-4.250240591730481	11.49435178178197	559761
559913	Mobile	rapid uhf rfid silicon debug and production testing	2007	-4.2039698903400335	12.562659246174213	559940
560010	Arch	characterization of a low leakage current and high-speed 7t sram circuit with wide voltage margins	2013	-6.884379687921519	14.208575798374753	560037
560051	EDA	a novel leakage power reduction technique for nano-scaled cmos digital integrated circuits	2016	-6.558258264041874	13.168878358208866	560078
560053	EDA	on gpu bus power reduction with 3d ic technologies	2014	-5.63995922943809	13.84141811688472	560080
560142	EDA	ultra-low power crypto-engine based on simon 32/64 for energy- and area-constrained integrated systems.	2018	-6.9581447719841965	14.417471698829074	560169
560301	Arch	adaptive power control technique on power-gated circuitries	2011	-6.913151109524347	14.011244177882636	560328
560308	EDA	defect-oriented cell-internal testing	2010	-4.45265809887832	12.26719001759601	560335
560473	Arch	memestar: a simulation framework for reliability evaluation over multiple environments	2007	-4.240328211603222	13.080863087525461	560500
560580	EDA	case study: a tool centric approach for fault avoidance in microchip designs	2007	-4.507921625450837	11.933529529605925	560607
560773	EDA	a game theoretic approach for power optimization during behavioral synthesis	2003	-6.957742779646149	12.41441383306128	560800
561103	Arch	improving the performance of gals-based nocs in the presence of process variation	2010	-4.840681542581119	13.375309321009256	561130
561240	EDA	probabilistic dual-vth leakage optimization under variability	2005	-6.905383516930617	12.270119243620606	561267
561256	EDA	influence of bit-line coupling and twisting on the faulty behavior of drams	2006	-5.610736623668583	12.681833284304016	561283
561502	EDA	high level modifications of vhdl descriptions for on-line test or fault tolerance	2001	-3.898008152536808	12.041015038754967	561529
561563	Arch	deuce: write-efficient encryption for non-volatile memories	2015	-4.301449221393407	14.610331893354815	561590
561687	EDA	minimizing stand-by leakage power in static cmos circuits	2001	-6.694069208890064	12.756157950771478	561714
561697	EDA	first test results of system level fault tolerant design validation through laser fault injection	1997	-3.620535239227792	11.692412639873467	561724
561821	EDA	regular datapaths on field programmable gate arrays	1997	-3.446248452588326	12.48103441833646	561848
561859	EDA	finfet-based low-swing clocking	2015	-6.70504873351624	13.921797570398848	561886
562004	Arch	a formulation of fast carry chains suitable for efficient implementation with majority elements	2016	-4.570793488550543	13.439852261063631	562031
562015	EDA	crosstalk-induced delay, noise, and interconnect planarization implications of fill metal in nanoscale process technology	2010	-6.769388966665598	12.603932523344099	562042
562123	EDA	voltage-drop-constrained optimization of power distribution network based on reliable maximum current estimates	2004	-6.915333653809061	12.216564016757983	562150
562359	EDA	test power analysis at register transfer level	2008	-3.9608949237556983	11.597587157517411	562386
562599	Robotics	worst case error rate predictions and mitigation schemes for virtex-4 fpgas on solar orbiter	2013	-4.065670312496745	13.402153566883946	562626
562607	EDA	svfd: a versatile online fault detection scheme via checking of stability violation	2011	-4.826100128593781	13.578709989426816	562634
562620	EDA	a general reconfiguration technique for fault tolerant processor architectures	1997	-4.702074334150359	12.80924962835779	562647
562626	EDA	recent research and emerging challenges in physical design for manufacturability/reliability	2007	-4.250857923217033	12.977252379146519	562653
563286	EDA	data driven power optimization of sequential circuits	1998	-5.9569715647573975	11.537650151274116	563313
563332	Arch	jenga: efficient fault tolerance for stacked dram	2017	-4.00438394416247	14.120149630766226	563359
563568	EDA	delay fault coverage enhancement by partial clocking for low-power designs with heavily gated clocks	2007	-5.666791035463771	11.438557425960331	563595
563584	Arch	bit string analysis of physical unclonable functions based on resistance variations in metals and transistors	2012	-5.495683405180202	14.98799529873135	563611
563653	EDA	variability analysis of sense amplifier for finfet subthreshold sram applications	2012	-6.3339573852834725	13.490362842753232	563680
563663	EDA	the alphaserver 4100 low-cost clock distribution system	1996	-3.4633437406182512	12.328809864177039	563690
563689	Security	physical inspection & attacks: new frontier in hardware security	2018	-4.895366447642957	14.908382262800467	563716
564035	EDA	negative bias temperature instability: estimation and design for improved reliability of nanoscale circuits	2007	-5.734991368536918	13.16620474106518	564062
564088	EDA	a 512kb 8t sram macro operating down to 0.57 v with an ac-coupled sense amplifier and embedded data-retention-voltage sensor in 45 nm soi cmos	2010	-6.830837281263286	14.070462107047756	564115
564130	EDA	high-density and high-reliability nonvolatile field-programmable gate array with stacked 1d2r rram array	2016	-6.558663172892334	14.182339433837488	564157
564404	EDA	power-efficient asynchronous design	2007	-4.193464677275334	11.71281876528006	564431
564428	EDA	conan - a design exploration framework for reliable nano-electronics architectures	2005	-3.7106876253322767	13.461969626717188	564455
564567	EDA	simultaneous peak temperature and average power minimization during behavioral synthesis	2009	-5.585208730955147	13.588982079855954	564594
564609	Embedded	on the application of formal fault localization to automated rtl-to-tlm fault correspondence analysis for fast and accurate vp-based error effect simulation - a case study	2016	-4.233904463964894	12.119813946053126	564636
564683	EDA	guest editors' introduction: ir drop in very deep-submicron designs	2007	-4.192512111799397	12.906541987620598	564710
564692	EDA	characterization of matching variability and low-frequency noise for mixed-signal technologies	2013	-5.149250662544318	12.981156480110492	564719
564837	Arch	privacy leakages in approximate adders	2017	-5.422847935381348	15.080065282795772	564864
565036	Security	reconciling the ic test and security dichotomy	2013	-4.898994005713371	14.871274793703293	565063
565155	EDA	an efficient model for soft error vulnerability of dynamic circuits	2017	-5.8668464305337045	12.020155711093885	565182
565220	HCI	evaluation of physical unclonable functions for 28-nm process field-programmable gate arrays	2014	-5.521418221887481	14.739423184901385	565247
565236	HCI	alternative interface methods for testing high speed bidirectional signals	1998	-4.37245423652617	12.448224613999233	565263
565421	HCI	a multilevel dram with hierarchical bitlines and serial sensing	2003	-6.595992233224517	13.968511634981954	565448
565451	Arch	concurrent error detection in alu's by recomputing with shifted operands	1982	-5.330081212142937	11.699042162064982	565478
565492	EDA	instruction-level test methodology for cpu core self-testing	2005	-3.5457148755410546	12.834920529291074	565519
565634	EDA	exploiting short channel effects and multi-vt technology for increased robustness and reduced energy consumption, with application to a 16-bit subthreshold adder implemented in 65 nm cmos	2015	-6.983364677872032	13.796323642662356	565661
565661	EDA	hype: hybrid power estimation for ip-based programmable systems	2003	-6.2237068023580555	14.814456245950925	565688
565801	EDA	interactive compaction router for vlsi layout	1984	-6.717677874180469	11.384585651371241	565828
565822	Arch	hardware-based anti-counterfeiting techniques for safeguarding supply chain integrity	2017	-4.767799239151021	14.838334042673829	565849
565876	EDA	a new reliability evaluation methodology and its application to network-on-chip routers	2012	-5.543922075938015	12.893244074476366	565903
566195	EDA	compact atpg for concurrent soc testing	2004	-5.2487894451491375	11.686704785679133	566222
566478	EDA	practices in mixed-signal and rf ic testing	2007	-4.127321018397532	12.304467036294346	566505
566661	EDA	an efficient static algorithm for computing the soft error rates of combinational circuits	2006	-6.171245605920662	12.045754149168793	566688
566778	EDA	finfet logic circuit optimization with different finfet styles: lower power possible at higher supply voltage	2014	-6.519663746357927	13.825600247174014	566805
566791	Mobile	sensible: a highly scalable sensor design for path-based age monitoring in fpgas	2017	-5.453410077465218	13.243309641103904	566818
566862	EDA	system-on-a-chip test-data compression and decompressionarchitectures based on golomb codes	2001	-5.297314083993812	11.57279467486131	566889
567011	Embedded	measuring metastability using a time-to-digital converter	2017	-5.914225529080137	12.29673108193682	567038
567101	Arch	fault-tolerant routing methodology for networks-on-chip	2017	-4.038988146647016	13.610224181128089	567128
567118	EDA	improved sensitivity for parallel test of substrate interconnections	1998	-5.643092659383982	12.313918517808483	567145
567208	Embedded	a novel ternary-to-binary converter in quantum-dot cellular automata	2012	-6.402473572309249	12.408250110370592	567235
567282	Arch	roadmapping power	2011	-3.600382226433213	13.41488574580393	567309
567548	EDA	a generic standard cell design methodology for differential circuit styles	2008	-4.882555055524297	11.961894110807204	567575
567646	EDA	function call optimization for efficient behavioral synthesis	2007	-3.5810909903091948	11.826034690440528	567673
567822	EDA	using traffic monitoring to tolerate multiple faults in 3d nocs	2016	-3.6447861549261336	14.392801006430936	567849
567857	Robotics	preface - special issue: gaze control for work and play	2009	-6.932931916782461	13.357950304764547	567884
568131	HPC	a high performance seu tolerant latch	2015	-6.069181005819356	13.66503132783683	568158
568244	EDA	power supply noise reduction in broadcast-based compression environment for at-speed scan testing	2010	-5.550016676220342	12.043866424580346	568271
568311	EDA	parallel nonvolatile programming of power-up states of sram cells	2017	-6.593681250078545	14.065230104675285	568338
568323	EDA	fabrication and assembly of cu-rdl-based 2.5-d low-cost through silicon interposer (lc–tsi)	2015	-4.644255571063048	12.81408068564137	568350
568406	EDA	field profiling & monitoring of payload transistors in fpgas	2017	-5.669887536368861	13.942041553305854	568433
568413	EDA	on timing yield improvement for fpga designs using architectural symmetry	2011	-5.7472840544973085	12.660032531869357	568440
568434	EDA	design and evaluation of a carbon nanotube-based programmable architecture	2009	-6.034419200945674	13.032811540089446	568461
568574	EDA	on determination of instantaneous peak and cycle peak switching using ilp	2016	-6.582193706013277	12.922307482905442	568601
568800	Arch	a 222mw h.264 full-hd decoding application processor with x512b stacked dram in 40nm	2010	-3.4377243723073323	14.023142714725726	568827
568810	EDA	infrastructure for successful beol yield ramp, transfer to manufacturing, and dfm characterization at 65 nm and below	2005	-4.5805992407418445	12.846667836577414	568837
568872	DB	3-dimensional terraced nand (3d tnand) flash memory-stacked version of folded nand array	2009	-6.1418716483019375	13.877983009194116	568899
568937	EDA	performance exploration of partially connected 3d nocs under manufacturing variability	2014	-3.5600774219907008	14.423482788458625	568964
569168	HPC	k-dependency vectors: a scalable causality-tracking protocol	2003	-4.728571982049672	11.740413831954012	569195
569240	Arch	parametric counterfeit ic detection via support vector machines	2012	-5.557082351737992	12.090095156854249	569267
569243	EDA	power signature watermarking of ip cores for fpgas	2008	-5.351272904445203	14.754184795294574	569270
569345	EDA	mems interleaving read operation of a holographic memory for optically reconfigurable gate arrays	2011	-5.119693690044309	13.745527775630936	569372
569406	Embedded	evaluation of single event upset mitigation schemes for sram based fpgas using the flipper fault injection platform	2007	-4.314861626546842	13.000092738308332	569433
569429	Arch	evaluating voltage islands in cmps under process variations	2007	-5.701469883092557	14.057287761741655	569456
569605	EDA	statistical estimation of sequential circuit activity	1995	-6.2093521299404495	11.447263780418933	569632
569753	Graphics	virtual scan chains: a means for reducing scan length in cores	2000	-5.389817532450133	11.290976508107724	569780
569779	EDA	a clock-gating based capture power droop reduction methodology for at-speed scan testing	2011	-5.635191196164175	12.181843709433956	569806
569800	EDA	a fast symbolic computation approach to statistical analysis of mesh networks with multiple sources	2010	-5.121630336485837	12.210264460074745	569827
569807	EDA	low delay-variation sub-/near-threshold asynchronous-to-synchronous interface controller for gals network-on-chips	2014	-7.006524853868522	13.760377084575195	569834
569987	HCI	combining scan test and built-in self test	2006	-4.840588335343623	11.574892008646007	570014
570355	EDA	method to analyze the susceptibility of hls designs in sram-based fpgas under soft errors	2016	-4.262302286587472	13.459578985121732	570382
570559	EDA	techniques for early package closure in system-in-packages	2008	-4.000675138732819	13.101839156946427	570586
570642	Embedded	yield improvement, fault-tolerance to the rescue?	2008	-4.409369970639308	13.001551884229018	570669
570644	EDA	high bandwidth memory(hbm) with tsv technique	2016	-5.2793828089320485	12.743437590520955	570671
570657	EDA	fault modeling and defect level projections in digital ics	1994	-5.6445849489076965	11.371736785078035	570684
570699	EDA	wb-trees: a meshed tree representation for finfet analog layout designs	2018	-7.070460180990637	11.625568282076545	570726
570729	EDA	active mode leakage reduction using fine-grained forward body biasing strategy	2004	-6.791739118226237	13.490687438611731	570756
570798	EDA	physics matters: statistical aging prediction under trapping/detrapping	2012	-5.902616963742513	12.999474848985331	570825
570841	Arch	validation and optimization of tmr protections for circuits in radiation environments	2011	-4.320342249894944	12.619303196244395	570868
570896	EDA	low-power adder design techniques for noise-tolerant applications	2011	-6.61114864128691	13.84752870775116	570923
570920	EDA	on the skew-bounded minimum-buffer routing tree problem	2003	-7.217424154472347	12.078922623955084	570947
571097	EDA	dcpuf: placement and routing constraint based dynamically configured physical unclonable function on fpga (abstact only)	2016	-5.484337406597469	15.007181418359473	571124
571143	EDA	parameterized timing analysis with general delay models and arbitrary variation sources	2008	-6.566070832886387	11.726605647969935	571170
571204	EDA	a programmable bist with macro and micro codes for embedded srams	2011	-4.915060716334767	11.751737239750836	571231
571272	EDA	the architecture and placement algorithm for a uni-directional routing based 3d fpga	2013	-6.785336349668517	13.019911190305555	571299
571307	EDA	post-silicon validation: automatic characterization of rf device nonidealities via iterative learning experiments on hardware	2017	-4.88692789291659	11.376114701881328	571334
571485	EDA	energy-minimization model for fill synthesis	2007	-5.9075107857472	12.374565947759994	571512
571504	EDA	defect-tolerant logic with nanoscale crossbar circuits	2007	-5.391375858792959	12.512263841580243	571531
571693	EDA	vulnerability-based interleaving for multi-bit upset (mbu) protection in modern microprocessors	2012	-4.347800123895434	13.867383414726785	571720
571748	EDA	a 290mv ultra-low voltage one-port sram compiler design using a 12t write contention and read upset free bit-cell in 7nm finfet technology	2018	-6.437657396220421	14.119965479499696	571775
571831	EDA	contango: integrated optimization of soc clock networks	2010	-5.642842551430062	13.20354293174542	571858
571987	EDA	a new approach for gate-level delay-insensitive asynchronous logic	2015	-6.535677867775528	13.16918442601551	572014
572004	EDA	tolerating multiple faults with proximate manifestations in fpga-based critical designs for harsh environments	2012	-4.4030085363791285	13.402443745882211	572031
572078	EDA	graal: a tool for highly dependable srams generation	2001	-4.156209546065973	12.41893753267091	572105
572221	EDA	design dependent sram puf robustness analysis	2015	-5.718398555178204	12.612284666455517	572248
572513	EDA	fault and test-process modelling for integrated circuits	1997	-5.232410007819674	11.395940442358413	572540
572564	EDA	a static noise impact analysis methodology for evaluating transient error effects in digital vlsi circuits	2005	-5.627431919944595	12.543972334263378	572591
572598	Arch	tl7700 voltage supervisor	1987	-3.933569321023199	12.254324801260795	572625
572685	EDA	a fast hierarchical quadratic placement algorithm	2006	-7.18719383641646	11.340771198461036	572712
572707	EDA	validation of the proposed fault injection, test and hardness analysis for combinational data-flow verilog hdl designs under the rasp-fit tool	2018	-3.8125160005802345	11.511847116601755	572734
572803	EDA	gambit: a tool for the simultaneous placement and detailed routing of gate-arrays	2001	-6.9699544829392455	11.465015621159676	572830
572861	EDA	a 500-mhz low-power five-port cmos register file	2003	-6.917149945937346	14.015599765631135	572888
572901	Mobile	puf as a sensor	2015	-5.284745279917006	15.02539211158717	572928
572904	Theory	exploration of 2d cellular automata as binary sequence generators	2010	-6.240701686525915	11.364420089207814	572931
572926	EDA	challenges in large fpga-based logic emulation systems	2018	-3.4118603161309413	11.545835364279304	572953
572950	EDA	a new methodology of integrating high level synthesis and floorplan for soc design	2005	-6.081794361712909	11.85785924272979	572977
572951	EDA	efficient monte carlo based incremental statistical timing analysis	2008	-6.474519876993588	12.08326445617368	572978
573290	EDA	an fpga-based transient error simulator for resilient circuit and system design and evaluation	2015	-4.270215937746207	12.9533959163168	573317
573744	EDA	low-sensitivity to process variations aging sensor for automotive safety-critical applications	2010	-5.2991423470883845	13.075174698695808	573771
573776	EDA	exploiting reconfigurability for effective detection of delay faults in lut-based fpfas	2000	-4.733323394824964	11.749060897070956	573803
573815	EDA	a 280-kbytes twin-bit-cell embedded nor flash memory with a novel sensing current protection enhanced technique and high-voltage generating systems	2018	-6.817044692683277	14.28044551177516	573842
573873	EDA	end-to-end testability analysis and dft insertion for mixed-signal paths	2004	-5.527080166398061	11.372239341016872	573900
574282	Arch	employing transistor reliability testing as an fa tool for understanding htol product bist failures	2015	-5.882950034814232	13.092630954862257	574309
574357	EDA	nanocomputing block based multi-context fpga	2009	-5.689104997084162	13.829649991801086	574384
574795	EDA	an accurate energy and thermal model for global signal buses	2005	-6.340470693729941	13.145052132931463	574822
575053	EDA	net weighing based timing driven standard cell placer	2015	-7.0433503669793245	11.505336526299324	575080
575093	HCI	comparative analysis of effectiveness of two timing-driven design approaches	2010	-6.755169976253563	11.333048646287624	575120
575105	EDA	high quality tpg for delay faults in look-up tables of fpgas	2004	-5.382583461539034	11.46095363218354	575132
575354	EDA	variability-aware design of subthreshold devices	2008	-6.352522524298808	13.366357388480495	575381
575369	EDA	modeling and mitigating transient errors in logic circuits	2011	-5.6799209579327945	12.209978121633075	575396
575464	Robotics	the cibola flight experiment	2015	-4.008001595361424	13.349392800881242	575491
575568	EDA	fpga implementation technique for power consumption aware tamper resistance accelerator of lightweight puf	2017	-5.323755754001646	15.109085121197715	575595
575592	Arch	accurate model for application failure due to transient faults in caches	2016	-4.054549562535326	13.789107412083574	575619
575609	Arch	defect detection rate through iddq for production testing	2008	-5.49685157891509	12.587222430551616	575636
575692	Arch	bitline precharging and preamplifying switching pmos for high-speed low-power sram	2016	-6.774323433146139	14.087354923840005	575719
575745	EDA	improved state integrity of flip-flops for voltage scaled retention under pvt variation	2013	-6.359855177375492	13.993710240193698	575772
575872	EDA	impact of memory cell array bridges on the faulty behavior in embedded drams	2000	-4.976834514794351	12.297980779092136	575899
575953	EDA	analysis of power consumption and transition fault coverage for los and loc testing schemes	2010	-5.407878558712222	12.387572915594154	575980
576024	EDA	a low-power content-addressable memory based on clustered-sparse networks	2013	-6.971998855755709	14.02302222819351	576051
576164	EDA	beol stack-aware routability prediction from placement using data mining techniques	2016	-6.297704204773148	11.896783403411606	576191
576411	EDA	targeting leakage constraints during atpg	2008	-5.687544022300665	11.983622880444438	576438
576557	EDA	towards effective and compression-friendly test of memory interface logic	2010	-5.575033305716738	12.038148579336381	576584
576776	EDA	qualification extension of automotive smart power and digital ics to harsh aerospace mission profiles: gaps and opportunities	2017	-4.036097096336212	11.96851894413482	576803
577032	EDA	soft error rate estimation and mitigation for sram-based fpgas	2005	-4.994931680405131	13.321835579159725	577059
577049	EDA	quality level and fault coverage for multichip modules	1983	-4.429305071482931	11.616334315814624	577076
577245	EDA	ti-trng: technology independent true random number generator	2014	-5.69532874905594	14.862626380598734	577272
577392	EDA	a novel approach to statistical simulation of ics affected by non-linear variabilities	2008	-6.309931674567242	12.018630486090094	577419
577397	Mobile	energy-efficient communication in wireless sensor networks: an integrated approach on power control and load balancing.	2007	-6.5433480152744	12.771082465125785	577424
577429	Arch	transistor aging and reliability in 14nm tri-gate technology	2015	-5.154434055579216	13.609529005588007	577456
577492	EDA	recent advances in gan power electronics	2013	-4.4785327711443985	13.5510137468648	577519
577698	EDA	3d-ice: fast compact transient thermal modeling for 3d ics with inter-tier liquid cooling	2010	-5.198667677521487	13.46837406253326	577725
577837	EDA	behavioral level noise modeling and jitter simulation of phase-locked loops with faults using vhdl-ams	1997	-5.614213919036121	11.867255472010568	577864
577976	EDA	diagnosing multiple transition faults in the absence of timing information	2005	-5.231144643519023	11.34218932790534	578003
578064	Embedded	a number theoretic approach to time division multiplexing	1990	-4.3359948813120965	13.095796957393885	578091
578153	EDA	iprail - intellectual property reuse-based analog ic layout automation	2003	-4.305433229948897	11.764321319832378	578180
578205	EDA	bist-rm: bist-assisted reliability management of socs using on-chip clock sweeping and machine learning	2016	-5.390255475595137	12.518121328934289	578232
578285	EDA	an efficient channel clustering and flow rate allocation algorithm for non-uniform microfluidic cooling of 3d integrated circuits	2013	-6.2952782091737065	13.059698093467455	578312
578459	EDA	impact and mitigation of sram read path aging	2018	-6.116889726456183	13.877070543839213	578486
578794	SE	on the automation of the test flow of complex socs	2006	-3.5753536595936977	12.321574051284067	578821
578813	EDA	jump test for metallic cnts in cnfet-based sram	2015	-5.706937786454297	13.187366852434812	578840
578932	Vision	sparse regression driven mixture importance sampling for memory design	2018	-6.205605732068388	12.621971186586025	578959
579010	Arch	shifting methods: adopting a design for manufacture flow	2004	-4.4492622071102526	12.006385910150108	579037
579202	EDA	memory block based scan-bist architecture for application-dependent fpga testing	2014	-4.14169289984582	12.448676963126461	579229
579456	EDA	built-in functional tests for fast validation of a 40gbps coherent optical receiver soc asic	2008	-4.171432096316865	12.616815730219825	579483
579561	EDA	optimal test margin computation for at-speed structural test	2009	-5.358016261046117	11.932073095536342	579588
579575	EDA	an efficient approach to sample on-chip power supplies	2015	-4.869072860987874	12.733477297275732	579602
579741	EDA	statistical analysis and design: from picoseconds to probabilities	2004	-5.969145702211593	12.60531741797545	579768
579747	EDA	pseudorandom-pattern test resistance in high-performance dsp datapaths	1996	-5.64586805412858	11.294245248507785	579774
579858	EDA	analysis and optimization of substrate noise coupling in single-chip rf transceiver design	2002	-4.601806219397087	12.995162536035886	579885
580048	EDA	dosguard: protecting pipelined mpsocs against hardware trojan based dos attacks	2017	-4.06658008726358	14.059655821061696	580075
580061	EDA	bist-based test and diagnosis of fpga logic blocks	2001	-4.803954128925493	12.048973239262784	580088
580079	EDA	designing for test analog signal processors for mems-based inertial sensors	2003	-3.959301526491221	11.355737724901536	580106
580327	EDA	net and pin distribution for 3d package global routing	2004	-7.092409448755364	11.783684615391723	580354
580393	EDA	tsv-based, modular and collision detectable face-to-back shared bus design	2013	-4.702768746526977	13.840880535416586	580420
580462	ECom	on a multicommodity stochastic-flow network with unreliable nodes subject to budget constraint	2007	-3.400176915519425	14.990182858003347	580489
580563	EDA	high performance, low cost, and robust soft error tolerant latch designs for nanoscale cmos technology	2012	-6.156234308447383	13.851527220654685	580590
580652	Arch	regulator-gating: adaptive management of on-chip voltage regulators	2014	-5.745399284893428	14.248746458418053	580679
580662	Arch	a low-power dual-rail inputs write method for bit-interleaved memory cells	2011	-6.403585387687725	13.616349395575588	580689
580709	EDA	a zero-overhead dynamic optically reconfigurable gate array	2005	-5.596251213699709	13.830410204020708	580736
580785	EDA	superpuf: integrating heterogeneous physically unclonable functions	2014	-5.08264643052792	13.538819886610662	580812
580917	PL	using reversible computing to achieve fail-safety	1997	-4.332244033619726	12.529257920074947	580944
581048	SE	permanent and single event transient faults reliability evaluation eda tool	2016	-5.125577752541821	12.226511627099551	581075
581190	EDA	fast clock skew scheduling based on sparse-graph algorithms	2015	-7.0433039030104165	12.06658513889981	581217
581280	EDA	leveraging compiler optimizations to reduce runtime fault recovery overhead	2017	-3.800612027068385	13.986514966278449	581307
581362	EDA	testing for transistor aging	2009	-4.936654199491524	12.852736024542965	581389
581565	EDA	multi-phase rotary clock synchronization of level-sensitive circuits	2009	-7.0396570116019275	13.184181044486476	581592
581574	EDA	disturb-free 5t loadless sram cell design with multi-vth transistors using 28 nm cmos process	2016	-6.681983324428378	14.040404817921186	581601
581621	Arch	variation-tolerant design	2005	-4.003192070028188	13.352247937647792	581648
581685	Arch	versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics	2009	-3.873703411480728	13.890156245043016	581712
581713	EDA	macro-models for high-level area and power estimation on fpgas	2006	-5.966199890251911	12.34767021533182	581740
581723	EDA	synchronization of faulty processors in coarse-grained tmr protected partially reconfigurable fpga designs	2016	-3.9346379329397614	13.661193298562742	581750
581740	Security	noisense: detecting data integrity attacks on sensor measurements using hardware based fingerprints	2017	-4.881782471215808	14.976927044357135	581767
581935	EDA	on-chip power-efficient current flattening circuit	2009	-5.8869687036499485	14.998903980196898	581962
581946	EDA	soc and board modeling for processor-centric board testing	2011	-3.779773869476505	12.460532008086002	581973
582040	EDA	highly reliable and low-power nonvolatile cache memory with advanced perpendicular stt-mram for high-performance cpu	2014	-6.158352913716907	14.222591809572325	582067
582094	SE	multi-vdd testing for analog circuits	2005	-5.462863959733523	12.058251242387376	582121
582133	EDA	convergence of placement technology in physical synthesis: is placement really a point tool?	2003	-4.830134416465602	12.346991156774774	582160
582165	EDA	reducing test-bus power consumption in huffman coding based test data compression for socs	2007	-5.669560781884775	11.655376770111161	582192
582322	EDA	resistive ram variability monitoring using a ring oscillator based test chip	2016	-5.870811976764236	13.086560179330556	582349
582729	EDA	application of a design for delay testability approach to high speed logic lsis	1997	-5.104987137435578	11.486090641995931	582756
582732	EDA	temperature-adaptive circuits on reconfigurable analog arrays	2006	-5.170182683510191	13.12979667167831	582759
582885	EDA	idea: embedded fault injection simulator on smartcard	2014	-4.907043275091418	14.967926754511893	582912
582910	EDA	locco-based scan chain stitching for low-power dft	2017	-6.063617579737616	12.11422729022375	582937
582946	EDA	asynchronous protocol converters for two-phase delay-insensitive global communication	2009	-5.092876602673955	13.881417710913801	582973
583067	EDA	width minimization in the single-electron transistor array synthesis	2014	-6.595580997619921	12.997016233723302	583094
583109	EDA	emerging memory technologies	2005	-4.14566852795325	13.640839674910946	583136
583203	Arch	razor: a low-power pipeline based on circuit-level timing speculation	2003	-5.769107155046627	13.665150195471087	583230
583289	EDA	design of 2×vdd logic gates with only 1×vdd devices in nanoscale cmos technology	2013	-6.1341184715726325	13.504165534788527	583316
583309	Arch	reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation	1999	-5.909016288108995	13.771845224737227	583336
583330	SE	adc test methods using an impure stimulus: a survey	2018	-4.746907173100756	11.879685785638802	583357
583343	EDA	systematic and random variability analysis of two different 6t-sram layout topologies	2013	-5.9167387287831525	13.117931052717516	583370
583398	EDA	controller augmentation and test point insertion at rtl for concurrent operational unit testing	2017	-4.808784137637313	11.708564443383722	583425
583452	EDA	a physical design tool for carbon nanotube field-effect transistor circuits	2012	-4.166754182581895	11.98865941325675	583479
583463	Embedded	design & implementation of software defined radios on a homogeneous multi-processor architecture	2013	-3.3900377749664266	13.14654365644851	583490
583592	EDA	a 1kx32 bit wdsram page with rapid write access	2018	-4.923202620701955	12.832760909116507	583619
583826	Theory	gpu random numbers via the tiny encryption algorithm	2010	-5.09373200748171	15.11333493681612	583853
583898	EDA	increasing ijtag bandwidth and managing security through parallel locking-sibs	2017	-4.7255499119913456	12.548369091422687	583925
583922	EDA	defect tolerance of an optically reconfigurable gate array with a one-time writable volume holographic memory	2009	-5.004640681745462	13.574223517148617	583949
584052	Theory	detailed placement for improved depth of focus and cd control	2005	-5.847652488327559	12.603229280621855	584079
584113	EDA	a novel approach to domino circuit synthesis	2007	-7.192565612686446	13.463132627214275	584140
584190	EDA	magnetic adder based on racetrack memory	2013	-5.762375075039674	13.943830347017885	584217
584193	EDA	detecting stability faults in sub-threshold srams	2011	-5.614412148919102	12.959150343771375	584220
584268	EDA	distributed solutions to the delay fault test quality evaluation problem	1994	-4.546052059173072	11.308856271745606	584295
584275	EDA	cell-aware test	2014	-4.421009845742146	11.926864282826033	584302
584278	EDA	power estimation technique for dsp architectures	2009	-6.708338973793946	12.483470188848624	584305
584286	AI	standards can help us	1984	-3.5447144869709906	12.462099554708422	584313
584341	EDA	robust detection of soft errors using delayed capture methodology	2010	-5.458252702891303	11.799288620390707	584368
584372	EDA	simultaneous sleep transistor insertion and power network synthesis for industrial power gating designs	2008	-6.653712335889999	12.756776359257536	584399
584475	EDA	embedded software-based self-testing for soc design	2005	-3.9555341586045634	12.552919414032106	584502
584607	EDA	router and cell library co-development for improving redundant via insertion at pins	2008	-5.505327906930604	12.530916787367575	584634
584770	EDA	constraints on the use of boundary-scan for fault injection	2003	-3.8319164857352472	11.756397754098801	584797
584807	EDA	smartopt: an industrial strength framework for logic synthesis	2009	-4.289697926472417	12.08201572877408	584834
584816	Arch	use it or lose it: proactive, deterministic longevity in future chip multiprocessors	2015	-4.7413502820818385	14.007311083559587	584843
584934	Arch	high-speed and low-leakage finfet sram cell with enhanced read and write voltage margins	2014	-6.77038753396045	14.136973663025609	584961
585012	EDA	mixed symbolic-numerical techniques in fault diagnosis using fault rubber stamps	2011	-4.6753169644230805	11.742726589489598	585039
585066	EDA	ultra-low power read-decoupled srams with ultra-low write-bitline voltage swing	2014	-6.932263705994699	14.128821191987505	585093
585067	Arch	circuits and architectures for field programmable gate array with configurable supply voltage	2005	-5.8801268747229	13.607035132808823	585094
585116	EDA	cost reduction and evaluation of a temporary faults detecting technique	2000	-4.6809103194640285	13.114005851983421	585143
585203	EDA	a local parallel search approach for memory failure pattern identification	2016	-4.895902121437336	11.719906136156617	585230
585394	Mobile	an slc-like programming scheme for mlc flash memory	2018	-6.83321530961977	14.499541788244665	585421
585542	Arch	design of the two-core x86-64 amd “bulldozer” module in 32 nm soi cmos	2012	-6.357183135169247	14.212904391217716	585569
585625	EDA	a production ir-drop screen on a chip	2007	-5.215613669867803	12.657296265410874	585652
585835	EDA	almmap: technology mapping for fpgas with adaptive logic modules	2012	-6.88651435685277	11.455476321007561	585862
585958	Arch	tolerating noise in mlc pcm with multi-bit error correction code	2013	-6.435703192252793	14.416756421732762	585985
585989	EDA	design of asynchronous circuits using synchronous cad tools	2002	-3.5473793160403453	12.214197374665654	586016
586090	Metrics	improved cla scheme with optimized delay	1991	-6.818884525519789	11.334570428662515	586117
586293	EDA	scan test architectures for digital board testers	1990	-4.089172372000246	11.523350995563463	586320
586422	Mobile	production test challenges and possible solutions for multiple gb/s ics	2003	-4.070893360227316	12.85523827390779	586449
586515	EDA	test vector generation for charge sharing failures in dynamic logic	2002	-5.935103233319216	12.272217907836867	586542
586698	EDA	an architecture for combined test data compression and abort-on-fail test	2007	-5.272433088177472	11.615120491509476	586725
586952	EDA	using error tolerance of target application for efficient reliability improvement of digital circuits	2010	-5.506132671389839	12.821033592397974	586979
586995	ML	probabilistic value-deviation-bounded integer codes for approximate communication	2018	-5.555095322805551	13.656043245307846	587022
587012	EDA	a novel power analysis attack resilient adiabatic logic without charge sharing	2017	-6.7306323789288465	14.577507868032525	587039
587168	EDA	an automated test framework for experimenting with stochastic behavior in reconfigurable logic	2012	-4.069201757697637	11.285818520081232	587195
587206	EDA	a variability-tolerant feedback technique for throughput maximization of trbgs with predefined entropy	2010	-5.651518995663812	15.075431659128034	587233
587321	EDA	ifra: instruction footprint recording and analysis for post-silicon bug localization in processors	2008	-4.366304293644546	12.111821006777058	587348
587339	EDA	reconfigurable systems and their influence on mobile and multimedia applications	1999	-3.4607685857219903	12.566735627115124	587366
587349	EDA	iddq design and test advantages propel industry	1995	-4.35456439682045	12.40300749677558	587376
587491	EDA	fpga development tools: keeping pace with design complexity	1994	-3.3671863687911405	12.449273729898234	587518
587669	EDA	mixed error correction scheme and its design optimization for soft-error tolerant datapaths	2016	-4.8383133824650875	13.365814407228141	587696
587810	EDA	a 40-nm 256-kb half-select resilient 8t sram with sequential writing technique	2012	-6.71964619040913	14.129610848905951	587837
587942	EDA	high-level interconnect delay and power estimation	2008	-5.23328931575918	12.753518177502574	587969
588078	EDA	a low-cost mixed clock generator for high speed adiabatic logic	2016	-6.842977465603415	13.783820543925358	588105
588083	EDA	exploiting structural redundancy of simd accelerators for their built-in self-testing/diagnosis and reconfiguration	2011	-4.752398069211625	13.067836631071492	588110
588121	EDA	reducing pattern delay variations for screening frequency dependent defects	2005	-5.444206329200628	11.667048407681467	588148
588178	EDA	worst case design of digital integrated circuits	1994	-5.735985142898556	12.0462852994732	588205
588198	EDA	efficient test and repair architectures for 3d tsv-based random access memories	2013	-5.482172994289527	12.339190760225728	588225
588242	EDA	a statistic-based scan chain reordering for energy-quality scalable scan test	2018	-5.840134801883326	11.826885373106576	588269
588373	EDA	a self-tuning multi-objective optimization framework for geometric programming with gate sizing applications	2013	-6.931692296500856	12.005575838718881	588400
588555	EDA	a hybrid watermarking scheme for sequential functions	2011	-5.0242507069950255	14.902240318860615	588582
588672	EDA	holistic verification: myth or magic bullet?	2009	-3.775934447690537	12.677322928762974	588699
588721	EDA	effective method for simultaneous gate sizing and  $v$ th assignment using lagrangian relaxation	2014	-6.9961791010859145	12.684654260833998	588748
588789	EDA	test resource optimization for multi-site testing of socs under ate memory depth constraints	2002	-5.940823740254476	11.907966976802449	588816
588833	EDA	scan-based tests with low switching activity	2007	-5.592132543844284	11.599305115243595	588860
588911	EDA	a routing approach to reduce glitches in low power fpgas	2009	-6.728340697470276	12.207346838785341	588938
589223	EDA	closing the gap between speed and configurability of multi-bit fault emulation environments for security and safety-critical designs	2014	-4.067074348994209	13.27178831981488	589250
589469	ECom	a logistic regression yield model for sram bit fail patterns	1993	-5.42725394233809	11.913106499599445	589496
589535	EDA	early-stage power grid analysis for uncertain working modes	2005	-6.7279523951922675	12.4741101646118	589562
589553	EDA	vector (virtual edge connector test): a strategy to increase tps fault coverage without adding test vectors	1992	-4.459049932603329	11.540837142841895	589580
589694	EDA	a dft method for rtl circuits to achieve complete fault efficiency based on fixed-control testability	2001	-5.009193639295387	11.539882574969914	589721
590339	HCI	a structured graphical tool for analyzing boundary scan violations	2002	-3.416539777700601	11.2853375712409	590366
590344	EDA	post-silicon failing-test generation through evolutionary computation	2011	-3.6738674618140066	11.317273844119807	590371
590632	EDA	special issue on circuits and systems solutions for nanoscale cmos design challenges	2009	-4.376106076369504	13.391652850472445	590659
590711	EDA	ritc: repeater insertion with timing target compensation	2005	-6.782194918503996	12.481783204240562	590738
590742	EDA	a study of dual-vt configurations of an 8t sram cell in 45nm	2011	-6.543181160039384	13.359762168684785	590769
590771	EDA	an efficient method for evaluating analog circuit performance bounds under process variations	2012	-6.6818416678200725	12.165709927406821	590798
590841	Arch	a reconfigurable arbiter puf with 4 x 4 switch blocks	2018	-5.526190711294211	14.95614318825286	590868
590849	HCI	verification of device interface hardware interconnections prior to the start of testing	2002	-4.258455563105778	11.563057560252734	590876
590984	EDA	ultra-low power digital subthreshold logic circuits	1999	-6.9931689914216	13.663826554468741	591011
591011	EDA	improving functional density through run-time constant propagation	1997	-3.548757283160912	12.615869844061375	591038
591048	EDA	low-voltage 0, 25 µm cmos improved power adaptive issue queue for embedded microprocessors	2001	-6.639694777009085	14.059992946979554	591075
591153	Arch	activity profiling: review of different solutions to develop reliable and performant design	2016	-4.332620618204849	12.880454188590527	591180
591348	EDA	data pre-emphasis based retention reliability enhance scheme for mlc nand flash memories	2015	-6.939750687533853	14.317945674052668	591375
591558	EDA	7.5 a 3.3ns-access-time 71.2μw/mhz 1mb embedded stt-mram using physically eliminated read-disturb scheme and normally-off memory architecture	2015	-6.357557302873431	14.325478534440007	591585
591618	EDA	fast bist of i/o pin ac specifications and inter-chip delays	2014	-4.352436626294933	12.396571725643346	591645
591764	Embedded	mitigating data cache aging through compiler-driven memory allocation	2018	-3.733331460825132	13.991839522543376	591791
591806	EDA	recent development in analog computation - a brief overview	2015	-3.776409942021617	12.901704831466365	591833
591980	EDA	low power vlsi design techniques - the current state	1998	-3.3935974797615684	12.96608988414816	592007
591987	Embedded	structural test for graceful degradation of noc switches	2011	-4.624559102189842	12.819162956413974	592014
592127	EDA	new dynamic ternary minimum and maximum circuits with reduced switching activity and without any additional voltage sources	2015	-6.995301840043725	13.366107505011694	592154
592167	EDA	minimizing area and power of sequential cmos circuits using threshold decomposition	2012	-6.907875389801444	13.013048439744725	592194
592182	EDA	incremental layer assignment for timing optimization	2017	-6.938914110193526	11.612914366317769	592209
592278	EDA	on configuring scan trees to reduce scan shifts based on a circuit structure	2004	-5.586776814646272	11.398276383981207	592305
592366	EDA	eda vendor adoption	2006	-3.5673337544634847	12.577737524319275	592393
592639	EDA	programmable cellular architectures at the nanoscale	2010	-4.734465361788176	13.451125457313028	592666
592690	EDA	on-chip analog output response compaction	1997	-5.049033019673036	11.866687783359186	592717
592694	EDA	delay estimation for cmos functional cells	1991	-5.276549796318159	11.57593572718593	592721
592716	Arch	increasing memory yield in future technologies through innovative design	2009	-4.562659860735064	12.866202797681028	592743
592725	EDA	a compact-area low-vddmin 6t sram with improvement in cell stability, read speed, and write margin using a dual-split-control-assist scheme	2017	-6.7409153993891415	14.110058950318868	592752
592844	EDA	experiments with a performance driven module generator	1992	-6.39879700666386	11.463227067147155	592871
592852	EDA	yield prediction with a new generalized process capability index applicable to non-normal data	2016	-6.53646240451787	12.116117030592902	592879
593063	SE	the increasing importance of on-line testing to ensure high-reliability products	2003	-5.1301991344916615	12.47960281743924	593090
593294	Metrics	memory modeling for system synthesis	2000	-5.412251368716875	12.946597956767068	593321
593483	Arch	soft error analysis of mtj-based logic-in-memory full adder: threats and solution	2017	-5.794259319564878	13.808773573636165	593510
593686	EDA	charge-borrowing decap: a novel circuit for removal of local supply noise violations	2009	-5.68347413363768	12.616904074383	593713
593744	EDA	sram-based fpga's: testing the interconnect/logic interface	1998	-4.766498494393249	11.944330965691329	593771
593800	EDA	simultaneous clock and data gate sizing algorithm with common global objective	2012	-7.183998753625732	11.330332212480572	593827
593886	Arch	thermal aware global routing of vlsi chips for enhanced reliability	2008	-6.130633278672487	12.99159173059779	593913
593896	EDA	interconnect-aware high-level synthesis for low power	2002	-6.772227357364978	13.660657902642804	593923
593994	EDA	low-cost concurrent error detection for fsms implemented using embedded memory blocks of fpgas	2006	-4.841308278459382	12.738199149523187	594021
594048	EDA	the impact of inverse narrow width effect on sub-threshold device sizing	2011	-6.764299350497725	13.842091808486964	594075
594215	EDA	fpga-targeted high-level binding algorithm for power and area reduction with glitch-estimation	2009	-3.4119627868885183	12.934912789307651	594242
594426	EDA	hyperspherical clustering and sampling for rare event analysis with multiple failure region coverage	2016	-6.5072798884493315	12.100944141444405	594453
594544	EDA	dft timing design methodology for at-speed bist	2003	-4.759284362583716	11.797762493703663	594571
594738	EDA	designing and verifying embedded microprocessors	1997	-3.765258573081369	12.35809373556933	594765
594804	EDA	radiation hardened pulsed-latches in 65-nm cmos	2016	-6.206198607422412	13.676832313514929	594831
594991	EDA	a jtag-based configuration circuit applied in serdes chip	2011	-5.908101824869869	14.000210880254368	595018
595002	EDA	functional verification of memory circuits from mask artwork data	1984	-3.9689119050554096	11.465940672471161	595029
595010	EDA	modified low power scan based technique	2015	-5.7706283909745535	11.959143804991513	595037
595109	Arch	the n3xt approach to energy-efficient abundant-data computing	2019	-3.874300144624904	13.840746025111727	595136
595302	EDA	nonvolatile processors: why is it trending?	2017	-3.621003224625517	14.218194727790072	595329
595574	SE	accelerating post silicon debug of deep electrical faults	2013	-4.949766687165369	11.447346837370295	595601
595711	SE	tracing the best test mix through multi-variate quality tracking	2013	-5.004277637761951	11.605934250345323	595738
595805	SE	abort-on-fail based test scheduling	2005	-5.146249007638211	11.461005738751496	595832
595876	Arch	addressing network-on-chip router transient errors with inherent information redundancy	2013	-3.415200029131593	14.66371665630351	595903
596148	EDA	bridging the gap between embedded test and ate	2000	-3.619647450875961	11.565999618175946	596175
596168	EDA	optimizing resource utilization and testability using hot potato techniques	1994	-5.188953675380175	11.780503190989439	596195
596308	EDA	lowering power consumption in concurrent checkers via input ordering	2004	-5.864630169488782	11.518298809665653	596335
596316	EDA	architectural considerations for energy efficiency	2005	-3.5107169221487333	12.740156413846176	596343
596432	HPC	power: a first-class architectural design constraint	2001	-3.720232680453096	13.618651838555355	596459
596454	EDA	error correction of transient errors in a sum-bit duplicated adder by error detection	2013	-5.5161331640194	11.322731784664334	596481
596495	Arch	all-optical logic circuits based on the nonlinear properties of the semiconductor optical amplifier	2004	-6.979530875477255	12.798637529803026	596522
596825	EDA	a methodology for placement of regular and structured circuits	2015	-7.163286553174872	11.703403441375727	596852
596993	EDA	hierarchical statistical verification of large full custom cmos circuits	1994	-4.843444138403157	11.555312403350287	597020
597050	Arch	a family of schmitt-trigger-based arbiter-pufs and selective challenge-pruning for robustness and quality	2015	-5.778702154915049	14.849377538363099	597077
597183	EDA	intelligent manufacturing: tcad-assisted adaptive weighting neural networks	2018	-6.364798944764501	12.240962496286373	597210
597187	ML	nanoelectronics challenges for the 21st century	2010	-3.9744630602897133	13.212649606305876	597214
597354	EDA	estimation of circuit activity considering signal correlations and simultaneous switching	1994	-6.169131839721537	11.888193888722308	597381
597365	EDA	application of probability thought in credible internet source locating technology	2011	-3.381864989262578	14.848502679221284	597392
597378	EDA	specialty technology for lot	2015	-3.662766468603332	12.946786482993257	597405
597476	EDA	calibration and testing time reduction techniques for a digitally-calibrated pipelined adc	2009	-5.492667218720026	11.64676647370244	597503
597538	EDA	automated synthesis of seu tolerant architectures from oo descriptions	2002	-3.5543236662434023	12.122016482060996	597565
597586	EDA	a 1.2v 23nm 6f2 4gb ddr3 sdram with local-bitline sense amplifier, hybrid lio sense amplifier and dummy-less array architecture	2012	-6.6802815511746205	14.065008614576467	597613
598516	EDA	test and repair of embedded flash memories	2002	-4.680915970986807	11.969814280777015	598543
598778	Arch	a high performance low power dynamic pla with conditional evaluation scheme	2004	-6.953401526878213	13.865659131481493	598805
598859	Arch	implementing caches in a 3d technology for high performance processors	2005	-4.075817875884592	14.250741649509113	598886
598914	EDA	satta: a self-adaptive temperature-based tdf awareness methodology for dynamically reconfigurable fpgas	2015	-4.0970317393192035	13.395526930885975	598941
599084	EDA	digital signal processing in read channels	2005	-6.135122101893321	14.38590245022444	599111
599122	EDA	a new approach to solution adaptation and its application for design purposes	2002	-3.9452392741576254	11.37277085292402	599149
599200	EDA	testing the local interconnect resources of sram-based fpga's	2000	-4.953440472727599	11.852010942023867	599227
599246	EDA	width-dependent statistical leakage modeling for random dopant induced threshold voltage shift	2007	-6.404717597556412	12.87075127312842	599273
599306	EDA	system-level pvt variation-aware power exploration of on-chip communication architectures	2009	-5.370340292367659	13.519831885079453	599333
599340	EDA	a power grid analysis and verification tool based on a statistical prediction engine	2010	-6.106253302098876	12.690457621546194	599367
599417	EDA	encryption of test data: which cipher is better?	2018	-5.1104073940348345	15.10531620217733	599444
599545	EDA	interval based x-masking for scan compression architectures	2008	-5.492180424435001	11.364251833488275	599572
599596	EDA	tutorial sessions: electrostatic discharge protection of consumer electronics: challenges and solutions	2017	-4.517278919921424	12.93753150303751	599623
599821	Arch	analyzing throughput of power and thermal-constraint multicore processor under nbti effect	2011	-5.515804499155983	13.831010396418787	599848
599844	EDA	a class of irredundant encoding techniques for reducing bus power	2002	-5.671005967355407	12.660980248128974	599871
599871	EDA	automatic technology migration of analog ic designs using generic cell libraries	2017	-4.329381648330709	11.762478906471829	599898
599903	EDA	using quasi-ez-nand flash memory to build large-capacity solid-state drives in computing systems	2013	-5.0823879850822085	14.131348679346054	599930
600078	EDA	leakage minimization of nano-scale circuits in the presence of systematic and random variations	2005	-7.0333348041762225	11.895647816601553	600105
600186	EDA	design of test and diagnosis system for fpga circuit board based on functional modeling	2011	-3.8768949192792657	11.486825755243645	600213
600271	EDA	low standby power and robust finfet based sram design	2008	-6.647756135917268	13.918381915038099	600298
600371	EDA	computation of accurate interconnect process parameter values for performance corners under process variations	2006	-6.455943617342776	12.55809176655669	600398
600394	Mobile	software radio: the challenges for reconfigurable terminals	2002	-3.3872522565223684	13.542930957923765	600421
600433	EDA	a highly reliable nbti resilient 6t sram cell	2013	-6.287976176712603	13.790309018637693	600460
600842	EDA	early-life-failure detection using sat-based atpg	2013	-5.467688272667667	12.423738577458579	600869
601136	EDA	comparing the robustness of fault-tolerant enhancements when applied to lookup tables and random logic for nano-computing	2010	-5.238252132367358	13.020014720515768	601163
601208	EDA	asynchronous design—part 1: overview and recent advances	2015	-3.8124817610883377	13.006618231658905	601235
601322	Security	dynamic behavior of rs latches using fib processing and probe connection	2014	-5.278590190975863	14.708763269757489	601349
601487	EDA	variability-aware design of multilevel logic decoders for nanoscale crossbar memories	2008	-5.808528369218483	13.989693716512782	601514
601686	Arch	novel dram mitigation technique	2009	-4.976127313934803	13.159611293041664	601713
601703	EDA	micro-fluidic cooling for stacked 3d-ics: fundamentals, modeling and design	2013	-4.198284117226082	14.011505801517492	601730
601783	EDA	dual-transition glitch filtering in probabilistic waveform power estimation	2005	-6.298149368004714	12.30321149959022	601810
601846	EDA	a trimless, 0.5v–1.0v wide voltage operation, high density sram macro utilizing dynamic cell stability monitor and multiple memory cell access	2011	-6.628667043250193	14.102638449746484	601873
601957	EDA	fast and accurate seu-tolerance characterization method for zynq socs	2014	-3.9987257306658788	12.862278625260661	601984
602013	EDA	energy efficient adc design with low voltage operation	2011	-6.83848506620599	13.943851745497179	602040
602106	EDA	verve: a framework for variation-aware energy efficient synthesis of noc-based mpsocs with voltage islands	2013	-4.448211961394467	14.113019415378186	602133
602170	EDA	a post layout watermarking method for ip protection	2005	-6.079280585435	11.73206307834902	602197
602194	EDA	bit cell optimizations and circuit techniques for nanoscale sram design	2011	-4.717563873520881	13.439223379186453	602221
602195	Arch	energy-efficient fault tolerance in chip multiprocessors using critical value forwarding	2010	-3.9878509318403363	14.278143270204046	602222
602219	EDA	full-chip tsv-to-tsv coupling analysis and optimization in 3d ic	2011	-6.463644139645032	12.640772415878482	602246
602269	EDA	register allocation for high-level synthesis using dual supply voltages	2009	-6.648101537161144	12.890998356519894	602296
602620	EDA	timing yield-aware color reassignment and detailed placement perturbation for bimodal cd distribution in double patterning lithography	2010	-6.717643576079144	12.607566053932397	602647
602621	EDA	an 8t sram with bti-aware stability monitor and two-phase write operation for cell stability improvement in 28-nm fdsoi	2016	-6.302365174229179	13.908512211752381	602648
602658	Arch	scalability of planar fdsoi and finfets and what's in store for the future beyond that?	2015	-4.350620411709756	13.408363075998306	602685
602690	EDA	implementation of the 65nm cell broadband engine	2007	-4.471324741125058	13.357464901739107	602717
602863	EDA	achieving continuous v/sub t/ performance in a dual v/sub t/ process	2005	-6.7265617193123575	12.651873872221232	602890
603074	EDA	fault tolerant circuit design using evolutionary algorithms	2014	-4.368126970321992	12.446994151915328	603101
603123	EDA	dpa on faulty cryptographic hardware and countermeasures	2006	-5.2421421386017375	15.030011502556784	603150
603189	EDA	superscalar processor performance enhancement through reliable dynamic clock frequency tuning	2007	-3.9709763024965237	14.2712077031916	603216
603479	Arch	parity helix: efficient protection for single-dimensional faults in multi-dimensional memory systems	2016	-4.137394016384718	14.319679438447173	603506
603596	EDA	design equivalent scaling on double gate finfet towards analog and rf figures of merits: a technology computer aided design estimation	2015	-5.31586100036206	12.051151728106715	603623
603629	EDA	a physically unclonable function with ber < 0.35% for secure chip authentication using write speed variation of rram	2018	-6.576912581416546	14.350571999522751	603656
603639	EDA	characterization of a novel nine-transistor sram cell	2008	-6.619291833641835	14.1016831200091	603666
603657	EDA	a digital partial built-in self-test for a high performance automatic gain control circuit	1999	-4.1258660712711945	12.236527963804535	603684
603695	EDA	circuits and microarchitecture for gigahertz vlsi designs	1997	-3.5038917653627686	12.379955498527314	603722
603902	EDA	study of swing potential on deep submicron on-chip interconnect	2004	-6.848637568911324	13.722953444236708	603929
603933	Arch	discriminatively fortified computing with reconfigurable digital fabric	2011	-3.854708485856309	13.816340118853194	603960
604088	EDA	reliability implications of register utilization: an empirical study	2011	-3.7864134381867776	13.63782143640178	604115
604142	EDA	novel logic circuits controlled by vdd	2006	-6.360611171377642	12.036441326106274	604169
604164	EDA	improving sram vmin and yield by using variation-aware bti stress	2010	-6.206807647417776	13.800012666901932	604191
604577	EDA	power optimization design for probabilistic logic circuits	2015	-6.141994335791396	13.000813528340096	604604
604634	Arch	wave-based multi-valued computation framework	2014	-6.892226754854437	13.212760147235675	604661
604729	Logic	testing xilinx xc4000 configurable logic blocks with carry logic modules	2001	-4.733213305917425	11.995841687891142	604756
604757	EDA	regular symmetric arrays for non-symmetric functions	1999	-7.1922783572701325	12.417989463522805	604784
604786	EDA	accurate simulation of seus in the configuration memory of sram-based fpgas	2012	-4.305129005092864	12.757999666567502	604813
605243	EDA	technology-circuit co-design of asymmetric sram cells for read stability improvement	2010	-6.445420613849947	13.827043393061835	605270
605381	EDA	a low-power routing architecture optimized for deep sub-micron fpgas	2006	-5.5679958907984215	13.566907152015846	605408
605515	EDA	automatic design of transparent standard cells with transcad ii	1993	-6.7344061906795005	11.576193293373967	605542
605545	EDA	iterative remapping for logic circuits	1998	-6.687138626644755	11.575459523490212	605572
605570	Security	potentia est scientia: security and privacy implications of energy-proportional computing	2012	-4.842400591146314	14.932009384280246	605597
605593	HCI	a case-study in the use of scan in microsparc testing and debug	1994	-3.502711043756725	11.43545845466774	605620
605612	EDA	testing highly integrated wireless circuits and systems with low cost tester: how to overcome the challenge?	2002	-3.944049098452292	12.563210489944645	605639
605657	EDA	novel fault-tolerant techniques for high capacity rams	2001	-4.997688211419312	12.844639456690965	605684
605747	Vision	performance evaluation metrics for ring-oscillator-based temperature sensors on fpgas: a quality factor	2017	-6.3798794748480825	13.794501535307932	605774
606011	EDA	a dynamic power reduction in synchronous 2rw 8t dual-port sram by adjusting wordline pulse timing with same/different row access mode	2017	-6.856567938553916	14.161218342319273	606038
606235	EDA	a dft technique for testing high-speed circuits with arbitrarily slow testers	2003	-5.244943533747051	12.409458800195873	606262
606264	EDA	a 65nm flash-based fpga fabric optimized for low cost and power	2011	-5.8074293241112755	13.737222241741696	606291
607333	Arch	low-power process-variation tolerant arithmetic units using input-based elastic clocking	2007	-6.128377200459593	13.892914884059731	607360
607554	EDA	multiple-valued combinational circuits with feedback	1994	-6.389609790310332	11.45738840157404	607581
607809	Robotics	comprehensive wafer level package die processing service quality control enhancement	2015	-4.291910724801482	11.824136309579805	607836
607908	EDA	package-chip co-design to increase flip-chip c4 reliability	2011	-5.998543787354435	13.019239399637456	607935
607961	HPC	application of non-parametric statistics of the parametric response for defect diagnosis	2009	-5.760061009771955	12.417086863944993	607988
608027	EDA	noise-aware floorplanning for fast power supply network design	2007	-6.64498652623204	12.626837187304885	608054
608181	Embedded	a study on the effectiveness of trojan detection techniques using a red team blue team approach	2013	-4.665429226785225	14.33898417719166	608208
608233	EDA	reliability analysis and optimization of power-gated ics	2011	-6.677482452856902	12.826972064858431	608260
608303	EDA	defining statistical timing sensitivity for logic circuits with large-scale process and environmental variations	2008	-6.5326300654326905	11.910077302832654	608330
608404	EDA	soft error rate estimation for combinational logic in presence of single event multiple transients	2014	-5.961828959400369	12.203341806533205	608431
608562	EDA	a machine learning framework for fpga placement (abstract only)	2017	-5.8939104559793325	11.77137529895252	608589
608613	EDA	a methodology for propagating design tolerances to shape tolerances for use in manufacturing	2010	-6.482204053614835	12.531713478434966	608640
608673	Arch	axnoc: low-power approximate network-on-chips using critical-path isolation	2018	-5.712384662643454	13.86744745692661	608700
608734	EDA	8.4 post-silicon voltage-guard-band reduction in a 22nm graphics execution core using adaptive voltage scaling and dynamic power gating	2016	-6.6566308429997525	14.2151019649501	608761
608742	EDA	implication graph based domino logic synthesis	1999	-6.723971839394717	11.94288544077911	608769
609051	HPC	a novel test access mechanism for failure diagnosis of multiple isolated identical cores	2011	-5.383278715238861	11.587855532381266	609078
609154	Arch	transient and permanent error control for high-end multiprocessor systems-on-chip	2012	-3.5188792684205987	14.451532246269	609181
609185	EDA	tthls: an hls tool for testable hardware generation	2017	-4.661669231833778	11.957532673880296	609212
609192	EDA	flute: fast lookup table based wirelength estimation technique	2004	-7.109013844929168	12.28328751732068	609219
609375	EDA	electromigration design rule aware global and detailed routing algorithm	2018	-6.855377817751774	12.260333205818949	609402
609388	EDA	thermal and power management of integrated circuits	2006	-4.874397854550523	13.403605024086414	609415
609544	EDA	a criticality-driven microarchitectural three dimensional (3d) floorplanner	2009	-4.737486674241552	13.058292061505046	609571
609657	EDA	ultra low energy cmos logic using below-threshold dual-voltage supply	2011	-7.014446126618688	13.32407062118562	609684
609665	Mobile	reliability of the os-280m optical submarine repeater	1986	-4.052961600946151	12.332791284763188	609692
609834	EDA	introducing core-based system design	1997	-3.5534113102795986	12.500807374895256	609861
609936	EDA	test generation and three-state elements, buses, and bidirectionals	1994	-5.910314960990081	11.529653666280904	609963
610251	EDA	reliability of 3d nand flash memories	2016	-5.2937628648092	13.752602403674295	610278
610266	EDA	delay optimization of combinational static cmos logic	1987	-6.4911017649729885	11.678030978971815	610293
610271	EDA	hardware trust through layout filling: a hardware trojan prevention technique	2016	-4.953192334018968	14.750081407269075	610298
610344	EDA	biased voting: a method for simulating cmos bridging faults in the presence of variable gate logic thresholds	1993	-6.1085812644801845	12.184568663713758	610371
610375	EDA	design and verification of analog cmos circuits using the gm/id-method with age-dependent degradation effects	2016	-5.685585891280385	12.911722037763049	610402
610451	EDA	system-level design for test of fully differential analog circuits	1995	-5.428371858121903	11.797120383503664	610478
610637	EDA	simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of cmos circuits	1998	-6.690926269437973	13.397478306722666	610664
610787	EDA	model to hardware matching for nm scale technologies	2008	-4.24280395558093	12.260300504864846	610814
610900	Embedded	"""guest editorial: special section on """"autonomous silicon validation and testing of microprocessors and microprocessor-based systems"""""""	2007	-3.4790774596463843	12.135357663731616	610927
610961	EDA	sustainable advantage of a parallel configuration in an optical fpga	2015	-4.324597757273353	12.937396349328806	610988
611009	EDA	design-manufacturing interface: part i - vision	1998	-4.124639696094251	12.578105171064475	611036
611043	EDA	parametric yield optimization using leakage-yield-driven floorplanning	2014	-6.428688656280353	12.614497774043867	611070
611097	EDA	ate test time reduction using asynchronous clock period	2013	-5.896244861580929	12.57478863583168	611124
611220	EDA	multi-valued arbiters for quality enhancement of puf responses on fpga implementation	2016	-5.94902026989854	11.98995297274018	611247
611336	EDA	dynamically de-skewable clock distribution methodology	2008	-6.718436591829871	13.495771245283914	611363
611359	Arch	exploring the vulnerability of cmps to soft errors with 3d stacked non-volatile memory	2011	-4.948479112862682	13.85774646872217	611386
611376	EDA	static statistical timing analysis for latch-based pipeline designs	2004	-6.1777203790160025	12.189275929288677	611403
611677	EDA	storage optimization by replacing some flip-flops with latches	1996	-5.63685563666543	12.021529625001474	611704
611894	Robotics	reconfigurable logical cells using a maximum sensibility neural network	2014	-5.651612174188836	11.65892449690902	611921
612090	Arch	scalability and design-space analysis of a 1t-1mtj memory cell	2011	-5.485408535451825	13.51546126820149	612117
612202	Arch	sram stability analysis for different cache configurations due to bias temperature instability and hot carrier injection	2016	-5.660085221181284	13.794190650077288	612229
612302	EDA	deterministic circuit variation for anti-tamper applications	2011	-4.658131990252071	15.106306961501115	612329
612445	EDA	can clock faults be detected through functional test?	2006	-5.270848040353119	11.689251710489195	612472
612640	Arch	a timing-monitoring sequential for forward and backward error-detection in 28 nm fd-soi	2018	-5.7635008709335676	13.33465849890471	612667
612819	EDA	0.18-um cmos process highly sensitive differential optically reconfigurable gate array vlsi	2012	-5.294332427135987	13.799477833192654	612846
612868	EDA	reduced ate interface for high test data compression	2011	-4.599213368116032	12.128593790676966	612895
612876	EDA	new fault models and efficient bist algorithms for dual-port memories	1997	-5.427883618776405	11.90559791111788	612903
612903	EDA	methodologies for tolerating cell and interconnect faults in fpgas	1998	-4.5611740534612055	12.447171065416356	612930
612945	Arch	a low power soft error suppression technique for dynamic logic	2005	-5.8689251522222134	13.769997901198339	612972
612994	Arch	a 3des implementation especially for cbc feedback loop mode	2017	-7.0230824345904015	14.931088072874047	613021
613095	EDA	gate sizing and buffer insertion using economic models for power optimization	2004	-7.002835945143543	12.24009138486923	613122
613121	Arch	secure split-test for preventing ic piracy by untrusted foundry and assembly	2013	-4.956845780558868	14.890891862000645	613148
613295	EDA	a probabilistic design optimization for mems tunable capacitors	2008	-6.677871385054632	11.94864735424558	613322
613312	Vision	a 0.35 v, 375 khz, 5.43 µw, 40 nm, 128 kb, symmetrical 10t subthreshold sram with tri-state bit-line	2016	-6.898356440696719	14.226406248252266	613339
613407	EDA	vericdf: a new verification methodology for charged device failures	2002	-5.309005137393574	12.696661602157546	613434
613428	EDA	structured asic: methodology and comparison	2010	-4.1560221648104285	12.615320313753175	613455
613477	EDA	low power circuit design based on heterojunction tunneling transistors (hetts)	2009	-6.566962141236838	13.724931953254005	613504
613779	EDA	controlling nbti degradation during static burn-in testing	2011	-5.941684701608143	13.125230996187616	613806
613976	EDA	testing-based watermarking techniques for intellectual-property identification in soc design	2008	-4.799306659447853	14.62299531656799	614003
614329	Security	a hierarchical ip protection approach for hard ip cores	2015	-4.9974670897175235	14.892416118476019	614356
614350	EDA	effectiveness improvement of ecr tests	2003	-5.4938237421391865	11.844394011647713	614377
614552	EDA	modeling, detection, and diagnosis of faults in multilevel memristor memories	2015	-5.060098224328026	13.117507961947036	614579
614671	EDA	power minization in lut-based fpga technology mapping	2001	-6.826988620182468	11.560134642068048	614698
614742	EDA	parallel ser analysis for combinational and sequential standard cell circuits	2016	-5.164370414967241	12.681446688308858	614769
614743	EDA	current sensing completion detection for high speed and area efficient arithmetic	2010	-7.148163934337312	13.775355020084634	614770
614849	Security	system clock and power supply cross-checking for glitch detection	2016	-5.387577317648847	15.06827011334682	614876
614954	EDA	a systematic approach for designing testable vlsi circuits	1991	-4.4159139434732735	11.474635436435749	614981
615087	EDA	a study on the effects of variability on performance of cnfet based digital circuits	2012	-6.280697432902894	13.310661350712127	615114
615111	EDA	soft-error tolerance analysis and optimization of nanometer circuits	2005	-6.1086746139875565	12.735405775830248	615138
615159	EDA	system-on-a-chip test scheduling with precedence relationships, preemption, and power constraints	2002	-5.6923788725379865	11.85114536672476	615186
615423	EDA	novel radiation hardened latch design considering process, voltage and temperature variations for nanoscale cmos technology	2011	-6.086401928841363	13.864346756727226	615450
615443	EDA	embedded dsp devices	2014	-3.3798637769070683	13.17555019668556	615470
615494	HCI	smoke, mirrors, and manufacturable displays	2005	-3.5420620007362564	13.04852710873335	615521
615574	EDA	intellectual property protection of hdl ip cores through automated signature hosting	2007	-5.137459761598902	15.019593728638599	615601
615690	EDA	structured analog circuit design and mos transistor decomposition for high accuracy applications	2010	-6.094048880438943	11.519238387160316	615717
615775	EDA	informer: an integrated framework for early-stage memory robustness analysis	2014	-4.829224949984589	13.176646304928047	615802
615905	EDA	system-level leakage variability mitigation for mpsoc platforms using body-bias islands	2012	-5.956228198019107	13.39959359426126	615932
615948	EDA	efficient timing analysis for cmos circuits considering data dependent delays	1994	-6.168504832739058	11.624871322916851	615975
615952	Logic	instruction-driven wake-up mechanisms for snoopy tap controller	1999	-3.9440200644317223	11.689310477174695	615979
616047	EDA	estimation of power reduction by on-chip transmission line for 45nm technology	2006	-6.341839639373826	13.662108477023173	616074
616105	EDA	chip hierarchical design system (chds): a foundation for timing-driven physical design into the 21st century	1997	-3.7952208454727834	12.68276237295318	616132
616625	Arch	opportunistic transient-fault detection	2006	-4.423737889994717	13.893578942798573	616652
616661	EDA	fine-grain reconfigurable logic cells based on double-gate mosfets	2008	-6.8954389225979185	13.554048882379735	616688
616712	SE	two software techniques for on-line error detection	1992	-3.946545863364233	13.474427124591324	616739
617013	Arch	panel: when will the cost of dependability end innovation in computer design?	2015	-4.439292543313122	13.075214315043947	617040
617027	EDA	process variation impact on fpga configuration memory	2009	-5.7822073919677175	13.088364701594283	617054
617130	Embedded	a new delay testing signal scheme robust to power distribution network impedance variation	2017	-5.857301147743637	12.235113324670149	617157
617244	EDA	achieving design closure through delay relaxation parameter	2003	-6.398989288425372	11.981235019923608	617271
617307	EDA	simultaneous optimization of skew and control step assignments in rt-datapath synthesis	2008	-6.422005953070006	11.861290753171568	617334
617363	EDA	yield threats and inadequacy of one-time test	2003	-4.701160535166356	12.666500290062967	617390
617517	Embedded	exploiting embedded fpga in on-line software-based test strategies for microprocessor cores	2009	-3.8633511968220384	12.42567717479616	617544
617616	EDA	defect tolerance in multiple-fpga systems	2005	-5.146576372860216	12.293287612178053	617643
617833	EDA	dual-level adaptive supply voltage system for variation resilience	2010	-5.189406553956684	13.984808399114545	617860
617905	Arch	a complete strategy for testing an on-chip multiprocessor architecture	2002	-4.361327498980159	11.460221151839388	617932
617973	EDA	efficient bist tpg design and test set compaction for delay testing via input reduction	1998	-5.429198176075026	11.510046949071537	618000
618009	EDA	parameterized all-digital pll architecture and its compiler to support easy process migration	2014	-5.133225609099951	12.161318452041268	618036
618073	EDA	exploiting replicated checkpoints for soft error detection and correction	2013	-3.8270038151658192	14.111005627390233	618100
618090	EDA	fpga-based protection scheme against hardware trojan horse insertion using dummy logic	2015	-5.121064802596691	15.061120323137196	618117
618289	EDA	buffered clock tree for high quality ic design	2004	-7.093124238880781	12.21173361354833	618316
618306	EDA	a novel interconnect camouflaging technique using transistor threshold voltage.	2017	-5.113246950733165	14.872142258306134	618333
618400	EDA	detection of multiple transitions in delay fault test of sparc64 microprocessor	2004	-5.358573466294212	11.443045457798656	618427
618624	Arch	design of a 64-bit low-energy high-performance adder using dynamic feedthrough logic	2009	-6.7241731561563745	13.659908468284296	618651
618793	EDA	ram-based fpga's: a test approach for the configurable logic	1998	-4.382899166851841	12.038890113357205	618820
618863	Robotics	practical redundant-via insertion method considering manufacturing variability and reliability	2009	-5.755178859761563	12.545981549409866	618890
618910	EDA	ispd 2018 initial detailed routing contest and benchmarks	2018	-7.162874556472167	11.68814791543026	618937
619073	Embedded	optimum redundancy design for new-generation eproms based on yield analysis of previous generation	1992	-4.810946441325858	12.536563501408672	619100
619108	EDA	thermal implications of on-chip voltage regulation: upcoming challenges and possible solutions	2014	-5.5503924138426095	13.836088505272226	619135
619110	Embedded	security extension for ieee std 1149.1	2006	-4.688550692498176	14.66137909460804	619137
619155	Arch	a high performance reliable noc router	2016	-3.638606359879721	13.808946947239065	619182
619163	EDA	wafer-level defect screening for “big-d/small-a” mixed-signal socs	2009	-4.773929885325903	12.225475905028588	619190
619388	EDA	an easy-to-design puf based on a single oscillator: the loop puf	2012	-5.558925655948001	15.111549254913006	619415
619420	EDA	analytical model for tddb-based performance degradation in combinational logic	2010	-5.976593101648394	13.18499978991869	619447
619902	SE	evaluating distortion in fault injection experiments	2014	-4.540876105954844	11.61640898580465	619929
619923	EDA	variability-aware memory management for nanoscale computing	2013	-3.668603474672605	13.985697761371247	619950
620270	EDA	on-chip aging sensor to monitor nbti effect in nano-scale sram	2012	-5.768708519863516	13.891730907693017	620297
620363	Arch	thermal optimization in network-on-chip-based 3d chip multiprocessors using dynamic programming networks	2014	-3.648793467299896	13.771427041014185	620390
620396	EDA	a practical, low-overhead, one-cycle correction design method for variation-tolerant digital circuits	2018	-5.267192141632681	12.40260245212518	620423
620413	Embedded	a software-based fault detection scheme for wireless sensor networks	2016	-3.9446787571504087	13.8827026419894	620440
620422	EDA	counterfeit ic detection using light emission	2014	-5.166517066836488	14.095871681697288	620449
620475	EDA	efficient memristor model implementation for simulation and application	2017	-6.800908155281639	13.576078316600867	620502
620677	Arch	toward efficient check-pointing and rollback under on-demand sbst in chip multi-processors	2015	-3.6844813593294874	14.118055318067631	620704
620757	Arch	low power search engine using non-volatile memory based tcam with priority encoding and selective activation of search line and match line	2018	-6.805357997927334	14.158882885987067	620784
620770	Arch	the architectural elements of a symmetric fault-tolerant multiprocessor	1975	-3.947373227506224	13.169603909204278	620797
620772	EDA	"""exploring """"temperature-aware"""" design in low-power mpsocs"""	2006	-4.87711927378369	13.90275164446084	620799
620818	EDA	bti impact on sram sense amplifier	2013	-6.065758104816326	13.77724889359278	620845
620845	EDA	impacts of inductance on the figures of merit to optimize global interconnect	2006	-6.542258722818369	13.218339196610767	620872
621022	Networks	how much logic should go in an fpga logic block	1998	-6.369843009353048	12.29959823439234	621049
621040	Arch	halsim - a very fast sparc v9 behavioral model	1994	-5.246919110056808	15.066938317325663	621067
621140	Arch	live demonstration: characterization of rram crossbar arrays at a click of a button	2016	-3.4818201609326302	12.167246294279654	621167
621418	Robotics	node-covering based defect and fault tolerance methods for increased yield in fpgas	1996	-4.542107274300325	12.856452923509664	621445
621524	Arch	node-covering, error-correcting codes and multiprocessors with very high average fault tolerance	1997	-4.36924749044631	13.691938424633902	621551
621603	EDA	bilateral testing of nano-scale fault-tolerant circuits	2006	-4.809309837382616	12.61666259918107	621630
621660	EDA	impact of fin thickness and height on read stability / write ability in tri-gate finfet based sram	2012	-6.481556270671108	13.635807374108994	621687
621661	EDA	isolation-based decorrelation of stochastic circuits	2016	-5.479936653178734	12.873501878854102	621688
621823	Security	a comprehensive analysis on vulnerability of active shields to tilted microprobing attacks	2018	-5.060237077860959	14.972683306836243	621850
621922	EDA	online placement and scheduling algorithm for reconfigurable cells in self-repairable field-programmable gate array systems	2018	-3.8557212412051793	13.770869029441972	621949
621974	EDA	event-emu: an event driven timing simulator for mos vlsi circuits	1989	-6.2500404442696285	12.020603715372832	622001
622036	EDA	automated low cost scheduling driven watermarking methodology for modern cad high-level synthesis tools	2017	-5.069266498888716	14.931335610605347	622063
622221	EDA	minimizing total power by simultaneous v/sub dd//v/sub th/ assignment	2004	-6.41978663787637	13.534563246005314	622248
622481	HPC	towards scalable reliability frameworks for error prone cmps	2009	-3.704206836076054	14.216326875874918	622508
622547	EDA	tile-based qca design using majority-like logic primitives	2005	-6.235315411571047	11.658406801813204	622574
622666	EDA	rlc coupling-aware simulation and on-chip bus encoding for delay reduction	2006	-6.748519139029377	13.087459096530626	622693
622805	EDA	power and signal integrity challenges in 3d systems	2013	-5.426786229865316	12.876029345831926	622832
622813	EDA	a verification strategy for fault-detection and fault-tolerance circuits	2011	-4.266273769956936	13.24166792061868	622840
622907	EDA	design and verification of analog cmos circuits using the gm/id-method with age-dependent degradation effects	2016	-5.7027271590526505	12.926975624856755	622934
622924	ML	a study of test quality/tester scan memory trade-offs using the sematech test methods data	1999	-4.164654632663166	11.793305233499165	622951
623042	EDA	built-in self test based on multiple on-chip signature checking	1999	-5.4435673806668925	11.65171545088086	623069
623069	EDA	from milliwatts to megawatts : system level power challenge	2009	-3.4266522785173463	12.783506819504588	623096
623196	Arch	swift: software implemented fault tolerance	2005	-3.7431031667870625	14.089249382040107	623223
623455	EDA	ultra-low-power ultra-fast hybrid cnems-cmos fpga	2010	-6.716909057913818	13.987019926169744	623482
623565	EDA	self synchronous circuits for robust operation in low voltage and soft error prone environments	2013	-4.883522605946287	12.539942707860146	623592
623683	EDA	test set embedding into low-power bist sequences using maximum bipartite matching	2012	-5.696559554746591	11.936378443769927	623710
623772	EDA	design and performance analysis of ultra low power 6t sram using adiabatic technique	2012	-5.957757767808063	13.69071601226718	623799
623808	EDA	fast toggle rate computation for fpga circuits	2008	-6.158094306913787	12.349594628332872	623835
623862	EDA	physical synthesis for cpld architectures	2009	-4.417524523755885	11.67420884157176	623889
623872	EDA	structure-aware placement for datapath-intensive circuit designs	2012	-6.7003655479664666	11.626142205673478	623899
624164	EDA	logic filter cache for wide-vdd-range processors	2016	-6.446070960868397	14.211702612859405	624191
624172	Arch	increasing radiation tolerance of field-programmable-gate-array-based computers through redundancy and environmental awareness	2014	-4.163769360087215	13.605455912907855	624199
624237	Embedded	soft error vulnerability assessment of the real-time safety-related arm cortex-r5 cpu	2016	-3.6208473471289473	13.573489428632927	624264
624296	EDA	a layout-aware automatic sizing approach for retargeting analog integrated circuits	2013	-6.553242034872737	12.097877808805206	624323
624409	EDA	dual-sampling skewed cmos design for soft-error tolerance	2006	-6.448955616897358	13.603715894812794	624436
624445	EDA	transistor sizing for reliable domino logic design in dual threshold voltage technologies	2001	-6.693820015821338	13.189893830045355	624472
624598	EDA	design challenges for a differential-power-analysis aware gals-based aes crypto asic	2006	-5.094632635093789	14.759836341419204	624625
624629	ML	on the fault diagnosis of a vlsi cellular array	1990	-4.9053904475353445	12.496803511153177	624656
624637	Arch	sd-pcm: constructing reliable super dense phase change memory under write disturbance	2015	-4.4588836578999835	14.336433094194307	624664
624716	EDA	identifying fpga ip-cores based on lookup table content analysis	2006	-5.383874083101702	15.059857630853474	624743
624749	Arch	an adaptive low-overhead mechanism for dependable general-purpose many-core processors	2013	-4.0800406921576835	14.01486951269463	624776
624979	EDA	a systematic methodology to improve yield per area of highly-parallel cmps	2012	-5.192931775937204	12.800738148831645	625006
625001	ECom	a transistor-driven magnetic-core memory	1957	-6.512366456783949	14.056983607624508	625028
625176	EDA	generic partial dynamic reconfiguration controller for transient and permanent fault mitigation in fault tolerant systems implemented into fpga	2014	-4.025501866105278	13.148754040322158	625203
625191	EDA	a cluster-based reliability- and thermal-aware 3d floorplanning using redundant stsvs	2015	-6.74450049117398	12.601065123753473	625218
625195	Mobile	towards a wireless medical smart card	2012	-3.7191652757226015	14.167366584451473	625222
625438	EDA	si for free: machine learning of interconnect coupling delay and transition effects	2015	-5.843385454919602	11.80090992214028	625465
625466	EDA	session abstract	2006	-5.705654854236102	13.392803712110432	625493
625908	EDA	designing working systems with imperfect chips	2010	-4.150650987691862	12.863469735256526	625935
625960	EDA	optical interconnection as an ip macro of a cmos library	2001	-4.157792193126443	13.324733232118778	625987
626004	EDA	scaling trends of on-chip power distribution noise	2002	-6.198736676864704	13.207593633025832	626031
626344	Arch	thermal requirements in future 3d processors	2013	-5.533718163637171	14.026403503770874	626371
626433	EDA	combined impact of bti and temperature effect inversion on circuit performance	2016	-6.096664407662129	13.487122702896595	626460
626567	EDA	a power-efficient pulse-based in-situ timing error predictor for pvt-variation sensitive circuits	2014	-6.1926951856129735	13.746590157884775	626594
626777	EDA	design and demonstration of a fully integrated multi-technology fpga: a reconfigurable architecture for photonic and other multi-technology applications	2009	-3.7915297865514703	13.152661508677086	626804
626865	Arch	a fully self-timed bit-serial pipeline architecture for embedded systems	2003	-3.7822030621511913	12.121857575710392	626892
626927	Vision	a statistically optimal macromodeling framework with application in process variation analysis of mems devices	2012	-6.041991404291171	12.314116911692519	626954
627106	EDA	tfa: a threshold-based filtering algorithm for propagation delay and slew calculation of high-speed vlsi interconnects	2004	-6.3925597215521845	12.219481184526215	627133
627169	EDA	current testability analysis of feedback bridging faults in cmos circuits	1995	-5.372216951714185	11.561097527255384	627196
627204	HPC	matrix codes for reliable and cost efficient memory chips	2011	-5.287508611828601	13.653360153107851	627231
627253	EDA	a new low power test pattern generator using a variable-length ring counter	2009	-5.913812631294558	11.807355450643016	627280
627432	EDA	an examination of feedback bridging faults in digital cmos circuits	1993	-5.675907255785496	11.681454771540027	627459
627460	Arch	new power index model for switching power analysis from adder graph of fir filter	2009	-6.443884324040874	12.607378725983493	627487
627560	HPC	an or-type cascaded match line scheme for high-performance and edp-efficient ternary content addressable memory	2016	-7.116062972476553	14.068140891248536	627587
627643	EDA	reliability-aware floorplanning for 3d circuits	2005	-6.647460283790723	12.704171038245425	627670
628146	EDA	information dispersion for trojan defense through high-level synthesis	2016	-5.038046030429672	14.984752486164405	628173
628268	EDA	low-power reconfigurable signal processing via dynamic algorithm transformations (dat)	1998	-6.402076527534607	11.6755983900193	628295
628272	EDA	statistical simulation and modeling of nano-scale cmos vco using artificial neural network	2011	-6.413379624391262	12.411947785946404	628299
628317	EDA	functional self-test of high-performance pipe-lined signal processing architectures	2015	-4.286875500913649	11.92698212963066	628344
628506	EDA	challenges and opportunities for low power fpgas in nanometer technologies	2005	-4.166956489157476	13.522350932388726	628533
628682	Arch	pvta tolerant self-adaptive clock generation architecture	2012	-5.925271585917567	13.460800978044311	628709
628685	EDA	high performance and low power completion detection circuit	2003	-6.7746773311588	13.41410551518524	628712
628732	Embedded	investigation of alpha-induced single event transient (set) in 10 nm finfet logic circuit	2018	-5.8395913710604015	13.345271800333398	628759
628917	EDA	evaluation of design for reliability techniques in embedded flash memories	2007	-4.9595591303576585	13.870263584886372	628944
628961	EDA	comparison of iddt test efficiency in covering opens in srams realised in two different technologies	2011	-5.33572195669621	12.522807246891086	628988
629106	Arch	functional unit duplication for reducing dynamic power	2010	-6.617304984536312	13.437247184846056	629133
629124	EDA	quantum-dot cellular automata spice macro model	2005	-5.6087709784754445	12.530949199990213	629151
629255	EDA	charge-sharing alleviation and detection for cmos domino circuits	2001	-5.851134567864044	12.615845083288761	629282
629355	EDA	multiple tests for each gate delay fault: higher coverage and lower test application cost	2005	-5.424691813217014	11.320722603630244	629382
629365	EDA	intsim: a cad tool for optimization of multilevel interconnect networks	2007	-5.0418904432567375	12.998829815408481	629392
629466	EDA	3d module placement for congestion and power noise reduction	2005	-6.75006699696388	12.43866618338954	629493
629771	EDA	clamping virtual supply voltage of power-gated circuits for active leakage reduction and gate-oxide reliability	2013	-6.135225781179972	13.660312157245073	629798
629965	Arch	effects of elevated temperature on tunable near-zero threshold cmos	2001	-6.7845828559479555	14.088464931233235	629992
629996	EDA	a comprehensive soc design methodology for nanometer design challenges	2006	-4.372481499406332	12.893909454391544	630023
630103	EDA	at-speed testing of inter-die connections of 3d-sics in the presence of shore logic	2015	-5.260826875244322	11.89249214733356	630130
630130	EDA	speeding up vlsi layout verification using fuzzy attributed graphs approach	2006	-6.145381170267278	11.683349249446485	630157
630172	EDA	process design kit for flexible hybrid electronics	2018	-4.322037425301376	12.905810856518876	630199
630371	Arch	characterization of a 16-bit threshold logic single-electron technology adder	2004	-7.185516410902153	13.171793827978131	630398
630486	EDA	testing of 3d ic with minimum power using genetic algorithm	2015	-5.908837523949485	12.37801244281194	630513
630541	EDA	a framework for self-diagnosis and condition monitoring for embedded systems using a som-based classifier	2008	-3.7390254033448302	11.817191830262988	630568
630625	EDA	considering crosstalk effects in statistical timing analysis	2014	-6.598362881480937	12.430635042191788	630652
630633	EDA	timing modeling at rt-level by separation of design- and stress related aging impacts	2017	-5.908955247620058	12.47384363577564	630660
630717	Arch	comparative analysis of flip-flop architectures for subthreshold applications in 28nm fdsoi	2015	-6.956979139855035	13.914506098931415	630744
630756	EDA	static read stability and write ability metrics in finfet based sram considering read and write-assist circuits	2012	-5.867043413035398	13.559135883410585	630783
630855	EDA	a scalable and adaptive technique for compensating process variations and controlling leakage and delay in the fpga	2013	-6.585412259740419	13.726085603503034	630882
630878	EDA	a process variation compensation scheme using cell-based forward body-biasing circuits usable for 1.2v design	2008	-6.615075588315051	13.694889889548865	630905
630899	EDA	a new technique for totally self-checking cmos circuit design for stuck-on and stuck-off faults	1992	-6.0362845808984185	11.720901357594894	630926
630928	SE	a low-cost testing for transient faults	2006	-4.229184505431826	11.671747593472679	630955
630962	EDA	keynote: variation-tolerant adaptive and resilient designs in nanoscale cmos	2013	-4.11022764684592	14.190638475116925	630989
631036	EDA	redundancy and testability in digital filter datapaths	1999	-4.8138850922912235	11.658879062408335	631063
631044	EDA	metastability immune and area efficient error masking flip-flop for timing error resilient designs	2018	-6.128615796461258	13.72618463635409	631071
631129	EDA	recycled ic detection through aging sensor	2018	-5.681421665501768	13.954712886262922	631156
631205	Arch	unsync-cmp: multicore cmp architecture for energy-efficient soft-error reliability	2014	-3.9392794620283933	14.13082227681582	631232
631375	EDA	post-layout optimization of power and timing for ecl lsis	1995	-6.770280379952239	12.674985537205405	631402
631404	EDA	efficient statistical capacitance variability modeling with orthogonal principle factor analysis	2005	-6.969152940433474	12.27955702501677	631431
631406	EDA	optimizing floating point units in hybrid fpgas	2012	-4.596186320317873	13.464655031389727	631433
631421	Arch	towards nanoelectronics processor architectures	2007	-3.5234233997284288	14.175144965761898	631448
631612	EDA	energy consumption and low power design of optical equipment	2010	-3.8217061250638396	12.1708094925052	631639
631661	EDA	replica bit-line technique for embedded multilevel gain-cell dram	2012	-5.807947112817464	13.838519724660587	631688
631710	EDA	efficient yield optimization for analog and sram circuits via gaussian process regression and adaptive yield estimation	2018	-6.449665625192679	12.108821756601555	631737
631987	EDA	in-situ timing monitoring methods for variation-resilient designs	2014	-5.687309670444258	13.413572298383787	632014
632018	EDA	introduction to special issue on cross-layer dependable embedded systems	2014	-4.287908666277608	13.616061865875526	632045
632029	EDA	an application-specific adjoint sensitivity analysis framework for clock mesh sensitivity computation	2009	-6.965389391204725	11.854960543109481	632056
632382	EDA	assessing layout density benefits of vertical channel devices	2018	-5.993338864558746	13.327492507923829	632409
632422	EDA	a write-back-free 2t1d embedded dram with local voltage sensing and a dual-row-access low power mode	2012	-6.587600389149673	14.121965514645085	632449
632665	EDA	teshop: a temperature sensing based hotspot-driven placement technique for fpgas	2016	-5.763886599813545	13.666887373066153	632692
632828	Robotics	topological constraints for e. f. rent's work on microminiature packaging and circuitry	2014	-3.996812555182203	12.61101464702814	632855
632925	EDA	reconfiguration for enhanced alternate test (realtest) of analog circuits	2004	-5.496540532884223	11.316747268807926	632952
632938	EDA	openplc: an open source alternative to automation	2014	-3.6566680203521615	12.018506216199555	632965
633028	EDA	a new error masking flip-flop with one cycle correction penalty	2017	-5.8459205056911445	13.755445379183733	633055
633216	EDA	double-data-rate, wave-pipelined interconnect for asynchronous nocs	2009	-3.7445951226399656	14.213793280208106	633243
633285	Crypto	is scan (alone) sufficient to test today?s microprocessors? not quite, but we can?t get the job done without it	2002	-4.532264740316193	12.234303882538354	633312
633293	EDA	cheap and cheerful: a low-cost digital sensor for detecting laser fault injection attacks	2016	-5.297326477227633	14.871140571510816	633320
633370	EDA	an asynchronous network-on-chip router with low standby power	2014	-6.915070691143218	13.840646670963515	633397
633552	EDA	analysis and optimization of static power considering transition dependency of leakage current in vlsi circuits	2005	-6.18150020475275	11.976805136192475	633579
633709	EDA	a register-transfer level testability analyzer	2011	-5.40656776167638	11.341977813679831	633736
633782	Arch	a built-in test and characterization method for circuit marginality related failures	2008	-5.769396875266254	13.002197803234301	633809
633796	SE	integration of design, manufacturing and testing	1994	-4.269830091932262	12.45881049662232	633823
633807	EDA	reduced reconfigurable logic circuit design based on double gate cntfets using ambipolar binary decision diagram	2013	-5.639233083172207	12.326805554329347	633834
634011	Arch	memristor mos content addressable memory (mcam): hybrid architecture for future high performance search engines	2011	-5.741691902932223	13.954926217371678	634038
634139	Arch	high speed true random number generator based on open loop structures in fpgas	2009	-5.7682652860442625	15.072360959224383	634166
634162	HPC	a software scheduling solution to avoid corrupted units on gpus	2016	-3.3887930448903147	14.155943280647929	634189
634264	EDA	enhancing random-pattern coverage of programmable logic arrays via masking technique	1989	-5.588022611005784	11.374076209658284	634291
634273	Arch	fully redundant clock generation and distribution with dynamic oscillator switchover	2007	-3.905405562066024	13.274156872977926	634300
634377	EDA	a novel obstacle-aware multiple fan-out symmetrical clock tree synthesis	2017	-6.974352082811241	12.49196008390452	634404
634624	EDA	read static noise margin aging model considering sbd and bti effects for finfet srams	2016	-6.357163010199455	13.431788137557476	634651
634755	SE	functional-level hardware simulation with pull-model data flow	2010	-3.8833617498391466	11.730942235690012	634782
635049	EDA	thinking outside of the chip	2010	-3.960271824597088	12.220092286277712	635076
635115	EDA	integration of hard repair techniques with ecc for enhancing fabrication yield and reliability of embedded memories	2015	-4.794818374426145	13.72793101806054	635142
635232	EDA	power-consumption rrrrreduction in asynchronous circuits using delay path unequalization	2003	-6.556301388215831	12.286379350503976	635259
635245	EDA	analysis of resistive-bridging defects in sram core-cells: a comparative study from 90nm down to 40nm technology nodes	2010	-5.4468523094668795	12.596177099383633	635272
635339	EDA	an evolutionary approach for standard-cell library reduction	2007	-5.9438443573864825	11.747507831516618	635366
635376	EDA	formal verification techniques: industrial status and perspectives	2002	-3.4751601435489463	12.027179459297226	635403
635378	AI	energy-dissipation limits in variance-based computing	2017	-6.216197285631028	13.911410441252368	635405
635457	EDA	feol/beol wear-out estimator using stress-to-frequency conversion of voltage/temperature-sensitive ring oscillators for 28nm automotive mcus	2016	-5.86680240680148	13.383801134269	635484
635479	SE	statistical test: a new paradigm to improve test effectiveness & efficiency	2007	-4.885570269578405	11.453309302091151	635506
635626	EDA	fast logic synthesis for rram-based in-memory computing using majority-inverter graphs	2016	-6.829018967213278	11.893730245875915	635653
635669	EDA	the performance and behaviour of dual edge triggered flip-flops in nanotechnology	2012	-6.434172775172256	13.393849913549644	635696
635684	EDA	reversible logic implementation of aes algorithm	2013	-6.768187987992327	15.118360335919052	635711
635718	EDA	testing the unidimensional interconnect architecture of symmetrical sram-based fpga	2002	-5.21788175304984	11.735467913330705	635745
635799	Arch	a new design for a lookahead carry generator	1996	-7.072560822662856	13.056826092466087	635826
635828	EDA	observation of one-fifth-of-a-clock wake-up time of power-gated circuit	2004	-7.121520432257343	13.860456955440089	635855
635831	Arch	characterising a cpu fault attack model via run-time data analysis	2017	-4.60831016047228	14.622088666223993	635858
635834	Arch	a chip-stacked memory for on-chip sram-rich socs and processors	2009	-3.7027321712905263	14.08960001692495	635861
636106	EDA	an embedded autonomous scan-based results analyzer (eara) for soc cores	2003	-4.035368449544884	11.856424672278754	636133
636197	EDA	a 28nm high-density 6t sram with optimized peripheral-assist circuits for operation down to 0.6v	2011	-6.275178611118621	13.93943358904542	636224
636228	EDA	a technique for accelerating injection of transient faults in complex socs	2011	-4.094900082285879	12.150862353879203	636255
636231	Security	f1: designing secure systems: manufacturing, circuits and architectures	2016	-4.946579293140887	14.94956611680729	636258
636295	EDA	reliability analysis of mips-32 microprocessor register files designed with different fault tolerant techniques	2016	-4.4524097477356035	11.665995785340431	636322
636901	Arch	cryogenic-dram based memory system for scalable quantum computers: a feasibility study	2017	-4.1202313928838254	13.548926816947816	636928
636998	Arch	dynamic reduction of voltage margins by leveraging on-chip ecc in itanium ii processors	2013	-5.105501456383881	14.035361331852975	637025
637018	EDA	a scalable built-in self-recovery (bisr) vlsi architecture and design methodology for 2d-mesh based on-chip networks	2011	-4.4625541969371385	13.053668901786814	637045
637061	Theory	the design and implementation of an on-line testable uart	1998	-4.49023036602571	11.794187444635927	637088
637119	Arch	cryocmos hardware technology a classical infrastructure for a scalable quantum computer	2016	-4.275341318425145	13.269574204729803	637146
637315	HPC	an efficient clustering-based approach for mapping parallel programs	1997	-5.649429050904695	11.617477250691831	637342
637417	EDA	a design-for-test solution for monolithic 3d integrated circuits	2017	-4.9014637180714455	12.57275646415998	637444
637560	EDA	diagnosis-based post-silicon timing validation using statistical tools and methodologies	2003	-5.345073924212815	11.426913465136835	637587
637773	EDA	constraint satisfaction in incremental placement with application to performance optimization under power constraints	2007	-7.139336807394288	11.703743491221301	637800
637904	EDA	body bias clustering for low test-cost post-silicon tuning	2012	-6.472113680666246	13.438073233753393	637931
638030	EDA	efficient transition-mode boolean characteristic function with its application to maximum instantaneous current analysis	2007	-6.248874979435481	11.732924030041726	638057
638140	EDA	accelerated shift registers for x-tolerant test data compaction	2008	-5.353974023439808	11.5228354212779	638167
638381	EDA	pyramid-a hierarchical waveform relaxation-based circuit simulation program	1988	-6.162096651220826	11.59514297544179	638408
638484	EDA	an overview of nanoscale devices and circuits	2007	-4.4124954414648645	13.4040510492891	638511
638580	EDA	analysis and optimization of sleep modes in subthreshold circuit design	2007	-6.143841118596559	14.038328617269547	638607
638780	EDA	charge recycling in mtcmos circuits with block dividing	2007	-6.7755341814530725	13.937094176620333	638807
638862	EDA	defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously	2011	-5.101644541440168	12.524324457660358	638889
638884	HPC	a low-power content-addressable memory (cam) using pipelined search scheme	2010	-6.873416373119707	14.249441263106876	638911
638959	EDA	forensic engineering for resolving ownership problem of reusable ip core generated during high level synthesis	2018	-5.0223182363251375	14.913182010216934	638986
639011	EDA	register binding for fpgas with embedded memory	2004	-5.583750749928551	13.103790159829154	639038
639442	EDA	california scan architecture for high quality and low power testing	2007	-5.648432565324995	11.464626718213806	639469
639485	EDA	security analysis of computing systems from circuit-architectural perspective	2017	-4.9477664067709535	14.856146850314222	639512
639711	EDA	vectorless estimation of maximum instantaneous current for sequential circuits	2004	-6.552413854097487	11.353195875216244	639738
639724	EDA	1.9 ghz 1.05v 16-bit risc core for high density and low power operation in 28nm technology	2016	-5.063680259790695	13.89768330753439	639751
639731	EDA	high-frequency circuit design oriented compact bipolar transistor modeling with hicum	2005	-4.629375736683907	12.647207961862945	639758
639758	EDA	meter: measuring test effectiveness regionally	2011	-4.90268877800353	11.834101243189814	639785
639810	EDA	organic computing at the system on chip level	2006	-3.6017538321641718	12.558367604965822	639837
639887	EDA	ic power distribution challenges	2001	-6.097438551229804	12.907081206583973	639914
640007	EDA	design tools for vlsi (position statement)	1980	-3.8030399302116114	12.574189498130956	640034
640072	EDA	reliability of majority voting based vlsi fault-tolerant circuits	1994	-5.093183296678914	12.310709211919116	640099
640143	Visualization	infrastructures for education, research and industry in microelectronics	2004	-3.5413395963624783	12.852672271965249	640170
640230	EDA	an integrated nanophotonic parallel adder	2018	-6.37309173684917	13.727742508078187	640257
640263	Arch	experiences in hardware trojan design and implementation	2009	-4.5987365652011905	14.76842598972677	640290
640298	EDA	soft error rate reduction using circuit optimization and transient filter insertion	2009	-6.7042299198793955	13.074581009382975	640325
640418	Embedded	reliability of malfunction tolerance	2008	-4.36639836139573	12.48636271258599	640445
640461	Arch	stateful implication logic with memristors	2009	-7.122217519065787	12.527145275886443	640488
640699	EDA	faster defect localization in nanometer technology based on defective cell diagnosis	2007	-4.893540643598353	11.889938300887449	640726
641324	EDA	testing conventional logic and memory clusters using boundary scan devices as virtual ate channels	1989	-4.59109202256137	11.960752946878195	641351
641667	Arch	energy optimization in commercial fpgas with voltage, frequency and logic scaling	2016	-5.761168980276693	14.02741297182743	641694
641749	EDA	low-power clock distribution using multiple voltages and reduced swings	2002	-6.911772942552701	13.66031458564872	641776
641867	EDA	an analytical model relating fpga architecture to logic density and depth	2011	-4.797152391879541	12.373471208704979	641894
642085	EDA	relaxing bounds for linear rc mesh circuits	1986	-7.142800167217202	11.592512861821694	642112
642165	EDA	nanoelectronics: challenges and opportunities	2006	-4.221168087490388	13.238041590645006	642192
642213	EDA	energy-efficient datapath scheduling using multiple voltages and dynamic clocking	2005	-6.611998781835388	13.24600037452594	642240
642257	EDA	precision tunable rtl macro-modelling cycle-accurate power estimation	2011	-6.259638368295097	12.491764109198568	642284
642351	EDA	optimum test schedule for soc with specified clock frequencies and supply voltages	2013	-6.5975567103038975	12.54210417117694	642378
642358	Arch	an experimental analysis of power and delay signal-to-noise requirements for detecting trojans and methods for achieving the required detection sensitivities	2011	-5.287270568459995	14.548393370326938	642385
642419	EDA	test scheduling for built-in self-tested embedded srams with data retention faults	2007	-4.9241092525109265	13.956191888261163	642446
642677	EDA	scrambling and data inversion techniques for yield enhancement of nrom-based roms	2012	-5.13530189888345	13.31391742500254	642704
642774	EDA	continuing to shrink: next-generation lithography - progress and prospects	2013	-4.022533399631687	13.05216226294315	642801
643027	EDA	a 190mv supply, 10mhz, 90nm cmos, pipelined sub-threshold adder using variation-resilient circuit techniques	2011	-7.093872975222394	13.849777649981322	643054
643180	EDA	an energy efficient full adder cell for low voltage	2009	-7.204612466809907	13.813510871121652	643207
644104	SE	optimized wafer-probe and assembled package test design for analog circuits	2005	-4.779601791340347	11.863148860842605	644131
644125	EDA	built in self test based design of wave-pipelined circuits in asics	2009	-5.536477863143679	12.385201599169687	644152
644136	EDA	a hierarchical self test scheme for socs	2004	-3.652249859395204	12.651316054018158	644163
644397	EDA	a nonlinear optimization methodology for resistor matching in analog integrated circuits	2012	-6.9396233248750185	11.286020881732796	644424
644472	EDA	why transition coding for power minimization of on-chip buses does not work	2004	-7.086513156835654	13.653524898895215	644499
644502	EDA	in-band cross-trigger event transmission for transaction-based debug	2008	-3.783322730331281	12.31694893606812	644529
644672	EDA	static versus dynamic power losses in cmos vlsi systems considering temperature.	2003	-5.5493515726535625	12.668442513424216	644699
644693	EDA	test data verification - not just the final step for test data before release for production testing	1981	-4.313730573687109	11.774475861342351	644720
644782	EDA	an improved benchmark suite for the ispd-2013 discrete cell sizing contest	2013	-5.999156487161634	11.933660728387682	644809
644874	EDA	majority logic synthesis for spin wave technology	2014	-6.8902282218604025	13.410619323609573	644901
644881	EDA	dre: a framework for early co-evaluation of design rules, technology choices, and layout methodologies	2012	-4.59507496655718	12.358668977195597	644908
645010	Embedded	innovative practices session 2c: memory test	2013	-4.909893062802462	12.719208194902071	645037
645011	EDA	a compact scheme of reading and writing for memristor-based multivalued memory	2018	-6.706521463658488	13.386785698527891	645038
645575	Arch	models for full-chip power dissipation in field programmable gate arrays and the impact of subthreshold leakage current	2003	-5.110130653884227	11.867471571754669	645602
645598	Mobile	trends and challenges in wireless application processors	2009	-3.378851886644484	13.520136282968346	645625
645727	EDA	delay-oriented technology mapping for heterogeneous fpgas with bounded resources	1998	-6.805251431555343	11.518070450831745	645754
645849	Embedded	adaptive voting for fault (vff) node scheme for distributed self-diagnosis	1993	-4.8742649731483185	12.832589818316825	645876
645927	EDA	calligrapher: a new layout-migration engine for hard intellectual property libraries	2005	-5.6685739494785246	12.281936890901893	645954
646035	EDA	transparent bist for ecc-based memory repair	2013	-5.044549083798816	13.636506825673802	646062
646115	EDA	fincanon: a pvt-aware integrated delay and power modeling framework for finfet-based caches and on-chip networks	2014	-5.964414198304608	13.532307929119424	646142
646500	EDA	sensitivity analysis of the circuit model of a medical equipment for the evaluation of leakage currents	2014	-5.010370265374704	12.044806015990991	646527
646605	Logic	design and test automation-gigascale integration (gsi) in the 21st century	1991	-3.9550169406882096	13.096958831531868	646632
646693	EDA	design and analysis of power distribution networks in powerpc microprocessors	1998	-3.577667342345331	12.214263179017847	646720
646759	EDA	efficient techniques for modeling chip-level interconnect, substrate and package parasitics	1999	-5.481900949466612	12.316919439103234	646786
646916	Arch	an optimized checkpointing based learning algorithm for single event upsets	2010	-4.741408562261942	12.721021441668857	646943
647000	EDA	fpga puf using programmable delay lines	2010	-5.934541223400204	14.818357051926755	647027
647021	EDA	an enhanced edac methodology for low power psram	2006	-4.9377115835009855	14.296675433555231	647048
647050	EDA	building reliable systems-on-chip in nanoscale technologies	2015	-3.64553190746812	12.98470194590477	647077
647118	EDA	characterising soft-failures in component-level esd testing	2018	-5.333068270772882	12.682249055830257	647145
647121	Arch	characterizing time-varying behavior and predictability of cache avf	2011	-3.966104133259288	14.020587862651364	647148
647507	EDA	efficient rc power grid verification using node elimination	2011	-6.16028460676762	12.217612630305032	647534
647566	EDA	semicustom design of zigzag power-gated circuits in standard cell elements	2009	-6.875894531608244	13.446227679435895	647593
647643	EDA	a forward/reverse body bias generator with wide supply-range down to threshold voltage	2015	-6.728905280482068	13.948782771012054	647670
647668	EDA	power-aware placement	2005	-6.668117228204527	12.984528454208471	647695
647674	EDA	post-routing redundant via insertion for yield/reliability improvement	2006	-7.217470822918483	11.61638030811126	647701
647881	Arch	row/column redundancy to reduce sram leakage in presence of random within-die delay variation	2008	-5.9880198052815095	13.406400324133976	647908
647912	EDA	synthesis optimization by redesigning fpga architecture for area-speed optimization	2012	-3.7390775004638823	12.575611970132286	647939
648058	Robotics	development of functionally innovative 3d-integrated circuit (dream chip) technology / high-density 3d-integration technology for multifunctional devices	2009	-3.8921541268981295	12.885432617843456	648085
648724	EDA	noise metrics in flip-flop designs *	2005	-6.381866764250294	13.55170639214268	648751
648739	EDA	chip scale camera module (cscm) using through-silicon-via (tsv)	2009	-4.111915075703186	12.896528082967636	648766
648797	Arch	constrained flash memory programming	2011	-6.553670643731077	14.036420182232986	648824
648812	EDA	a random access analog memory with master-slave structure for implementing hexadecimal logic	2017	-6.975546411601754	13.941220031879382	648839
649230	Arch	a new high density and very low cost reprogrammable fpga architecture	1999	-3.8434838480765854	12.632743522169935	649257
649293	EDA	ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on finfets	2013	-6.82603077671603	13.961401935116884	649320
649451	EDA	unraveling variability for process/product improvement	2008	-4.165533128077416	11.757281099830804	649478
649497	EDA	weighted transition based reordering, columnwise bit filling, and difference vector: a power-aware test data compression method	2011	-5.6440359754703895	11.565386424850788	649524
649553	EDA	guest editorial special issue on iscas 2009	2010	-3.6563603434989065	13.036350520450089	649580
649583	EDA	a new crosstalk noise model for domino logic circuits	2003	-6.030693833976737	12.046194214718895	649610
649604	EDA	reducing mutual inductance of wide signal busses through swizzling	2003	-6.866073741094432	12.569738221647382	649631
649663	EDA	a high throughput multiplier design exploiting input based statistical distribution in completion delays	2013	-5.5424426493211785	13.587076707642135	649690
649756	EDA	system-level optimization and benchmarking of graphene pn junction logic system based on empirical cpi model	2012	-4.535372256821046	13.790242422274925	649783
649766	Arch	improving the reliability and energy-efficiency of high-bandwidth photonic noc architectures with multilevel signaling	2017	-7.037902419250357	14.483782878494244	649793
649780	EDA	a simulator of small-delay faults caused by resistive-open defects	2008	-5.303918259291282	11.54190418626559	649807
649858	EDA	a novel approach to perform gate-level yield analysis and optimization considering correlated variations in power and performance	2008	-6.67442340397248	12.207577707938306	649885
649905	HCI	a novel self-recoverable and triple nodes upset resilience dice latch	2018	-4.4578400790098875	11.499975553908186	649932
649920	EDA	multi-block apuf with 2-level voltage supply	2018	-6.263043609052005	14.69984992973485	649947
649935	EDA	switching activity estimation of vlsi circuits using bayesian networks	2003	-6.375472975826857	11.479082222165804	649962
649982	EDA	delay and power estimation models of low-swing interconnects for design planning	2006	-5.583811319444151	12.340579973368914	650009
650266	EDA	tsv stress-aware atpg for 3d stacked ics	2012	-5.913689684052428	12.811133455534653	650293
650326	EDA	leakage power bounds in cmos digital technologies	2002	-6.8127513674680795	11.850636224789385	650353
650342	EDA	an effective tsv self-repair scheme for 3d-stacked ics	2015	-5.481305014088871	12.828358869540056	650369
650370	EDA	sensor-driven reliability and wearout management	2009	-5.7148959634891625	13.505950552122512	650397
650415	EDA	magic's circuit extractor	1985	-6.904073271570272	11.375933652101445	650442
650470	EDA	a greedy algorithm for tolerating defective crosspoints in nanopla design	2004	-6.167836941758722	11.770506364402387	650497
650595	EDA	programmable aging sensor for automotive safety-critical applications	2010	-5.073645819704455	13.318886335107814	650622
650860	EDA	embedded programmable logic core enhancements for system bus interfaces	2007	-4.570010677398124	12.597931135664673	650887
650889	EDA	power estimation and thermal budgeting methodology for fpgas	2004	-5.3172594062139735	13.235454109241081	650916
650986	Embedded	estimating the effect of single-event upsets on microprocessors	2014	-5.035388484917205	12.948978996808693	651013
651033	EDA	wide limited switch dynamic logic circuit implementations	2006	-7.123394150738307	13.564264827086802	651060
651067	EDA	a fast vector reuse verification method for standard cell library	2015	-5.194598157014342	11.473807613315046	651094
651088	EDA	technique for testing a very high speed mixed signal read channel design	2000	-4.53844890972325	11.829416140540278	651115
651157	EDA	an asynchronous pla with improved security characteristics	2006	-5.267927196561064	12.274253583790431	651184
651319	EDA	variability driven gate sizing for binning yield optimization	2006	-6.67379840522599	12.556929829672814	651346
651414	EDA	probabilistic analysis of power and temperature under process variation for electronic system design	2014	-6.305533366002088	12.396916146005962	651441
651450	EDA	a yield-driven regular layout synthesis	2013	-5.257357150017043	12.2518305337126	651477
651667	EDA	powercool: simulation of cooling and powering of 3d mpsocs with integrated flow cell arrays	2018	-5.346862133052538	13.6865602273282	651694
651784	EDA	a systematic design methodology for low-power nocs	2014	-5.31382996978507	13.456183697042658	651811
651845	EDA	analog memristive memory with applications in audio signal processing	2013	-6.889189144735509	13.659591433727686	651872
651952	EDA	gate-level masking under a path-based leakage metric	2014	-5.2706001103173845	14.763478873030099	651979
651970	EDA	blog: post-silicon bug localization in processors using bug localization graphs	2010	-3.9489105278000016	12.045688216771405	651997
652039	Networks	low power fast and dense longest prefix match content addressable memory for ip routers	2009	-7.017074333716834	14.509519413859453	652066
652059	EDA	design of a network of digital sensor macros for extracting power supply noise profile in socs	2016	-4.715078954165075	13.207332384788609	652086
652132	Arch	crossover ring oscillator puf	2017	-5.775181206875553	14.955454796441524	652159
652364	EDA	a fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction	2006	-6.7046739216114455	12.598705891425285	652391
652643	EDA	timing, energy, and thermal performance of three-dimensional integrated circuits	2004	-4.9209337011615135	13.78855825581197	652670
652782	EDA	a software-supported methodology for exploring interconnection architectures targeting 3-d fpgas	2009	-4.634203698548289	13.654655433340313	652809
652797	EDA	hardware-assisted signal activity analysis for power estimation in rapid prototyped systems	2003	-3.370020734148085	12.149063743276054	652824
653417	EDA	improving the tolerance of pipeline based circuits to power supply or temperature variations	2007	-6.239887949565843	13.336789953757034	653444
653536	SE	evaluating component hiding techniques in circuit topologies	2012	-4.913062117870719	14.994659097393	653563
653630	EDA	least leakage vector assisted technology mapping for total power optimization	2004	-6.671034213816682	13.18585497814624	653657
653649	EDA	accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based fpgas	1999	-5.704573107680358	12.580894797431336	653676
653733	HPC	an adaptive tester architecture for volume diagnosis	2010	-5.025811791152746	11.314961190185187	653760
653789	EDA	akord: transistor level and mixed transistor/gate level placement tool for digital data paths	1999	-6.879840510280439	11.611999671658523	653816
653939	EDA	design and optimization of asynchronous circuits with gate-level pipelining	2015	-5.647028151380929	15.001144924005384	653966
653969	EDA	a novel spatio-temporal adaptive bus encoding for reducing crosstalk interferences with trade-offs between performance and reliability	2008	-6.0922276230553045	13.322489432253333	653996
654111	EDA	cost-free scan: a low-overhead scan path design methodology	1995	-5.515787357525669	11.54113090032354	654138
654116	EDA	leakage power reduction for deeply-scaled finfet circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique	2015	-5.999773002107219	13.840612058339968	654143
654166	Logic	design and implementation of a self-checking scheme for railway trackside systems	2002	-4.560511912753318	11.935923408718931	654193
654202	EDA	spatio-temporal wafer-level correlation modeling with progressive sampling: a pathway to hvm yield estimation	2014	-5.693457506234938	11.709440174931242	654229
654307	PL	a survey of architectural techniques for managing process variation	2016	-3.6026392902481224	13.361853565740171	654334
654356	EDA	two new space-time triple modular redundancy techniques for improving fault tolerance of computer systems	2006	-4.563221121808307	13.243989387682426	654383
654441	EDA	switching activity analysis considering spatiotemporal correlations	1994	-6.080762837799089	11.763095348986564	654468
654528	EDA	non-conventional faults in bicmos digital circuits	1992	-5.4952348541958	12.288232014330108	654555
654562	EDA	sub 45nm low power design challenges	2007	-4.507202524666031	13.532618299289975	654589
654613	EDA	matching detection and correction schemes for soft error handling in sequential logic	2015	-4.751652433787543	12.990496719420193	654640
654682	EDA	hierarchical redundancy for two-dimensional orthogonal arrays using defect-tolerant replacement circuits	1993	-5.055223193327288	12.401793138717494	654709
654683	EDA	multiobjective optimization for transistor sizing sub-threshold cmos logic standard cells	2010	-6.521105641852187	13.238727218561012	654710
654764	EDA	multi-clock cycle paths and clock scheduling for reducing the area of pipelined circuits	2006	-6.5147498304562195	12.012205386829127	654791
654896	EDA	weighted logic locking: a new approach for ic piracy protection	2017	-5.098718916166448	15.059898653438255	654923
655274	EDA	concurrent optimization of process dependent variations in different circuit performance measures	2003	-6.552806829830161	11.796630049403909	655301
655374	EDA	post-silicon patching for verification/debugging with high-level models and programmable logic	2012	-4.914310480348048	12.055276051247935	655401
655449	EDA	a speed-up technique for synchronous circuits realized as lut-based fpgas	1994	-6.028791749610647	12.026610798967967	655476
655495	EDA	post-manufacture tuning for nano-cmos yield recovery using reconfigurable logic	2010	-5.9561659740357005	13.410282248215289	655522
655515	EDA	synchronization in digital system design	1990	-4.082174105261839	12.721947332435436	655542
655746	Arch	reducing test power, time and data volume in soc testing using selective trigger scan architecture	2003	-5.707630687104506	11.679212833819244	655773
655798	EDA	optimum wire sizing of rlc interconnect with repeaters	2003	-6.914643480543722	12.811650454271936	655825
655972	EDA	reliable power gating with nbti aging benefits	2016	-6.245960537611658	13.79892162275526	655999
656009	EDA	guest editorial system-level interconnect prediction	2007	-4.062995699639779	12.859011953644359	656036
656288	EDA	post-layout timing simulation of cmos circuits	1993	-5.944269458924456	11.859822003314932	656315
656454	EDA	technical challenges for designing personal digital assistants	1999	-3.518780556390607	13.397255998961988	656481
656469	EDA	reduction of crosstalk pessimism using tendency graph approach	2006	-6.1827641978204655	11.326922325200755	656496
656839	EDA	tamper protection for security devices	2008	-4.759159801508502	14.904342879459946	656866
656849	EDA	introduction to special issue: highlights of nanoarch'09	2011	-4.660887036188882	13.481009367421017	656876
656934	Arch	an investigation of the fault sensitivity of four benchmark workloads	2012	-3.8621421637822073	13.846163027139838	656961
657023	EDA	analyzing area penalty of 32-bit fault tolerant alu using bch code	2011	-5.370569001146516	13.610125929313616	657050
657032	EDA	gate sizing and device technology selection algorithms for high-performance industrial designs	2011	-6.957783680597847	11.899249149975192	657059
657318	EDA	multi-armed bandits for efficient lifetime estimation in mpsoc design	2017	-5.938284282899443	13.499957826991684	657345
657348	Logic	synchronizer behavior and analysis	2009	-6.169971652907616	11.855165723232846	657375
657401	Arch	towards a green electronic world: a collaborative approach	2008	-3.759318075517335	13.29296502081152	657428
657460	EDA	exploring fault-tolerant network-on-chip architectures	2006	-4.348121886139378	13.57828279828726	657487
657533	Arch	htchecker: detecting hardware trojans based on static characteristics	2017	-4.985149323530225	14.656632676545849	657560
657593	EDA	using variable clocking to reduce leakage in synchronous circuits	2010	-6.411974678568416	13.821486557404256	657620
657659	EDA	robust extraction of spatial correlation	2006	-6.926216702097575	12.054302248103092	657686
657699	EDA	bipolar reram based non-volatile flip-flops for low-power architectures	2012	-6.35890265799342	14.111358274166493	657726
657735	EDA	on minimization of test power through modified scan flip-flop	2016	-5.672602835867907	11.947843024408446	657762
657754	EDA	1.1 a smart design paradigm for smart chips	2017	-3.530481247729512	12.85056308579319	657781
657782	EDA	statistical timing analysis of the clock period improvement through clock skew scheduling	2011	-6.502779538110862	12.373915666739213	657809
657786	SE	deep sub-micron iddq testing: issues and solutions	1997	-5.353814057760929	12.29379046312974	657813
657910	EDA	distributed, dynamic, and efficient testing of large scale multiple processor systems	1990	-3.3770990998533486	13.718073083999851	657937
657983	EDA	iterative synthesis methods estimating programmable-wire congestion in a dynamically reconfigurable processor	2011	-7.000312822409339	12.25653081231212	658010
658034	ML	reliable software for unreliable hardware: a cross layer perspective	2016	-4.35252534387575	13.496161627069585	658061
658175	EDA	detecting hardware trojans using backside optical imaging of embedded watermarks	2015	-5.1965556813071325	13.50808357587251	658202
658524	EDA	a high speed bist architecture for ddr-sdram testing	2005	-4.59013745397658	12.571826941139946	658551
659103	EDA	finding deterministic solution from underdetermined equation: large-scale performance variability modeling of analog/rf circuits	2010	-6.823480415296268	11.902472575299376	659130
659255	Arch	nanowire field-programmable computing platform	2013	-4.889352128344525	13.51871910271558	659282
659371	EDA	modeling a verification test system for mixed-signal circuits	2001	-4.145506797409453	12.260417318419766	659398
659426	EDA	a novel atpg method for capture power reduction during scan testing	2007	-5.7281006798767145	12.110878209252991	659453
659452	HPC	code-dependent and architecture-dependent reliability behaviors	2018	-3.425448217847523	13.944944638493276	659479
659990	EDA	integrated circuit security: new threats and solutions	2009	-4.732504054115672	14.644600286399955	660017
660000	HPC	a nanotechnology enhancement to moore's law	2013	-4.194865692220033	13.385414985118047	660027
660097	SE	on-line testing for vlsi - a compendium of approaches	1998	-4.790664833332758	11.839191178573847	660124
660150	HPC	test methodology for motorola's high performance e500 core based on powerpc instruction set architecture	2002	-4.550626586518876	12.0752012139387	660177
660157	EDA	using cad tool for substrate parasitic modeling in smart power technology	2016	-5.59717618498461	12.602555239966804	660184
660340	EDA	delay insensitive system-on-chip interconnect using 1-of-4 data encoding	2001	-3.608714132829476	13.394228341117639	660367
660438	EDA	efficient built-in self test of regular logic characterization vehicles	2015	-5.173733736542633	11.42753809028302	660465
660480	EDA	test techniques and trade-offs for embedded cores and systems	2000	-3.5843562211917943	12.183440706186907	660507
660533	EDA	delay monitoring system with multiple generic monitors for wide voltage range operation	2018	-5.499907596159336	13.83495219642924	660560
660545	EDA	variability aware low-power delay optimal buffer insertion for global interconnects	2010	-5.829507571192832	13.50875146848419	660572
660963	EDA	rapid prototyping on a structured asic fabric	2010	-3.526647408153336	12.04061670038375	660990
661108	EDA	next generation architectures and cad for power aware programmable fabrics	2005	-3.7533573767987742	13.708969758156824	661135
661142	Arch	a fast wake-up power gating technique with inducing a balanced rush current	2012	-6.976745533976589	13.763222996392416	661169
661195	EDA	session 16 overview: innovations in circuits and systems enabled by novel technologies	2016	-4.138669589437469	12.741023653158738	661222
661267	EDA	flow-based computing on nanoscale crossbars: design and implementation of full adders	2016	-6.90026831077166	13.471905887431653	661294
661374	EDA	from low-power to no-power: adaptive clocking for event-driven systems	2018	-5.843630218884575	14.055812614508767	661401
661476	EDA	diagnosing single faults for interconnects in sram based fpgas	1999	-4.905401029284676	11.52213525368377	661503
661698	EDA	a novel simulation technique for testing analog ics	2002	-4.630123055519522	11.74262281752637	661725
661792	EDA	the classification methodology of chip quality using canonical correlation analysis-based variable selection on chip level data	2015	-5.142362838565047	11.767229994892045	661819
661840	SE	bridging fault detection in cluster based fpga by using muller c element	2013	-3.9276582341274713	11.871331807767126	661867
661857	EDA	low power design for soc with power management unit	2011	-6.314795414460442	13.962257280772507	661884
661922	Security	attack resilient architecture to replace embedded flash with sttram in homogeneous iots	2016	-4.623244532671157	14.952069006751707	661949
662152	EDA	design validation on multiple-core cpu supported low power states using platform based infrared emission microscopy (pirem) technique	2012	-3.470386748762222	12.284873152001689	662179
662312	EDA	an efficient fpga implementation in quantum-dot cellular automata	2013	-6.578410966565868	13.120131919893696	662339
662466	Security	ttlock: tenacious and traceless logic locking	2017	-5.106179256270716	15.053775005991044	662493
662487	Robotics	an introduction to rf testing: device, method and system	1998	-4.062559130354924	12.258377665051725	662514
662537	EDA	a bias-dependent model for the impact of process variations on the sram soft error immunity	2011	-6.110444949837638	13.46873562915982	662564
662662	EDA	variable input delay cmos logic for low power design	2005	-6.6740456023667525	12.594907703569401	662689
662717	Arch	subthreshold deep submicron performance investigation of cmos and dtcmos biasing schemes for reconfigurable computing	2009	-6.959872949678607	13.700584226784382	662744
662767	EDA	fault injection into vhdl models: analysis of the error syndrome of a microcomputer system	1998	-4.509685230427525	12.367970527673902	662794
662829	EDA	silicon germanium programmable circuits for gigahertz applications	2007	-6.977847969193162	13.873534735148551	662856
663055	Arch	investigating pvt variability effects on full adders	2016	-6.496481498456489	13.577470617110595	663082
663108	Arch	utilizing reverse short-channel effect for optimal subthreshold circuit design	2006	-6.711285026827697	13.773819325975186	663135
663173	EDA	statistical leakage analysis using the deterministic modeling of cell leakage current	2012	-6.39777898140708	12.303387243960808	663200
663346	EDA	blue team red team approach to hardware trust assessment	2011	-4.817768039387559	14.659675756429829	663373
663404	EDA	combinatorial techniques for mixed-size placement	2005	-7.175996265213207	11.438107501758028	663431
663446	EDA	guest editorial first special section of the ieee transactions on instrumentation and measurement in the area of vlsi testing - future of semiconductor test	2005	-4.061550561508852	12.617823980084756	663473
663554	EDA	a 1.3 ghz fifth generation sparc64 microprocessor	2003	-4.7154364970896445	13.837511990738733	663581
663578	EDA	logic-level analysis of fault attacks and a cost-effective countermeasure design	2008	-5.058516887431024	15.016964509332809	663605
663587	EDA	optimal simultaneous mapping and clustering for fpga delay optimization	2006	-6.826775798558828	11.937185523113243	663614
663740	EDA	impact of nbti on performance of domino logic circuits in nano-scale cmos	2011	-6.57288977758095	13.754142634952247	663767
663783	EDA	an o(n)supply voltage assignment algorithm for low-energy serially connected cmos modules and a heuristic extension to acyclic data flow graphs	2003	-6.888923957936862	12.434281110474894	663810
663932	EDA	clock-gating-aware low launch wsa test pattern generation for at-speed scan testing	2011	-5.789382382968871	12.234352985144932	663959
663978	EDA	virtual probe: a statistical framework for low-cost silicon characterization of nanoscale integrated circuits	2011	-6.5779281942570185	12.224466514761883	664005
664037	EDA	an implementation of ieee 1149.1 to avoid timing violations and other practical in-compliance improvements	2002	-5.0700566336621895	11.516493125274812	664064
664190	Arch	design of fault-tolerant and reliable networks-on-chip	2015	-3.5564541870593764	14.396104635554753	664217
664271	EDA	synthesis of reversible universal logic around qca with online testability	2011	-4.9424184528166935	12.949085302910953	664298
664304	Arch	glitching power reduction through supply voltage adaptation mechanism for low power array structure design	2004	-6.831850075714844	13.466783152159696	664331
664479	EDA	brasil: the braunschweig mixed-mode-simulator for integrated circuits	1996	-5.688067608333054	11.556564564280613	664506
664494	EDA	analyzing the impact of seus on srams with resistive-bridge defects	2016	-5.42532203402403	13.214574278870707	664521
664509	EDA	re-engineering of timing constrained placements for regular architectures	1995	-4.731559581823452	11.576093070105168	664536
664586	EDA	improved approach for noise propagation to identify functional noise violations	2004	-6.08973179369795	11.725961906650545	664613
664607	AI	a simple algorithm to generate all (d, b)-mcs of a multicommodity stochastic-flow network	2006	-3.424438497778372	14.953229283206628	664634
664685	EDA	an locv-based static timing analysis considering spatial correlations of power supply variations	2011	-6.557232593920399	13.307155770455436	664712
665040	EDA	variability aware hierarchical implementation of big chips	2013	-3.9995675111029914	13.163451467127125	665067
665561	EDA	a design for test technique for parametric analysis of sram: on-die low yield analysis	2004	-5.2794949020457755	12.436223597988105	665588
665581	SE	stable memory in substation automation: a case study	1998	-3.6471709447159246	13.246061601772563	665608
665715	EDA	design and modelling of different sram's based on cntfet 32nm technology	2012	-4.7507065149129275	13.704899977455756	665742
666035	EDA	runtime hardware trojan monitors through modeling burst mode communication using formal verification	2018	-4.683266783086684	14.263948231083058	666062
666109	EDA	characterizing the lifetime reliability of manycore processors with core-level redundancy	2010	-3.4668707139121704	14.23136442184483	666136
666139	EDA	an automated shielding algorithm and tool for dynamic circuits	2000	-6.347099109289429	12.765760561012963	666166
666305	DB	vulnerability of secured iot memory against localized back side laser fault injection	2017	-5.072075254934196	15.025196178668649	666332
666430	EDA	functional and timing validation of partially bypassed processor pipelines	2007	-3.397691236607252	11.755313704505847	666457
666534	Arch	instruction-based self-test for delay faults maximizing operating temperature	2017	-5.476007603369308	13.144896553266554	666561
666709	EDA	inducing thermal-awareness in multicore systems using networks-on-chip	2009	-3.64244566209626	13.989711621329482	666736
666717	EDA	how circuit analysis and yield optimization can be used to detect circuit limitations before silicon results	2005	-5.415074253119548	12.924265313917608	666744
667008	EDA	towards formal evaluation and verification of probabilistic design	2014	-5.074285965893888	11.662312557978794	667035
667041	EDA	stego-signature at logic synthesis level for digital design ip protection	2006	-5.050938486674976	14.586296149176883	667068
667273	Embedded	identifying aging-aware representative paths in processors	2015	-4.593040355820801	11.930719784980347	667300
667396	EDA	slider: simulation of layout-injected defects for electrical responses	2012	-4.648460258784328	11.468986313036229	667423
667402	EDA	bist: required for embedded dram	1998	-5.334489834764302	12.518309274227807	667429
667501	EDA	yield and reliability enhancement for 3d ics: dissertation summary: ieee tttc e.j. mccluskey doctoral thesis award competition finalist	2015	-5.078395977828208	12.960659768285756	667528
667706	EDA	tpr: three-d place and route for fpgas	2004	-6.218350946325258	13.176446215527506	667733
667942	EDA	floorplanning for throughput	2004	-6.949716548270338	11.98823443173067	667969
667960	Visualization	finite field fault-tolerant digital filtering architectures	1987	-4.734295229017637	12.697396260814363	667987
668111	EDA	a novel approach to design sar-adc: design partitioning method	2016	-6.404332472050926	12.687522947441805	668138
668224	Theory	on quantum and classical computing with arrays of superconducting persistent current qubits	2000	-5.846332144672459	11.897014917751505	668251
668270	EDA	sneak path testing and fault modeling for multilevel memristor-based memories	2013	-5.293281696874878	12.946075219810824	668297
668293	EDA	selective clock-gating for low-power synchronous counters	2005	-4.30062313412635	11.347645138581724	668320
668324	EDA	a general post-processing approach to leakage current reduction in sram-based fpgas	2004	-6.145704638477713	13.297910425190716	668351
668442	EDA	3dip: an iterative partitioning tool for monolithic 3d ic	2016	-6.845608878170132	12.392150267215607	668469
668532	Arch	modern ic packaging trends and their reliability implications	2006	-4.002583792182092	12.381880995314793	668559
668755	EDA	rain (random insertion) scheduling algorithm for soc test	2004	-7.1602985837281	11.527512531898426	668782
668758	EDA	soc test planning using virtual test access architectures	2004	-5.45592843394217	12.535630382781186	668785
668887	Robotics	simulation model of ibm-watson intelligent system for early software development	2013	-3.83694914120923	11.581014939707172	668914
668948	PL	a wakeup rush current and charge-up time analysis method for programmable power-gating designs	2007	-6.926960989381714	13.425483605843	668975
669021	EDA	secure, performance-oriented data management for nanocmos electronics	2008	-3.5301422523079498	13.016119197394087	669048
669466	EDA	auto-adaptive ultra-low power ic	2016	-4.896456883627796	13.305844639935927	669493
669469	EDA	timing aware interconnect prediction models for fpgas	2005	-6.743773633386469	11.900728965331727	669496
669648	Arch	tutorial t6: variability-resistant software and hardware for nano-scale computing	2012	-4.6985343849990615	13.555311647330495	669675
669726	ECom	modelling and managing financial risk: an overview	2009	-5.984013438835674	12.495201791100955	669753
669733	EDA	a pragmatic, systematic and flexible synthesis for testability methodology	1996	-3.3634770395982234	11.353665102738207	669760
669749	EDA	determining a failure root cause distribution from a population of layout-aware scan diagnosis results	2012	-4.9915085673663615	11.988900095547882	669776
669802	EDA	self-tuning for maximized lifetime energy-efficiency in the presence of circuit aging	2011	-5.75022707835594	14.19853689216074	669829
670075	EDA	tsv based 3d ic wire length calculation algorithm	2011	-6.877137441121161	12.215413422290661	670102
670218	EDA	a multi-context fpga using floating-gate-mos functional pass-gates	2006	-6.393349122956464	13.83059570576926	670245
670232	ML	towards fast and accurate machine learning attacks of feed-forward arbiter pufs	2017	-5.441035838689103	15.080381841333036	670259
670277	EDA	failures and verification solutions related to untimed paths in socs	2017	-3.742198077106484	12.331797287613457	670304
670316	EDA	analysis of advanced circuits for set measurement	2015	-5.6623151066914446	12.899285026988421	670343
670410	EDA	nbti-aware flip-flop characterization and design	2008	-6.034781019381688	13.271835370020357	670437
670457	EDA	alpha-particle-induced effects in partially depleted silicon on insulator device: with and without body contact	2011	-5.5358741543143966	13.16781034301686	670484
670623	EDA	statistical static timing analysis: a new approach to deal with increased process variability in advanced nanometer technologies	2007	-5.160451626149022	12.444746126674843	670650
670687	EDA	wearmon: reliability monitoring using adaptive critical path testing	2010	-4.977293774927992	12.947014626269395	670714
670730	EDA	technique for efficient evaluation of sram timing failure	2013	-6.4514595733132145	12.169766293397732	670757
670734	EDA	simultaneous multiple-vdd scheduling and allocation for partitioned floorplan	2004	-6.828135289480205	12.615657717542454	670761
670765	EDA	power droop testing	2006	-5.621457117486987	11.838871414737019	670792
670788	EDA	shield effect analysis for a gate array on an optically reconfigurable gate array	2006	-5.568345116021671	13.031301742743649	670815
671092	EDA	power distribution techniques for dual vdd circuits	2006	-6.708144570581171	13.258825920890697	671119
671149	EDA	epic: efficient prediction of ic manufacturing hotspots with a unified meta-classification formulation	2012	-6.045306477308443	11.80786613537112	671176
671436	EDA	effects of random mosfet parameter fluctuations on total power consumption	1996	-6.4504137425561945	13.664095814350867	671463
671712	EDA	on the theory of stochastic processors	2010	-6.101057520965247	11.70085931564052	671739
671801	EDA	the effectiveness of a current flattening circuit as countermeasure against dpa attacks	2011	-5.559232932803045	15.10839417686914	671828
671823	EDA	test pattern generation for crosstalk faults considering the gate delay	1995	-5.410786473317661	11.50003152078512	671850
671938	SE	analysis of the test data volume reduction benefit of modular soc testing	2008	-4.411427348180797	11.975891435195685	671965
671971	EDA	stress probability computation for estimating nbti-induced delay degradation	2011	-6.09476809008983	13.061253547626722	671998
672044	EDA	a highly reliable seu hardened latch and high performance seu hardened flip-flop	2012	-6.268380670862137	13.816425770525953	672071
672085	EDA	design and analysis of ring oscillator based design-for-trust technique	2011	-5.13469819857724	14.538172348537705	672112
672278	EDA	automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults	2007	-6.375009793118933	11.867883810709248	672305
672360	EDA	mixed cell-height implementation for improved design quality in advanced nodes	2015	-7.102868636954742	12.024606164618135	672387
672431	Embedded	using failure prediction to improve fpga scrubbing	2016	-4.404038433962503	13.551713173606286	672458
672502	Arch	new stable loadless 6t dual-port sram cell design	2016	-6.218833045594188	13.338232642277159	672529
672508	Arch	approaching the physical limits of computing	2005	-4.145087548768301	13.353565529943273	672535
672597	EDA	a fast prototyping framework for analog layout migration with planar preservation	2015	-6.612792205243816	11.645364545836026	672624
673114	EDA	hierarchical soft error estimation tool (hseet)	2008	-5.748322789519408	11.779897819549387	673141
673184	Arch	a leakage reduction scheme for sleep transistors with decoupling capacitors in the deep submicron era	2006	-6.645929514129213	13.912474153994731	673211
673266	EDA	a memristor based binary multiplier	2017	-7.15592056110649	13.129216485736633	673293
673388	EDA	utplacef 2.0: a high-performance clock-aware fpga placement engine	2018	-4.515772700322787	12.43939256153332	673415
673394	Arch	a performance degradation tolerable cache design by exploiting memory hierarchies	2016	-4.38102412440095	14.098287970652732	673421
673403	EDA	28nm near/sub-threshold dual-port fifo memory for shared queues in multi-sensor applications	2018	-6.779171361275941	14.163947723640842	673430
673406	EDA	design for soft-error robustness to rescue deep submicron scaling	1998	-4.991205544570116	13.439759829615907	673433
673443	Arch	distributed dvfs using rationally-related frequencies and discrete voltage levels	2010	-3.5984123937187733	12.673899908173855	673470
673669	EDA	designing a low-power (self-timed) router for a mimd computer	2000	-3.5314061772695835	12.938101844214305	673696
673880	EDA	a methodology for transforming memory tests for in-system testing of direct mapped cache tags	1998	-5.491340868953487	11.473366683084267	673907
673939	Arch	an all-digital true-random-number generator with integrated de-correlation and bias correction at 3.2-to-86 mb/s, 2.58 pj/bit in 65-nm cmos	2018	-6.120442043147941	15.035928134997206	673966
674030	EDA	a sic pair generator for a bilbo environment	2006	-5.569620693392222	11.382780319940279	674057
674055	Logic	testing high-frequency and low-power designs: do the standard rules and tools apply?	2012	-3.8032513028654615	12.868621853142708	674082
674085	EDA	power management for wafer-level test during burn-in	2008	-6.3385871390614055	12.460159107107243	674112
674197	EDA	modeling & analysis of redundancy based fault tolerance for permanent faults in chip multiprocessor cache	2018	-3.4957532653160808	14.373876456552994	674224
674233	EDA	transistor sizing for parameter obfuscation of analog circuits using satisfiability modulo theory	2018	-5.891644089614393	14.83635848782394	674260
674341	EDA	highly reliable and low-power magnetic full-adder designs for nanoscale technologies	2017	-5.755564115017799	13.83711635001683	674368
674512	EDA	thermal-aware 3d ic placement via transformation	2007	-6.9955101993604805	12.08737704031151	674539
674526	EDA	concurrent timing based and routability driven depopulation technique for fpga packing	2008	-6.345244441066416	11.958176307658784	674553
674543	HPC	cross-layer refresh mitigation for efficient and reliable dram systems: a comparative study	2017	-3.8770098083114064	14.359645764538564	674570
674722	EDA	energy efficiency deterioration by variability in sram and circuit techniques for energy saving without voltage reduction	2012	-6.116227441601202	13.874452919074905	674749
674876	EDA	a single-chip mpeg-2 video encoder/decoder for consumer applications	1999	-4.126144526709379	13.179092701617991	674903
674892	EDA	panel: looking backwards and forwards	2016	-3.6140348435114698	13.11907024317451	674919
675011	EDA	ip for embedded robustness	2002	-5.8340861000287925	13.477267497210526	675038
675065	EDA	energy efficient write verify and retry scheme for mtj based flip-flop and application	2018	-5.592224529100948	14.219290917781874	675092
675079	EDA	an exact estimation algorithm of error propagation probability for sequential circuits	2012	-5.955305263142402	11.360883854758164	675106
675133	EDA	agesim: a simulation framework for evaluating the lifetime reliability of processor-based socs	2010	-3.675969696708503	13.93574151134491	675160
675147	EDA	combinational logic ser estimation with the presence of re-convergence	2009	-6.12142590943239	12.352783472605871	675174
675156	Arch	automatic register banking for low-power clock trees	2009	-6.7221051180688525	13.478126247487776	675183
675201	EDA	evolving physical design paradigms in the transition from 20/14 to 10nm process technology nodes	2014	-3.905200022565273	12.297738611833196	675228
675297	EDA	reducing post-silicon coverage monitoring overhead with emulation and bayesian feature selection	2015	-4.919714816797606	11.42193445633147	675324
675726	EDA	change function of 2d/3d network-on-chip	2011	-3.7853273321481584	13.94986257672432	675753
675812	EDA	a system-level platform for dependability enhancement and its analysis for mixed-signal socs	2011	-5.084459279890821	12.868551857686946	675839
675814	EDA	ac scan path selection for physical debugging	2003	-5.087422616861496	11.346229399943262	675841
675839	EDA	adaptive sampling for efficient failure probability analysis of sram cells	2009	-6.712623130478616	12.046499109747892	675866
675894	EDA	power conscious rtl test scheduling	2008	-5.370801528524117	12.269969920978534	675921
675939	EDA	leveraging thermally-aware chiplet organization in 2.5d systems to reclaim dark silicon	2018	-6.4242894759063525	13.056943142836097	675966
676252	EDA	engineering changes in field modifiable architectures	2003	-3.372838392825659	11.8527391074482	676279
676266	EDA	characterization and implementation of fault-tolerant vertical links for 3-d networks-on-chip	2011	-4.88669375143539	13.699732841164186	676293
676524	HCI	a test interface for built-in test of non-isolated scanned cores	2003	-5.20723281765021	11.395141717499454	676551
676917	EDA	optimizing pin assignment and escape routing for blind-via-based pcbs	2016	-7.066351706432562	11.773432163902536	676944
676923	Arch	nonvolatile lookup table design based on ferroelectric field-effect transistors	2018	-6.5106674652359615	13.879738290550295	676950
676926	Arch	cell architecture for nanoelectronic design	2008	-5.462836335865676	12.829763408469095	676953
676972	Visualization	an approach to accelerate scan testing in ieee 1149.1 architectures	1994	-4.3907440940975215	11.881745363732126	676999
677094	EDA	synthesis of adaptable hybrid adders for area optimization under timing constraint	2012	-6.496456134548406	12.005943555950227	677121
677103	EDA	built in self-test scheme for sram memories	2016	-6.213227910547164	13.722669102878823	677130
677365	EDA	gigascale asic/soc design using wave-pipelined multiplexed (wpm) routing	2005	-3.4627526026407374	14.656699990940252	677392
677612	EDA	performance-driven constructive placement	1990	-7.007935488920563	11.306268196694564	677639
677617	EDA	improving logic function synthesis, through wire crossing reduction in quantum-dot cellular automata layout	2015	-6.470059510674599	12.072340336951337	677644
677640	EDA	automated mapping for reconfigurable single-electron transistor arrays	2011	-5.104966432643663	13.310228440028338	677667
677669	EDA	inductor and tsv design of 20-v boost converter for low power 3d solid state drive with nand flash memories	2010	-6.869512134086118	14.185860249638738	677696
677815	EDA	beyond moore's law: the interconnect era	2003	-4.198841901878257	13.284454993293018	677842
677847	EDA	dependability evaluation of integrated circuits at design time against laser fault injection	2012	-5.1259474084666055	14.514363425776592	677874
678012	Embedded	configurable error control scheme for noc signal integrity	2007	-4.305618120737698	14.318056673812105	678039
678272	Arch	loadable kessels counter	2018	-7.094047563225782	13.652856279783313	678299
678321	SE	visaa: visual analyzer for assembler	2008	-3.4156677759416305	11.72467429302016	678348
678404	Visualization	automatic test pattern generation for resistive bridging faults	2004	-5.483889349171691	11.294351070839731	678431
678654	EDA	fast timing update under the effect of ir drop	2008	-6.182697770567957	11.785999048494835	678681
678695	Arch	codes to reduce switching transients across vlsi i/o pins	1992	-7.0955447110163234	13.34492700577651	678722
678921	Arch	mems-based power delivery control for bursty applications	2016	-5.9782890931001935	14.134463304764214	678948
678933	EDA	an fpga hardware trojan detection approach based on multiple parameter analysis	2018	-5.0664682627409015	14.74137235485158	678960
679145	EDA	post-silicon clock-timing tuning based on statistical estimation	2008	-6.326560079918412	12.089389117479689	679172
679239	EDA	a novel self-checking carry lookahead adder with multiple error detection/correction	2014	-5.0650920353357805	13.349125777741476	679266
679721	EDA	deriving accurate asic cell fault models for vital compliant vhdl simulation	2001	-3.7900409019780663	11.511493810760848	679748
679778	EDA	is more redundancy better for on-chip bus encoding	2006	-6.586078375734089	13.270941877954106	679805
679906	EDA	reconfigurable logic element using a chaotic circuit	2006	-6.2588741539819335	12.402315433435383	679933
679913	EDA	interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models	2004	-3.5159818873192497	12.350278761933891	679940
679997	EDA	pipeline event-driven no-race charge recycling logic (pencl) for low power application	2003	-7.197889450957946	13.703224598408267	680024
680026	Theory	on-chip repair and an ate independent fusing methodology	2002	-5.247832385777606	11.617513004585199	680053
680099	EDA	challenges in low-power analog circuit design for sub-28nm cmos technologies	2014	-4.8337872787245635	13.371592761963212	680126
680144	Arch	parameter variability in nanoscale fabrics: bottom-up integrated exploration	2010	-5.6044607255501715	13.481076393837306	680171
680316	EDA	correlation method of circuit-performance and technology fluctuations for improved design reliability	2001	-6.467072605852468	12.795289514948331	680343
680439	Logic	testing carry logic modules of sram-based fpgas	2001	-5.111322762820356	11.330725633803825	680466
680458	EDA	integrating core selection in the soc test solution design-flow	2004	-5.540662563109789	11.704810567793741	680485
680504	Arch	a runtime manager for gracefully degrading socs	2014	-3.85762704508061	13.99938162081038	680531
680897	Embedded	can redundancy and masking improve the performance of synchronizers?	1986	-5.138567524757511	11.530441488135505	680924
681060	Arch	evaluating the impact of spike and flicker noise in phase change memories	2015	-6.2069387445799205	13.34999217769841	681087
681063	EDA	bug localization techniques for effective post-silicon validation	2012	-3.7953656947463568	12.192082787142414	681090
681208	EDA	guard-ring monitoring system for inspecting defects in tsv-based data buses	2015	-5.2885714458225825	12.617416095080118	681235
681253	Mobile	trip-point bit-line precharge sensing scheme for single-ended sram	2015	-6.8706340856612185	14.086972411920721	681280
681579	EDA	optimum design of reliable ic power networks having general graph topologies	1989	-7.0276955567228185	11.558577232972846	681606
681646	EDA	soi digital cmos vlsi - a design perspective	1999	-5.059176621224818	13.386512117866294	681673
681736	Arch	a survey of architectural approaches for managing embedded dram and non-volatile on-chip caches	2015	-3.526895610616219	13.87654055523472	681763
681832	EDA	arithmetic reduction of the static power consumption in nanoscale cmos	2006	-6.144726899366829	13.522035352077713	681859
682064	EDA	rc-chain: a simple model of delay with a ramp input	2006	-6.445214923582648	11.608559335438164	682091
682065	HCI	data remanence in semiconductor devices	2001	-3.985711617915858	13.148417373631506	682092
682094	EDA	error-resilient low-power dsp via path-delay shaping	2011	-5.843452104316468	13.717158854837196	682121
682208	Arch	a dynamic-voltage-scaling 1kbyte×8-bit non-imprinting master-slave sram with high speed erase for low-power operation	2014	-6.00232192436459	14.700688977437974	682235
682224	EDA	a chip-level redundant threading (crt) scheme for shared-memory protection	2016	-3.925539658143802	13.53498469264582	682251
682299	EDA	speed-up of high accuracy analog test stimulus optimization	1999	-6.23399707173509	11.450229751953865	682326
682311	EDA	a novel simulation fault injection method for dependability analysis	2009	-4.150185233297968	11.285267343405467	682338
682335	Arch	an effective hybrid fault-tolerant architecture for pipelined cores	2015	-4.5546724820431015	13.473793350480506	682362
682336	Embedded	analyzing dependability measures at the electronic system level	2011	-3.64605830584308	12.932916718150961	682363
682489	EDA	power-conscious high level synthesis using loop folding	1997	-5.914588954668352	12.319311494047492	682516
682567	EDA	specification and analysis of power-managed systems	2004	-3.6196840224998943	13.814266367660336	682594
682784	EDA	tailoring tests for functional binning of integrated circuits	2012	-5.1348392483450205	11.340659118415966	682811
682824	SE	delay test: the next frontier for lssd test systems	1992	-4.655675804526829	11.542957433075733	682851
683044	EDA	design of repairable and fully diagnosable folded plas for yield enhancement	1990	-5.108625677812459	12.041234640023275	683071
683293	EDA	analog routing considering min-area constraint	2013	-7.0686962359900924	11.532388265158312	683320
683370	EDA	instruction precomputation for fault detection	2009	-3.841286661683264	13.898316327849825	683397
683419	EDA	a new family of sequential elements with built-in soft error tolerance for dual-vdd systems	2008	-6.7091638482945575	14.006533113810818	683446
683534	EDA	very low power circuit design: fundamentals and limits	1993	-6.638846225329165	11.720515772674627	683561
683573	EDA	genetic spot optimization for peak power estimation in large vlsi circuits	2002	-6.9529956569701845	12.159410432299428	683600
683796	EDA	impact of leakage current on data retention of rf-powered devices during amplitude-modulation-based communication	2008	-6.064759910693383	13.894391524432054	683823
683842	EDA	robdd-based area minimization synthesis for reconfigurable single-electron transistor arrays	2015	-6.217503170274849	12.210888451286804	683869
683962	EDA	read/write robustness estimation metrics for spin transfer torque (stt) mram cell	2015	-5.594704346168867	13.696782723398625	683989
684036	EDA	detecting soft errors by a purely software approach: method, tools and experimental results	2003	-4.1664292907639835	12.853749207338744	684063
684310	EDA	fpgas at 65nm and beyond - powerful new fpgas bring new challenges	2006	-4.02140459792415	12.81576300395404	684337
684372	EDA	a new sampling technique for monte carlo-based statistical circuit analysis	2017	-6.590828030144565	12.028336478359938	684399
684410	EDA	interface exploration for reduced power in core-based systems	1998	-5.444055902558015	12.156365678093774	684437
684425	EDA	reliability-aware data placement for partial memory protection in embedded processors	2006	-3.873447340808149	14.087389192518062	684452
684476	EDA	circuit techniques for ultra-low power subthreshold srams	2008	-6.3829326499188745	13.9234086774488	684503
684483	EDA	modeling and estimation of power supply noise using linear programming	2011	-6.51053214761518	12.441727315769016	684510
684573	EDA	two-phase mobile interconnection schemes for ultra-grain pipeline applications	2012	-6.9048943788217985	13.43615361067271	684600
684726	EDA	gate characterization using singular value decomposition: foundations and applications	2012	-5.2912655002832025	14.51879485141948	684753
684796	EDA	low-cost high-accuracy variation characterization for nanoscale ic technologies via novel learning-based techniques	2018	-6.435786162079033	12.033798628222776	684823
684892	Arch	architectural support for mitigating row hammering in dram memories	2015	-4.117839466498765	14.335440606136308	684919
685108	EDA	encoding of floorplans through deterministic perturbation	2009	-5.011345776925883	14.917281923687804	685135
685172	ML	adaptive and evolvable analog electronics for space applications	2007	-3.972548072256044	12.448747505907052	685199
685191	EDA	infrastructure ip for configuration and test of boards and systems	2003	-3.3732152256156236	11.981261916687956	685218
685220	EDA	failure diagnosis of asymmetric aging under nbti	2011	-5.912048282440977	13.07838609148232	685247
685270	EDA	reduction of crosstalk noise by optimizing 3-d configuration of the routing grid	2003	-6.275555825766354	12.394130151987287	685297
685288	EDA	reconfiguration technique for reducing test time and test data volume in illinois scan architecture based designs	2002	-5.531924648303021	11.547145733279535	685315
685344	EDA	efficient realization of rtd-cmos logic gates	2011	-6.668241310496245	13.465217368744495	685371
685525	EDA	transforming write collisions in block rams into security applications	2009	-5.229314410956015	15.118817221669984	685552
685669	Arch	multiple transient faults in logic: an issue for next generation ics?	2005	-5.653266158897624	12.157577830968462	685696
685710	PL	a compiler optimization to reduce soft errors in register files	2009	-3.648904842620734	14.220633775339913	685737
685895	EDA	an automatic layout method for timing pulse generator of small lcd driver	2011	-6.06927505289712	11.670865881291704	685922
686031	EDA	a systematic methodology for reliability improvements on soc-based software defined radio systems	2012	-5.12327353927759	13.735858094358466	686058
686053	EDA	statistical characterization of standard cells using design of experiments with response surface modeling	2011	-5.964192117601871	11.738100640786215	686080
686215	EDA	design automation and the wrap system	1968	-3.877427637107589	11.718299710495298	686242
686222	Arch	performance optimizations for compiler-based error detection	2015	-3.693452973332299	14.227128469521869	686249
686268	EDA	obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level	2007	-6.1524361557299825	12.823351754788904	686295
686278	EDA	principles of design automation system for very large scale computer design	1986	-3.516059666385692	11.415578983528281	686305
686340	EDA	razor-lite: a side-channel error-detection register for timing-margin recovery in 45nm soi cmos	2013	-5.480262750582583	13.566925096827994	686367
686363	SE	data-driven dppm estimation and adaptive fault coverage calibration using matlab®	2012	-5.1193632630518735	11.924571576998465	686390
686402	EDA	fpga interconnect sizing using extended logical effort model	2008	-6.148714480315364	12.361072160326126	686429
686424	EDA	embedded software-based self-testing for soc design	2002	-4.037109373980527	12.509002353646865	686451
686456	EDA	trams project: variability and reliability of sram memories in sub-22 nm bulk-cmos technologies	2011	-4.055852752542896	13.316988480374107	686483
686531	EDA	a new high-density 10t cmos gate-array base cell for two-port sram applications	2016	-5.255593185528807	12.471492515383046	686558
686577	Arch	variability and reliability aware surrogate model for sensing delay analysis of sram sense amplifier	2016	-6.115757121596558	13.388621201649704	686604
686651	Arch	a reliable 3d mlc pcm architecture with resistance drift predictor	2014	-6.047711167830758	14.244421602343545	686678
686712	EDA	synthesizing a representative critical path for post-silicon delay prediction	2009	-6.1837595825810014	12.297178035443164	686739
686857	HCI	part 2 - 101 ways to make a circuit fail.	1994	-4.370957014953647	11.860166637636947	686884
687019	EDA	optimal logic blocks for fpgas, using factorial design techniques	1994	-6.597674138225428	11.552306143511656	687046
687261	Networks	a strategy for high throughput microarray oligo probe design using 454 and sanger sequencing data of eisenia fetida expressed sequence tags	2008	-4.190842579479983	11.80677941618238	687288
687284	EDA	a design space comparison of 6t and 8t sram core-cells	2008	-6.291089997464424	13.474240905851836	687311
687330	EDA	fast vectorless power grid verification using maximum voltage drop location estimation	2014	-6.692328989914542	11.97896543930702	687357
687381	EDA	an novel methodology for reducing soc test data volume on fpga-based testers	2008	-4.448409587385947	12.05140119823742	687408
687525	EDA	self-synchrounous circuits with completion/error detection as a candidate of future lsi resilient for pvt variations and aging	2010	-5.2669075059602735	13.458466413931431	687552
687527	EDA	dimp: a low-cost diversity metric based on circuit path analysis	2017	-3.9355078312678597	13.098431147222795	687554
687550	EDA	power driven placement with layout aware supply voltage assignment for voltage island generation in dual-vdd designs	2006	-7.0256261316218795	12.486102855603216	687577
687581	EDA	dependable design technique for system-on-chip	2008	-4.428923876594799	12.719174312807192	687608
687630	EDA	universal logic gate for fpga design	1994	-6.404871844725872	12.081816992228115	687657
687707	Logic	confidentiality and security in medical information systems	2008	-6.533382602102332	11.934058593438495	687734
687822	EDA	applying river formation dynamics to analyze vlsi power grid networks	2016	-6.87035663553442	12.29373136487094	687849
687848	Security	highly secure strong puf based on nonlinearity of mosfet subthreshold operation	2012	-5.673613001027513	15.016604767203484	687875
687964	EDA	practical, fast monte carlo statistical static timing analysis: why and how	2008	-6.276444244827864	11.81414080414724	687991
688004	Arch	low-power sub-threshold design of secure physical unclonable functions	2010	-5.746548937189924	14.891114933185367	688031
688078	Arch	side channel aware leakage management in nanoscale cryptosystem-on-chip (coc)	2009	-5.561135179102245	14.516006833649266	688105
688225	Arch	wearout-aware compiler-directed register assignment for embedded systems	2012	-4.940198725012798	13.97661721268876	688252
688228	Arch	comparing energy, area, delay tradeoffs in going vertical with cmos and asymmetric htfets	2015	-6.5326127925539	13.799624519230926	688255
688270	EDA	automatic circuit design and modelling for heterogeneous fpgas	2017	-3.502273906844513	12.606247658475224	688297
688320	Arch	timing fault detection in fpga-based circuits	2014	-4.740446606257929	13.424168985565545	688347
688361	EDA	on-chip tsv testing for 3d ic before bonding using sense amplification	2009	-5.474755832933698	12.911707580531433	688388
688367	EDA	clock-aware placement for large-scale heterogeneous fpgas	2017	-7.028981695447079	11.705562460366135	688394
688405	EDA	a dual-threshold fpga routing design for subthreshold leakage reduction	2007	-6.444424563338816	13.55639083948082	688432
688563	Robotics	new interfaces to the body through implantable-system integration	2011	-3.6242694832952767	12.955859007942669	688590
688581	EDA	reducing power in flexible a-si digital circuits while preserving state	2005	-6.606304262850907	13.976141109904878	688608
688690	EDA	challenges for analog nanoscale technology	2014	-3.9327647001916586	13.072583557247247	688717
688750	EDA	efficiency of components' region-constrained placement to reduce fpga's dynamic power consumption	2007	-6.18630980086801	13.069474083951476	688777
688802	EDA	how will the fabless model survive?	2006	-3.8460141685552975	12.89788089991166	688829
688813	EDA	stochastic logical effort as a variation aware delay model to estimate timing yield	2015	-6.329832211721607	12.256973937172614	688840
688987	Arch	do we need anything more than single bit error correction (ecc)?	2004	-4.637395466272089	13.753197173326877	689014
689119	EDA	hardware trojan avoidance and detection for dynamically re-configurable fpgas	2016	-4.369461007542403	14.00826818823152	689146
689130	EDA	all-digital hybrid temperature sensor network for dense thermal monitoring	2013	-5.3319104545922364	13.924598674282805	689157
689323	EDA	a new method for constructing ip level power model based on power sensitivity	2000	-6.512527003539338	12.253709811849781	689350
689463	Metrics	investigating the limits of avf analysis in the presence of multiple bit errors	2013	-5.590814867138448	13.15567435455416	689490
689500	EDA	circuit failure prediction to overcome scaled cmos reliability challenges	2007	-5.062195873082313	12.122000740155105	689527
689705	Arch	low-power static and dynamic high-voltage cmos level-shifter circuits	2008	-6.489622883080043	13.826195640532394	689732
689745	Arch	a single-ended disturb-free 5t loadless sram with leakage sensor and read delay compensation using 40 nm cmos process	2014	-6.780251948777972	14.207722389247575	689772
689836	Arch	psp-cache: a low-cost fault-tolerant cache memory architecture	2014	-4.356370175817197	14.170023527702954	689863
689861	Arch	area compact 5t portless sram cell for high density cache in 65nm cmos	2015	-6.503092328677753	13.983347017879918	689888
690019	EDA	evaluation of interconnects with tdr (poster paper)	2000	-4.7434154235451365	11.955543800032318	690046
690162	EDA	variation-aware gate sizing and clustering for post-silicon optimized circuits	2008	-6.374310538927156	13.00464268686348	690189
690329	Arch	write-energy-saving reram-based nonvolatile sram with redundant bit-write-aware controller for last-level caches	2017	-6.1142761299997925	14.270230812813061	690356
690513	EDA	pre-bond probing of through-silicon vias in 3-d stacked ics	2013	-5.510116319908382	12.395239662868367	690540
690614	EDA	tri-state coding using reconfiguration of twisted ring counter for test data compression	2016	-5.6380351338224814	11.617613965568905	690641
690617	EDA	standard cell library establishment and simulation for scan d flip-flops based on 0.5 micron cmos mixed-signal process	2011	-4.126969422423821	11.606133456170545	690644
690683	EDA	rewiring for watermarking digital circuit netlists	2005	-5.033041019144148	14.679185013106155	690710
690688	Arch	aes design improvement towards information safety	2016	-5.026523413944625	14.925979895082769	690715
690693	EDA	a novel cke-odt-csn encoding scheme in ddr memory interface	2015	-6.491148375964726	13.713650673652769	690720
690696	Arch	a new hierarchical built-in self-test with on-chip diagnosis for vliw processors	2011	-4.247854748456313	12.545083488591102	690723
690747	EDA	beyond low-order statistical response surfaces: latent variable regression for efficient, highly nonlinear fitting	2007	-6.650447634878839	12.045312127285705	690774
691009	EDA	a cellular automata based design of self testable hardware for march c−	2013	-5.169895716576882	11.803098374086735	691036
691026	Embedded	energy efficient seu-tolerance in dvs-enabled real-time systems through information redundancy	2005	-4.138220966176329	13.683002519583605	691053
691475	Embedded	on the evaluation of seu sensitiveness in sram-based fpgas	2004	-4.3793689897774986	13.271804422156036	691502
691493	EDA	enhancing the unified logical effort algorithm for branching and load distribution	2014	-6.859156324420245	11.301969097612881	691520
691710	EDA	fpga interconnect design using logical effort	2008	-6.187493665417165	12.317441390796773	691737
691720	Arch	low-power memory repair for high defect densities	2015	-5.144065543543608	13.684386312009783	691747
691729	NLP	challenges and best practices in advanced silicon debug	2011	-4.066699063827081	11.918111820568404	691756
691992	Arch	a 0.25 v 460 nw asynchronous neural signal processor with inherent leakage suppression	2013	-6.472249043951366	13.969147481501725	692019
692140	Arch	fv encoding for low-power data i/o	2001	-6.656254364050832	13.720956243522926	692167
692254	EDA	opportunities and challenges for better than worst-case design	2005	-4.425987150916597	13.254759262026337	692281
692287	EDA	bringing down nre	2003	-4.155333210866896	13.006366105629455	692314
692335	EDA	bridging pre-silicon verification and post-silicon validation	2010	-3.688625575970133	12.392470598177535	692362
692367	EDA	ic design challenges and opportunities for advanced process technology	2015	-4.109399315881065	13.11846678455867	692394
692558	EDA	energy-efficient and process-variation-resilient write circuit schemes for spin hall effect mram device	2017	-6.664495164930343	14.124639390924413	692585
692596	Vision	fault-tolerant features in the hal memory management unit	1995	-3.5889173003892703	13.605923151849826	692623
692599	EDA	on theoretical and practical considerations of path selection for delay fault testing	2002	-6.3681035620568895	11.62640912575174	692626
692604	EDA	optimal buffered routing path constructions for single and multiple clock domain systems	2002	-7.199559695202942	11.534381326340613	692631
692613	EDA	a crosstalk aware interconnect with variable cycle transmission	2004	-6.359556688511066	13.628842272222336	692640
692619	Embedded	pll soft functional failure analysis in advanced logic product using fault based analogue simulation and soft defect localization	2008	-5.186920120056213	11.834839332577848	692646
692900	EDA	efficient transistor-level timing yield estimation via line sampling	2016	-6.356450900404124	11.892161084005494	692927
692926	EDA	a novel register-binding approach to reduce spurious switching activity in high-level synthesis	2011	-6.555676677615071	12.451973458567998	692953
693095	Arch	ibm z14™: 14nm microprocessor for the next-generation mainframe	2018	-4.267196138011896	14.223778596542804	693122
693113	EDA	the scaling of interconnect buffer needs	2006	-6.4894600822058806	12.212876677338915	693140
693130	DB	session d3: data base systems	1993	-3.36768971071446	14.976240467767635	693157
693166	EDA	self-adaptive system based on field programmable gate array for extreme temperature electronics	2006	-4.712218902009822	13.482419860622597	693193
693299	EDA	delay modeling and statistical design of pipelined circuit under process variation	2006	-6.400890268041064	12.798207275381017	693326
693413	EDA	hrm - a hierarchical simulator for full-chip power network reliability analysis	2001	-6.302201754416838	12.204003549599376	693440
693430	EDA	assignment and allocation of highly testable data paths under scan optimization	1996	-6.136154912551483	11.397208766019569	693457
693531	EDA	a novel routing algorithm for mcm substrate verification using single-ended prob	1998	-7.040387662853599	11.994966206559935	693558
693556	EDA	routing resistance influence in loading effect on leakage analysis	2009	-6.2181644821020035	13.29830249450905	693583
693640	EDA	a self test program design technique for embedded dsp cores	2006	-4.3501541393809315	11.419522119838946	693667
693896	EDA	routing for manufacturability	1994	-7.024139371777746	11.903969024471516	693923
694036	EDA	panel: analog characterization and test: the long road to realization	2009	-5.246930955669376	12.090366277831867	694063
694095	EDA	fault simulation and physical fault injection applied to mos transistor networks	1995	-5.5835663246207154	12.122728372339663	694122
694108	Embedded	special session on early life failures	2017	-4.146178341221123	13.345044271536894	694135
694113	EDA	system level self-healing for parametric yield and reliability improvement under power bound	2010	-6.023684747406273	13.258877245214396	694140
694209	EDA	ultra-thin body and buried oxide (utbb) fdsoi technology with low variability and power management capability for 22 nm node and below	2012	-5.632987924531382	13.447282647833454	694236
694274	EDA	an energy-efficient puf design: computing while racing	2016	-5.880296646748199	14.622496049163455	694301
694373	EDA	efficient crosstalk noise modeling using aggressor and tree reductions	2002	-7.180645713157265	12.020414653513772	694400
694397	EDA	hardware trojan attacks in embedded memory	2018	-5.06708483860955	14.60273202710002	694424
694430	EDA	memory bist with address programmability	2011	-4.463866880288368	12.237476753484176	694457
694489	EDA	dreams: dfm rule evaluation using manufactured silicon	2013	-5.0675471271455335	12.342580272301214	694516
694522	EDA	keynote address: was darwin wrong? has design evolution stopped at the rtl level... or will software and custom processors (or system-level design) extend moore's law?	2007	-3.535105505810035	12.865241115612239	694549
694656	EDA	ir-drop aware clustering technique for robust power grid in fpgas	2011	-6.420171477513622	12.848659008637705	694683
694768	EDA	high-speed reduced-leakage sram memory cell design techniques for low-power 65 nm fd-soi/son cmos technology	2014	-6.705430826957806	13.829768594115693	694795
695138	EDA	thermal estimation for accurate estimation of impact of bti aging effects on nano-scale sram circuits	2010	-6.015598565057688	13.303751115028273	695165
695158	EDA	intelligent voltage ramp-up time adaptation for temperature noise reduction on memory-based puf systems	2015	-5.872640084756807	14.779603181987026	695185
695231	EDA	hybrid approach of within-clock power gating and normal power gating to reduce power	2016	-6.659975942281301	13.151025627677766	695258
695474	EDA	electronic system, platform, and package codesign	2006	-3.6095724938960934	12.679075015461304	695501
695821	EDA	a boundary scan circuit with time-to-digital converter for delay testing	2011	-5.424548657032732	12.10220068203475	695848
695843	EDA	critical nodes count algorithm for accurate input vectors reliability ranking	2016	-5.573625907122191	13.072381395950627	695870
695853	EDA	intrinsic leakage in deep submicron cmos ics-measurement-based test solutions	2000	-5.9220299963123475	13.257296114311686	695880
695906	Crypto	a safety licensable pes for sil 4 applications	2000	-3.9929841053437967	12.172702989203785	695933
695929	Robotics	graphene transistors: status, prospects, and problems	2013	-4.0208647789126974	13.190967857024804	695956
696006	EDA	aging monitoring with local sensors in fpga-based designs	2013	-4.6762094814669855	13.390729520391847	696033
696055	EDA	cost based tradeoff analysis of standard cell designs	2000	-6.0080738732853645	12.823271629240155	696082
696096	SE	achieving i/sub ddq/i/sub ssq/ production testing with quic-	1995	-4.95249802526824	12.177889429853403	696123
696211	EDA	low-cost signature test of rf blocks based on envelope response analysis	2010	-4.887070406126045	12.122178509425922	696238
696497	Theory	keynote speaker 1: computer evolution over the next decade: fact or fiction?	2015	-3.6693514543792753	13.16236159459658	696524
696676	EDA	ip based reconfigurable digital platform for satellite communications	2003	-3.438283310048196	12.472180067439758	696703
696725	EDA	substrate noise coupling in soc design: modeling, avoidance, and validation	2006	-5.080370361815532	12.974642867977645	696752
697086	EDA	paragon: a new package for gate matrix layout synthesis	1990	-7.032640029801829	11.383937715158401	697113
697684	EDA	a novel cross-layer framework for early-stage power delivery and architecture co-exploration	2016	-3.4081329898484065	13.812916511658228	697711
697742	EDA	gated decap: gate leakage control of on-chip decoupling capacitors in scaled technologies	2005	-6.537126921143804	13.732997729057677	697769
697808	EDA	toggle-masking for test-per-scan vlsi circuits	2004	-5.984197954551307	11.591631278170093	697835
697902	EDA	organic memristor devices for logic elements with memory	2012	-6.749443450688587	13.157055124814546	697929
698162	EDA	buffer insertion under process variations for delay minimization	2005	-6.673745270532812	11.898647140264966	698189
698212	Arch	fined-grained body biasing for frequency scaling in advanced soi processes	2015	-6.134072177140903	14.041346835096245	698239
698353	EDA	reversible circuits: recent accomplishments and future challenges for an emerging technology - (invited paper)	2012	-3.7166414065957247	12.644207214067562	698380
698399	EDA	a configurable ring-oscillator-based puf for xilinx fpgas	2011	-5.70662858975536	15.018081540550366	698426
698595	Security	lightweight reconfigurable encryption architecture for moving target defense	2013	-5.383087113410144	15.083710323433348	698622
698598	EDA	pcg: partially clock-gating approach to reduce the power consumption of fault-tolerant register files	2017	-4.286340518865714	13.936185739449012	698625
698787	EDA	test data compression of 100x for scan-based bist	2006	-5.765690530131647	11.300282720025564	698814
698789	Embedded	dft reuse for low-cost radiation testing of socs: a case study	2009	-4.552681803591057	12.266901906905167	698816
698810	SE	static fault localization of subtle metallization defects using near infrared photon emission microscopy	2017	-5.791864241944437	13.128562807307713	698837
698904	Robotics	dynamic partial reconfiguration approach to the design of sustainable edge detectors	2010	-4.128797689313043	12.710062860045042	698931
699002	Arch	area-optimal sensing circuit designs in deep submicrometer stt-ram	2016	-6.170390383920157	13.687290875461557	699029
699063	EDA	a latch-latch composition of metastability-based true random number generator for xilinx fpgas	2018	-4.7941886305619255	12.581719249809474	699090
699364	ML	a unified submodular framework for multimodal ic trojan detection	2010	-5.109450989215378	14.504498811281314	699391
699467	EDA	yield enhancement of programmable asic arrays by reconfiguration of circuit placements	1994	-6.573499228264256	11.8350049891524	699494
699536	EDA	modeling unbuffered latches for timing analysis	2004	-6.271035659773097	12.418327658603005	699563
699700	EDA	ag conductive bridge rams for physical unclonable functions	2017	-5.6666609047559655	14.980363615808544	699727
699744	EDA	micro latch-up analysis on ultra-nanometer vlsi technologies: a new monte carlo approach	2017	-5.225553699666441	12.85327737689287	699771
700088		hyperdimensional computing nanosystem	2018	-4.970807166328629	13.612510406757913	700115
700273	EDA	built-in self-test of global interconnects of field programmable analog arrays	2005	-5.434658422441566	11.907788323508045	700300
700290	EDA	low shift and capture power scan tests	2007	-5.7977891543470665	12.243359133054586	700317
700304	EDA	new on-chip dft and ate features for efficient embedded memory test	2006	-4.254740148317001	12.325226287845426	700331
700548	Arch	logic-in-memory: a nano magnet logic implementation	2015	-4.912293832278718	13.5908368608441	700575
700589	EDA	modular logic built-in self-test for ip cores	1998	-4.9442545697232605	11.561319530967438	700616
700764	EDA	efficient nbti modeling technique considering recovery effects	2014	-5.5375035998660485	13.155281364810062	700791
701230	EDA	a checking method of wiring	1970	-4.757096018161928	11.65255714475977	701257
701299	EDA	post-silicon verification for cache coherence	2008	-4.175186720874802	12.508099300876648	701326
701301	EDA	optimum reliability sizing for complementary metal oxide semiconductor gates	2012	-6.426933137279452	13.638147231673953	701328
701428	EDA	cellular automata based deterministic test sequence generator for sequential circuits	2000	-4.917415542030787	11.468085287980447	701455
701551	Arch	impact of dynamic voltage and frequency scaling on the architectural vulnerability of gals architectures	2008	-4.07070207564694	14.068605362947247	701578
701567	EDA	tsv count minimization and thermal analysis for 3d tree-based fpga	2013	-5.0720469096333165	13.62783732196175	701594
701628	EDA	the evolution of design automation to meet the challanges of vlsi	1980	-3.788754711048948	12.17853022190963	701655
701801	Arch	low swing tsv signaling using novel level shifters with single supply voltage	2015	-6.850133311445341	13.704857936143856	701828
702167	EDA	power and area-efficient design of vcma-mram based full-adder using approximate computing for iot applications	2018	-5.624639763834907	13.970028982936526	702194
702261	Arch	ipatch: intelligent fault patching to improve energy efficiency	2015	-4.3879896853669145	14.2311200123438	702288
702279	Embedded	a software-based self-test methodology for system peripherals	2010	-4.150652253319594	11.969977540948427	702306
702290	EDA	spectral-based multiway fpga partitioning	1996	-6.461316285799929	11.320544733678773	702317
702295	EDA	exploiting hardware sharing in high-level synthesis for partial scan optimization	1993	-5.5036268314153185	11.551624035611505	702322
702369	AI	logic diagnosis and yield learning	2007	-4.87720165535895	11.611996924444275	702396
702377	EDA	asic bist synthesis: a vhdl approach	1996	-3.4607413663193127	11.814800436593304	702404
702856	EDA	noise-constrained performance optimization by simultaneous gate and wire sizing based on lagrangian relaxation	1999	-7.075900643302736	11.714413006272078	702883
703060	EDA	using the minimum set of input combinations to minimize the area of local routing networks in logic clusters containing logically equivalent i/os in fpgas	2010	-6.656631006466412	11.917686318008895	703087
703074	Arch	impact of rtn on stochastic bti degradation in scaled metal gate/high-k cmos technologies	2015	-6.30655893983053	12.959053705854744	703101
703088	EDA	multi-domain clock skew scheduling-aware register placement to optimize clock distribution network	2009	-6.762488186669072	12.185699196946167	703115
703188	EDA	nolo: a no-loop, predictive useful skew methodology for improved timing in ic implementation	2014	-6.883119403724251	12.187981987607458	703215
703321	HPC	an energy-efficient last-level cache architecture for process variation-tolerant 3d microprocessors	2015	-4.209978110897668	14.20255624044856	703348
703435	Arch	accurate thermal-profile estimation and validation for fpga-mapped circuits	2013	-5.391607542063876	13.571228826910033	703462
703518	EDA	a built-in self-repair scheme for drams with spare rows, columns, and bits	2016	-5.1603253737125865	12.676724027937588	703545
703579	EDA	timing verification of sequential domino circuits	1996	-5.800309073269489	11.322653318797569	703606
703822	EDA	enhancing physical unclonable function robustness employing embedded instruments	2018	-4.9998603046875845	14.153839409992258	703849
703869	SE	measuring defect tolerance within mixed-signal ics	2016	-4.995485396404264	11.743231071096695	703896
704088	EDA	a power macromodeling technique based on power sensitivity	1998	-6.532092429331289	11.967372492991409	704115
704170	EDA	low-voltage memories for power-aware systems	2002	-6.259525379370332	13.902651942302047	704197
704324	EDA	non-intrusive testing technique for detection of trojans in asynchronous circuits	2018	-5.169738565927309	14.82146883373784	704351
704354	EDA	net criticality revisited: an effective method to improve timing in physical design	2002	-6.515807899986257	12.03316998133835	704381
704557	EDA	architecture for highly reliable embedded flash memories	2007	-4.876646047864639	13.655014266481546	704584
704681	EDA	pass logic circuits with reduced switching activity for low power dsp processors	2000	-4.062080795466669	13.603798253416985	704708
704862	EDA	design issues in heterogeneous 3d/2.5d integration	2013	-4.114133392447877	12.533549333665187	704889
705295	EDA	the cost-effective fault detection and fault location approach for communication channels in noc	2017	-4.782351531060584	12.650443393452672	705322
705517	EDA	quantitative optimization and early cost estimation of low-power hierarchical-architecture srams based on accurate cost models	2013	-5.860708152843528	13.308738345404127	705544
705521	EDA	process variation aware timing optimization through transistor sizing in dynamic cmos logic	2008	-6.992832197233925	13.380022031538708	705548
705544	Arch	a multi-bit error tolerant register file for a high reliable embedded processor	2011	-4.94197898421237	14.031225690419333	705571
705773	EDA	test generation for combinational hardware trojans	2016	-5.030449567626249	14.529297812495301	705800
705802	EDA	an efficient low power multiple-value look-up table targeting quaternary fpgas	2010	-7.069062737911316	13.445557620161226	705829
705825	EDA	fine-grain dynamic energy tracking for system on chip	2013	-5.788320062644888	13.786887051937015	705852
706120	Vision	current directions in automatic test-pattern generation	1999	-4.4334847118660665	11.456356556717914	706147
706869	Arch	implementation and evaluation of configuration scrubbing on cgras: a case study	2013	-4.5247526551972435	13.933173600322055	706896
706878	Arch	data correlation aware serial encoding for low switching power on-chip communication	2014	-6.570647703521415	13.729199912763915	706905
706951	EDA	iretilp: an efficient incremental algorithm for min-period retiming under general delay model	2010	-7.081902796531187	11.461864544672391	706978
707090	EDA	the development process and testing of an ac — dc power supply	2015	-3.9285927427210257	11.766962031131161	707117
707128	EDA	characterizing the capacitive crosstalk in sram cells using negative bit-line voltage stress	2012	-5.893295360642942	13.164590312819815	707155
707167	EDA	a nonvolatile sense amplifier flip-flop using programmable metallization cells	2015	-6.6272124634900775	14.072924517929312	707194
707215	EDA	circuit placement, chip optimization, and wire routing for ibm ic technology	1996	-7.1661444085923565	11.777071005144943	707242
707368	Robotics	a study of the error behavior of a 32-bit risc subjected to simulated transient fault injection	1992	-4.217069303995928	12.354268019660742	707395
707464	EDA	statistical-variability compact-modeling strategies for bsim4 and psp	2010	-6.191486780001826	11.968314201021164	707491
707543	EDA	racetrack memory-based encoder/decoder for low-power interconnect architectures	2016	-6.973691297238344	14.114147891178785	707570
707926	Visualization	an approach to highly integrated, computer-maintained cellular arrays	1977	-4.667743439427642	11.839054606104135	707953
708393	EDA	low overhead design of power reconfigurable fpga with fine-grained body biasing on 65-nm sotb cmos technology	2016	-6.962904667069041	14.159924739183126	708420
708556	Arch	a process variation tolerant, high-speed and low-power current mode signaling scheme for on-chip interconnects	2009	-6.818002713126135	13.739091317557614	708583
708651	HPC	'mutual watch-dog networking': distributed awareness of faults and critical events in petascale/exascale systems	2013	-4.008768934055086	13.696275129761649	708678
708817	EDA	optical solutions for system-level interconnect	2004	-3.476035518726392	14.099499917689574	708844
708841	EDA	a processor for testing mixed-signal cores in system-on-chip	2005	-3.758525955967616	11.9289716372292	708868
708848	EDA	low-power finfet circuit synthesis using surface orientation optimization	2010	-7.057733132444883	13.047491066718516	708875
708866	EDA	implementation of wave-pipelined interconnects in fpgas	2008	-4.407742096745689	13.519104915453417	708893
708983	EDA	practical bounded-skew clock routing	1997	-6.988308789031856	11.898329826771754	709010
709052	EDA	test coverage analysis for designs with timing exceptions	2017	-4.552307202767548	11.89226448280895	709079
709207	EDA	efficient diagnosis of scan chains with single stuck-at faults	2009	-5.406106889422666	11.364166559102975	709234
709323	EDA	transient clock power estimation of pre-cts netlist	2018	-6.272331424629614	12.426091355143177	709350
709393	Arch	design of switching blocks tolerating defects/faults in fpga interconnection resources	2000	-5.124342648556884	12.339713970959739	709420
709446	Arch	experimental study of leakage-delay trade-off in germanium pmosfets for logic circuits	2010	-6.3347006544323445	13.660533194974349	709473
709494	EDA	the emergency of design for energy efficiency: an eda perspective	2003	-3.879069352282416	13.236197399307654	709521
709711	Arch	binary translation process to optimize nanowire arrays usage	2008	-5.270592056938257	13.781794289489405	709738
709728	Arch	a sbst strategy to test microprocessors' branch target buffer	2012	-3.947489717593149	13.260576022417245	709755
709750	EDA	efficient dynamic priority based soft error mitigation techniques for configuration memory of fpga hardware	2017	-4.522826519667049	13.921929819672346	709777
710004	Arch	on the problems of realizing reliable and efficient ring oscillator pufs on fpgas	2016	-5.482270292938281	15.029328081450142	710031
710028	EDA	efficient simulation of parametric faults for multi-stage analog circuits	2007	-5.5852227748541345	11.558295529379176	710055
710073	NLP	a database firewall server using data masking	2009	-3.8748101216604103	11.997423377251101	710100
710140	Arch	helmet: a resistance drift resilient architecture for multi-level cell phase change memory system	2011	-5.558367313690085	14.224931517770102	710167
710184	EDA	built-in self-repair techniques for heterogeneous memory cores	2009	-5.135570478520113	12.566005419460472	710211
710460	EDA	low area pipelined circuits by multi-clock cycle paths and clock scheduling	2006	-6.467550889206972	12.052747083385913	710487
710547	EDA	a framework for boundary-scan based system test diagnosis	1992	-4.239647125148902	11.718826454494634	710574
710637	EDA	h-scan: a high level alternative to full-scan testing with reduced area and test application overheads	1996	-5.184958943968621	11.423776133609845	710664
710764	EDA	bs 1149.1 extensions for an online interconnect fault detection and recovery	2012	-4.389475054470402	13.155416997860325	710791
710803	Arch	reliable computing with ultra-reduced instruction set coprocessors	2014	-3.835561483989357	12.843902624327221	710830
710874	EDA	0.2 v 8t sram with improved bitline sensing using column-based data randomization	2014	-6.697750999212648	14.177975857212402	710901
710901	EDA	repeater block planning under simultaneous delay and transition time constraints	2001	-6.585090893857178	11.760784828380778	710928
710982	Robotics	design tools for the 3d roadmap	2009	-3.568177382359741	13.150566761313131	711009
711010	Robotics	dedicated mems-based test structure for 3d sip interconnects reliability investigation	2013	-4.0655789855870825	11.79473014912849	711037
711027	Arch	parichute: generalized turbocode-based error correction for near-threshold caches	2010	-5.259064032534027	14.197040858759925	711054
711049	EDA	a low-overhead fault tolerance scheme for tsv-based 3d network on chip links	2008	-4.6154964560778	13.861792699951836	711076
711120	EDA	scanning datapaths: a fast and effective partial scan selection technique	1998	-5.620450330858522	11.41744613960984	711147
711184	EDA	optimizing delay tests at the memory boundary	2015	-4.511592198857169	11.416803684026034	711211
711228	EDA	design-for-diagnosis: your safety net in catching design errors in known good dies in cowostm/3d ics	2014	-4.048549655471642	12.22118436337235	711255
711459	EDA	an asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects	2000	-6.455274269695837	12.302467257364507	711486
711488	HPC	the plastic cell architecture for dynamic reconfigurable computing	1998	-3.6172400025051488	12.023187689680235	711515
711565	EDA	a novel charge recovery logic structure with complementary pass-transistor network	2012	-7.164228299657243	13.801208407995624	711592
711817	Arch	the optimum pipeline depth considering both power and performance	2004	-5.5338874659951305	13.887547990354932	711844
711960	EDA	an effective strategy for selective hardening of software	2017	-3.8741586738276186	13.375144940175122	711987
712011	EDA	low cost scan test by test correlation utilization	2007	-5.777005004103696	11.445732820233152	712038
712263	EDA	efficient symbolic sensitivity based parasitic-inclusive optimization in layout aware analog circuit synthesis	2007	-6.2801898799191775	11.819450252645288	712290
712300	Arch	node covering, error correcting codes and multiprocessors with very high average fault tolerance	1995	-4.309854274616723	13.923261754400434	712327
712403	HPC	inductive properties of high-performance power distribution grids	2002	-6.7436127407808435	13.083192226297236	712430
712534	EDA	0.13 micron: will the speed bumps slow the race to market?	2001	-3.702413721912323	12.964347104478474	712561
712559	EDA	level shifter planning for timing constrained multi-voltage soc floorplanning	2014	-6.935884993098853	12.40758676624082	712586
712597	EDA	jitters in high performance microprocessors	2008	-4.436032692109492	12.889464932638619	712624
712604	Arch	architectural thermal energy harvesting opportunities for sustainable computing	2014	-3.791852016897329	13.976116465400061	712631
712665	EDA	on minimization of test application time for ras	2010	-5.677857395962364	11.53464020007151	712692
712668	EDA	containment of metastable voltages in fpgas	2015	-5.034371062749688	12.883628818708287	712695
712749	EDA	mim: logic module independent technology mapping for design and evaluation of antifuse-based fpgas	1993	-4.880666474259007	11.645634812852187	712776
712858	Visualization	optical processing paradigms for electronic computers	1998	-3.5518742758107864	13.247200825432232	712885
712881	EDA	issues and strategies for the physical design of system-on-a-chip asics	2002	-3.7227483311112017	12.473212623127766	712908
712882	EDA	design for testability in nano-cmos analog integrated circuits using a new design analog checker	2011	-4.718647382599603	12.831394835972985	712909
712914	EDA	when failure analysis meets side-channel attacks	2010	-5.213287875649542	14.786504653277655	712941
713037	EDA	an accurate power estimation model for low-power hierarchical-architecture srams	2013	-6.175986724505598	13.31000521017039	713064
713087	Arch	a modular 3d processor for flexible product design and technology migration	2008	-3.7024760272720467	12.903794273096766	713114
713261	Arch	a multiplier with multiple error correction capability	1983	-5.741817321249091	11.766350274145177	713288
713322	EDA	full-chip monolithic 3d ic design and power performance analysis with asap7 library: (invited paper)	2017	-4.374491523482668	13.12928798917487	713349
713410	EDA	low power embedded deterministic test	2007	-5.339113084312533	11.624651071618988	713437
713458	EDA	testing fpga local interconnects based on repeatable configuration modules (abstract only)	2016	-4.51125641620008	12.007126622550015	713485
713993	Visualization	row/column replacement for the control of hard defects in semiconductor ram's	1986	-5.047944289696897	12.249553870739215	714020
714015	EDA	emerging sensing techniques for emerging memories	2011	-6.3000011134836855	14.056545892142758	714042
714206	EDA	manchester encoder circuit for local area networks	1989	-3.495071253796851	14.307300006028413	714233
714236	EDA	a new approach to the analysis of single event transients in vlsi circuits	2004	-5.712357781231211	11.456253890302449	714263
714253	Arch	a coding-based configurable and asymmetrical redundancy scheme for 3-d interconnects	2014	-5.242987096757675	12.884802821315873	714280
714531	Arch	reduction of nbti-induced degradation on ring oscillators in fpga	2014	-5.918477571822097	13.348561386405413	714558
714578	EDA	delay test for diagnosis of power switches	2014	-5.781020376332625	12.501470405033224	714605
714647	NLP	instruction set extension generation with considering physical constraints	2007	-6.662535411144541	12.1456520907925	714674
715003	EDA	gate leakage and its reduction in deep submicron sram	2005	-6.497151347301437	13.782646916088275	715030
715032	EDA	considering fabrication in sustainable computing	2013	-3.7644498353660585	13.659887319811382	715059
715034	Embedded	exploring partial reconfiguration for mitigating seu faults in sram-based fpgas	2007	-4.107689847742538	13.34895106038117	715061
715046	EDA	ebist: a novel test generator with built-in fault detection capability	2003	-5.006384721703754	11.479716473537222	715073
715050	EDA	fpga based implementation of distributed minority and majority voting based redundancy for mission and safety-critical applications	2016	-5.064260818444897	12.624221577215163	715077
715268	EDA	real-time step motor emulator for hardware-in-the-loop simulation	2010	-3.6079139526152013	11.630888350974873	715295
715359	EDA	vector extraction for average total power estimation	2005	-6.0608865570167705	12.201208314136153	715386
715444	EDA	77 ghz automotive radar in ewlb package: from consumer to automotive packaging	2016	-3.9781621616559826	12.272286911899315	715471
715764	Arch	high-performance tsv architecture for 3-d ics	2010	-5.611294147622627	13.150306339264569	715791
715815	Embedded	ram-based fault tolerant state machines for fpgas	2007	-4.322860624944112	12.68286952002616	715842
715965	EDA	a fast threshold test generation algorithm based on 5-valued logic	2010	-5.386350449299623	11.34603085564322	715992
716239	EDA	exploiting sub-graph isomorphism and probabilistic neural networks for the detection of hardware trojans at rtl	2017	-4.953210202395195	14.635565930913055	716266
716275	SE	the buck stops with wafer test: dream or reality?	2011	-4.689212204729792	11.992133793150135	716302
716287	EDA	symmetrical triple-threshold-voltage nine-transistor sram circuit with superior noise immunity and overall electrical quality	2011	-6.319977387913891	13.944599741914177	716314
716311	EDA	a thermal model for the top layer of 3d integrated circuits considering through silicon vias	2011	-6.4326515756316445	12.900122995080116	716338
716497	EDA	routability-driven floorplanning algorithm for mixed-size modules with fixed-outline constraint	2015	-7.111296603451192	11.737843335964852	716524
716597	SE	a neural-network-based fault classifier	2016	-4.921815732909557	11.290451062856311	716624
716667	EDA	flexible fpga architecture realized of general purpose sog	1996	-5.001112466387055	13.335799256346972	716694
716695	EDA	an industrial environment for high-level fault-tolerant structures insertion and validation	2002	-4.3211176926822095	12.22351739090634	716722
716785	EDA	asynchronous circuit design on reconfigurable devices	2006	-4.464789513878917	12.699458211209445	716812
716847	EDA	manufacturing test of socs	2002	-4.176425284065095	12.258767235464449	716874
717014	EDA	challenges in verifying an integrated 3d design	2012	-4.1537261396966585	11.761636516320591	717041
717107	EDA	implications of vlsi technology for speech processing	1983	-3.5130292189384784	12.661290450895505	717134
717115	EDA	a clock-less transceiver for global interconnect	2011	-3.4603522050821742	14.489876771869394	717142
717214	EDA	flip-flops and scan-path elements for nanoelectronics	2007	-5.1478861165706435	12.52046843860054	717241
717245	EDA	low cost soft error hardened latch designs for nano-scale cmos technology in presence of process variation	2013	-5.978167540483191	13.508782771093747	717272
717271	Arch	stealthy dopant-level hardware trojans	2013	-5.054523521881304	14.942276095104566	717298
717345	Arch	enhancement of production pattern development methodology and best practices	2013	-4.3727052044537125	11.746532712851467	717372
717516	HPC	a study of dram failures in the field	2012	-4.223998649415004	13.940327515444846	717543
717783	EDA	operational amplifiers with flexible noise power balance scheme for soc application	2010	-4.092501995238319	12.07945821310883	717810
717808	EDA	sub-20 nm design technology co-optimization for standard cell logic	2014	-5.132057870328556	13.380899313143859	717835
718057	Arch	techniques to reduce the soft error rate of a high-performance microprocessor	2004	-4.251969722745724	13.686027594887936	718084
718167	EDA	proceed: a pareto optimization-based circuit-level evaluator for emerging devices	2014	-5.474887096433865	13.148842695147026	718194
718248	EDA	impact of statistical parameter set selection on the statistical compact model accuracy: bsim4 and psp case study	2013	-6.248529993171343	12.418294124015295	718275
718344	Arch	elastic: an adaptive self-healing architecture for unpredictable silicon	2006	-3.7808838733927	13.699596230589519	718371
718528	EDA	wlan specific iot enable power efficient ram design on 40nm fpga	2015	-6.328705632924827	14.754935788298788	718555
718538	EDA	generalized matching from theory to application	1997	-6.8075873942297385	11.39238249787408	718565
718642	Arch	a 128 mb chain feram and system design for hdd application and enhanced hdd performance	2011	-6.589457032769481	14.341924329226426	718669
718894	EDA	in-situ slack monitors: taking up the challenge of on-die monitoring of variability and reliability	2016	-5.5057482542178615	12.842374233947213	718921
718905	EDA	droop sensitivity of stuck-at fault tests	2009	-5.750680804392253	12.131714259944422	718932
719176	Mobile	market and technology drivers for cellular infrastructure modem development	2006	-3.4577820462489144	12.911707439981203	719203
719211	Security	multi-level attacks: an emerging security concern for cryptographic hardware	2011	-5.018060555627011	14.991371944353281	719238
719250	EDA	an integrated fault tolerance technique for combinational circuits based on implications and transistor sizing	2017	-5.4864452071521415	12.199684190130055	719277
719301	EDA	precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip	2001	-5.6911507247563975	11.791743663274255	719328
719349	Logic	i/sub ddq/ testing of opens in cmos srams	1998	-5.704503163782129	12.81994225868574	719376
719431	Arch	a new high speed dynamic pla	2006	-7.077015142236105	13.585298397082555	719458
719586	Security	locked out by latch-up? an empirical study on laser fault injection into arm cortex-m processors	2018	-5.089743439327068	14.653138806565009	719613
719609	EDA	a 16gb lpddr4x sdram with an nbti-tolerant circuit solution, an swd pmos gidl reduction technique, an adaptive gear-down scheme and a metastable-free dqs aligner in a 10nm class dram process	2018	-4.5527072876231856	14.008817529478947	719636
719826	EDA	diagnosing multiple faulty chains with low pin convolution compressor using compressed production test set	2017	-5.0624723157704725	11.476312296758895	719853
719844	EDA	a novel security technique to generate truly random and highly reliable reconfigurable ropuf-based cryptographic keys	2016	-5.602618665742626	15.083279556253462	719871
719942	Embedded	analysis of system-failure rate caused by soft-errors using a uml-based systematic methodology in an soc	2007	-4.179400473287078	12.828970297542773	719969
720050	EDA	an embedded read only memory architecture with a complementary and two interchangeable power/performance design points	2004	-5.795102147845818	13.454012085892234	720077
720080	EDA	an accurate delay modeling technique for switch-level timing verification	1986	-5.806258889394322	11.691920080432194	720107
720295	EDA	defect-oriented lfsr reseeding to target unmodeled defects using stuck-at test sets	2011	-5.478785904905767	11.449175746424796	720322
720366	EDA	online multiple error detection in crossbar nano-architectures	2009	-5.289072761525202	12.809791404675824	720393
720384	EDA	impact of negative bias temperature instability on digital circuit reliability	2005	-6.030928654677853	13.315216570775757	720411
720459	EDA	a model for crosstalk noise evaluation in deep submicron processes	2001	-5.566024145879103	11.772992419667025	720486
720477	EDA	floorplanning for 2.5-d system integration using multi-layer-bsg structure	2006	-5.669520305780061	11.92413688689374	720504
720549	Arch	impact of technology and voltage scaling on the soft error susceptibility in nanoscale cmos	2008	-5.890949319961483	13.69901587330316	720576
720642	EDA	an effective window based legalization algorithm for fpga placement	2013	-7.159305096076525	11.476238966135039	720669
720688	Arch	dependable reconfigurable space systems: challenges, new trends and case studies	2014	-4.022801281898339	13.29907613935848	720715
720713	EDA	reconditioning: automatic power optimization of qdi circuits	2014	-6.573999349212039	11.640652852156565	720740
720771	EDA	dft for delay fault testing of high-performance digital circuits	2004	-5.265106467719578	11.95728497916372	720798
720853	EDA	flip-flop selection for partial enhance scan chain using dtesff for high transition delay fault coverage	2013	-5.488822482791258	11.371945961068935	720880
721012	AI	mathematical model of stored logic based computation	2010	-3.860795218157677	11.4474054347091	721039
721027	EDA	multiple-clock multiple-edge-triggered multiple-bit flip-flops for two-phase handshaking asynchronous circuits	2014	-6.731456548968443	12.999779731579732	721054
721137	EDA	fast and waveform-accurate hazard-aware sat-based tsof atpg	2017	-5.2224920685556615	11.520220612715164	721164
721158	EDA	low-cost strategy to mitigate the impact of aging on latches’ robustness	2018	-5.967207774858483	13.532106638044286	721185
721200	EDA	probing approximate tmr in error resilient applications for better design tradeoffs	2016	-4.674229710005697	13.447125351167452	721227
721260	EDA	routability and fault tolerance of fpga interconnect architectures	2004	-4.472430973438251	12.614307740911698	721287
721269	EDA	frequency scaled segmented (fss) scan architecture for optimized scan-shift power and faster test application time	2017	-6.049023359047839	12.487370809679232	721296
721291	EDA	a layout dependent full-chip copper electroplating topography model	2005	-6.445215980625764	12.724578520143893	721318
721570	EDA	hpchecker: an amba ahb on-chip bus protocol checker with efficient verification mechanisms	2010	-3.6728773224921154	11.2877147192494	721597
721608	Logic	pal and logic array in-circuit testing considerations	1984	-4.3987005851210395	11.528776975411155	721635
721693	Arch	timing window applications in ultrasparc-iiii? microprocessor design	2002	-5.817512970049981	11.654829457031292	721720
721703	EDA	modeling and analysis of image dependence and its implications for energy savings in error tolerant image processing	2011	-7.013927024411191	13.602336784854252	721730
721829	Mobile	low power scalable encryption for wireless systems	1998	-6.447640568147643	14.588530933720325	721856
721912	EDA	approximate multiplier architectures through partial product perforation: power-area tradeoffs analysis	2015	-5.2422540302671035	13.421317566550266	721939
722166	EDA	automatic insertion of airgap with design rule constraints	2018	-7.058935041352478	12.023328513948071	722193
722176	EDA	the split register file	2010	-5.087525376955637	13.652485072493526	722203
722183	EDA	built-in self-test technique for selective detection of neighbourhood pattern sensitive faults in memories	2004	-5.264246959853461	11.61761883196135	722210
722344	EDA	standby-power-free integrated circuits using mtj-based vlsi computing	2016	-4.67831707231442	13.633737754296632	722371
722400	EDA	probabilistic cmos technology: a survey and future directions	2006	-4.507820108287227	13.365823402557032	722427
722422	EDA	overcoming post-silicon validation challenges through quick error detection (qed)	2013	-3.8383166757146183	13.582672225014413	722449
722449	EDA	how many probes is enough? a low cost method for probe card depopulation with low risk	2015	-5.150098754861151	12.45969171861094	722476
722866	EDA	effective hybrid test program development for software-based self-testing of pipeline processor cores	2011	-3.7956323742578055	13.087555744938248	722893
723237	EDA	on the minimization of potential transient errors and ser in logic circuits using spfd	2008	-6.0578277257740325	11.639326206647404	723264
723308	EDA	clock rescheduling for timing engineering change orders	2012	-6.858432284380331	11.760820631148748	723335
723349	EDA	titac: design of a quasi-delay-insensitive microprocessor	1994	-4.705581492131595	12.438296043573567	723376
723401	EDA	on design of temperature invariant physically unclonable functions based on ring oscillators	2012	-5.850500507869206	14.88246417330275	723428
723420	EDA	a novel multi-speed, power saving architecture for sige hbt fpga.	2003	-6.505357559492012	13.884193943961305	723447
723494	EDA	a flexible design flow for a low power rfid tag	2007	-4.781755232420665	13.907896043456864	723521
723495	SE	a review on key issues and challenges in devices level mems testing	2016	-4.250198963676093	12.228330564128768	723522
723509	Arch	total leakage optimization strategies for multi-level caches	2005	-5.804347401190347	14.073705095499658	723536
723626	EDA	improvements in functional safety of automotive ip through iso 26262: 2018 part 11	2017	-3.6385514425878887	11.784418318849811	723653
723784	EDA	self-healing strategy for transient fault cell reutilization of embryonic array circuit	2018	-4.487375108224764	13.281392043514366	723811
723839	EDA	capturing the effect of crosstalk on delay	2000	-6.895695200338273	11.369566347167964	723866
724017	EDA	complex reliability evaluation of voters for fault tolerant designs	2001	-5.105682492446712	12.143526410188795	724044
724068	EDA	error rate estimation for defective circuits via ones counting	2012	-5.441096589503565	11.545251605763392	724095
724166	EDA	clock skew scheduling for timing speculation	2012	-5.742070257780777	12.916780204029715	724193
724225	EDA	design of non-restoring divider in quantum-dot cellular automata technology	2017	-7.107903028065445	13.232227482071615	724252
724262	EDA	scalable gate-level models for power and timing analysis	2007	-6.266798153156711	12.365592926832964	724289
724276	EDA	crosstalk noise minimization in domino logic design	2001	-7.04027668879534	12.000004824867508	724303
724532	EDA	hierarchical sequence compaction for power estimation	1997	-6.0013313109462985	11.567231026102528	724559
724692	EDA	on the analysis and the mitigation of power supply noise and power distribution network impedance variation for scan-based delay testing techniques	2018	-6.0472263093115615	12.436080181137596	724719
724792	Arch	stack based sense amplifier designs for reducing input-referred offset	2015	-6.535412766212093	13.911174296554133	724819
724902	EDA	design of logic gates and flip-flops in high-performance finfet technology	2013	-6.422587907846829	13.694312423054507	724929
724960	EDA	performance-effective compaction of standard cell library for edge-triggered latches utilizing 0.5 micron technology	2011	-4.589397672261305	12.360358563100732	724987
725080	EDA	power performance tradeoffs using adaptive bit width adjustments on resistive associative processors	2019	-5.977642594660822	14.207072369954613	725107
725214	EDA	ilp-based scheme for timing variation-aware scheduling and resource binding	2008	-6.3946153445869625	12.242926900000418	725241
725223	EDA	an efficient reliability simulation flow for evaluating the hot carrier injection effect in cmos vlsi circuits	2012	-5.981290141573043	13.164652463786087	725250
725289	Embedded	design space exploration for the design of reliable sram-based fpga systems	2008	-3.821775114763944	12.970189308646766	725316
725309	EDA	soc mixed-signal dependability enhancement: a strategy from design to end-of-life	2011	-4.734868297768699	13.1160133649711	725336
725433	NLP	timing analysis considering temporal supply voltage fluctuation	2005	-6.39928333744818	12.574411550265568	725460
725438	Arch	next generation architectures can dramatically reduce the 4g deployment cycle	2006	-3.476733166892292	13.23876941426431	725465
725499	EDA	loss is gain: shortening data for lifetime improvement on low-cost ecc enabled consumer-level flash memory	2018	-4.753250965983804	14.30439343610831	725526
725511	Arch	low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor	2013	-3.8690420046548506	13.993023123852096	725538
725540	SE	comparison of iddq testing and very-low voltage testing	2002	-5.493225154342997	12.389374623581796	725567
725589	EDA	on the feasibility of early routing capacitance estimation for fpgas	2007	-6.7424149067081425	12.14738220839592	725616
725615	Security	mrpuf: a memristive device based physical unclonable function	2013	-5.5085024336659885	15.029216577756625	725642
726035	EDA	an energy-efficient 32-bit risc processor for sensor platform in 90nm technology	2012	-5.780539069864098	14.064534847325618	726062
726066	Embedded	a logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme	2012	-6.536986355626223	14.096406291699807	726093
726283	Mobile	low power accelerometer based intrusion and tamper detector	2014	-4.782964181478034	15.087836303480728	726310
726326	Arch	a flexible, self-tuning, fault-tolerant functional unit array processor	2014	-4.386192609987806	13.216014553885975	726353
726348	EDA	variation-tolerant sram sense-amplifier timing using configurable replica bitlines	2008	-6.26337769268347	13.80768537143153	726375
726470	EDA	a novel peripheral circuit for rram-based lut	2012	-6.699201427575319	14.010843551626866	726497
726591	EDA	effect of process variations in 3d global clock distribution networks	2012	-6.518515742253348	12.889747258785949	726618
726798	EDA	testing content addressable memories using instructions and march-like algorithms	2008	-4.625581814595115	12.168547485193887	726825
726981	EDA	on the difficulty of pin-to-wire routing in fpgas	2012	-4.236063883228104	12.725900022866412	727008
727008	EDA	r70-5 the effect of ic's on the design of analog computers	1970	-3.925542333682488	11.770191703272207	727035
727054	EDA	variability-aware architecture level optimization techniques for robust nanoscale chip design	2014	-5.818327180817811	13.079397351504545	727081
727307	EDA	a novel design methodology for hybrid process 3d-ic	2012	-4.0581174058258975	12.684495712350463	727334
727499	EDA	synthesis methodology of polymorphic circuits using polymorphic nand/nor gates	2015	-6.185209464067318	12.103952711277161	727526
727656	Arch	a reverse write assist circuit for sram dynamic write vmin tracking using canary srams	2014	-6.355104699969468	13.987798264825734	727683
728064	EDA	a universal high-performance analog interface for signal processing socs	2003	-3.7609544972153177	11.789394064190965	728091
728125	EDA	ultra low-power standard cell design using planar bulk cmos in subthreshold operation	2013	-6.2468718370997145	13.847205753434407	728152
728130	EDA	when bad things happen to good chips (panel session)	2000	-4.419785335998198	12.155726927222311	728157
728155	DB	performance evaluation of delay testable enhanced scan flip-flop	2012	-5.511937986837503	11.606708374770218	728182
728398	Arch	multicopy cache: a highly energy-efficient cache architecture	2014	-3.9422880701487184	14.412959623797455	728425
728725	EDA	statistical degradation analysis of digital cmos ic's	1993	-6.237100777398942	12.21469049593043	728752
728925	Embedded	source-synchronous testing of multilane pci express and hypertransport buses	2006	-3.6459200081771157	13.253532382343936	728952
728941	EDA	bridging defects resistance measurements in a cmos process	1992	-4.815915594392804	11.897834048414312	728968
729024	EDA	cad for military systems, an essential link to lsi, vlsi and vhsic technology	1981	-3.7106886128466336	12.392552488464872	729051
729080	Arch	sub 45nm low power design challenges	2007	-5.207615596839943	13.712756036388965	729107
729144	EDA	empirical failure analysis and validation of fault models in cmos vlsi	1990	-5.121017231477244	11.368825981035215	729171
729251	EDA	8t single-ended sub-threshold sram with cross-point data-aware write operation	2011	-6.764392143537632	14.150953000210984	729278
729253	EDA	testing cross wire opens within complex gates	2015	-5.284491719441092	11.606921988188805	729280
729796	EDA	serial interfacing for embedded-memory testing	1990	-5.0105350747014405	12.081246167490804	729823
730137	ML	an integration of memory-based analog signal generation into current dft architectures	1996	-4.95909464307749	11.892795710023837	730164
730147	Arch	modeling of probabilistic ripple-carry adders	2010	-6.408830563175799	11.526171047398135	730174
730165	EDA	data path structures and heuristics for testable allocation in high level synthesis	1993	-6.172973536581397	11.506616593371627	730192
730244	EDA	yield-aware hierarchical optimization of large analog integrated circuits	2008	-6.485452914231329	11.739398651667345	730271
730440	EDA	peak temperature control in thermal-aware behavioral synthesis through allocating the number of resources	2009	-5.74826679565788	13.654864002612138	730467
730504	Security	soi technology for future high-performance smart cards	2003	-3.649252525763236	13.322470400304056	730531
730695	EDA	choice of granularity for reliable circuit design using dynamic reconfiguration	2016	-5.754700245573738	12.249195722457412	730722
730732	EDA	towards a cost-effective hardware trojan detection methodology	2013	-5.010140233007168	14.715215508479044	730759
730741	AI	integration of forward and backward inferences using extended rete networks	1996	-6.0804882734357735	12.097133201648115	730768
730857	EDA	overview of carbon-based circuits and systems	2015	-4.0763127446388765	13.052868430211465	730884
730959	EDA	comprehensive analysis, modeling and design for hold-timing resiliency in voltage scalable design	2016	-5.9228724138986335	13.195696271936256	730986
731253	EDA	diagnosis for mram write disturbance fault	2007	-5.5254812736963785	12.189961221093665	731280
731401	EDA	variability-tolerant noc link design	2012	-6.4115147644227095	12.730674092480983	731428
731490	HCI	a novel layout approach using dual supply voltage technique on body-tied pd-soi	2004	-6.904365184036169	13.49497765175718	731517
731621	EDA	evaluating application-aware soft error effects in digital circuits without fault injections or probabilistic computations	2016	-4.197414591315018	13.002528799379206	731648
731652	EDA	analytical soft error models accounting for die-to-die and within-die variations in sub-threshold sram cells	2011	-6.221431378057481	13.484450552971053	731679
731659	SE	on-line detection of control-flow errors in socs by means of an infrastructure ip core	2005	-4.113444726857503	13.029468952807758	731686
731982	EDA	a global delay model for domino cmos circuits with application to transistor sizing	1990	-6.430258187350317	12.750150052978606	732009
732069	EDA	tapered-vth approach for energy-efficient cmos buffers	2011	-6.483326358747592	13.552209738253147	732096
732327	EDA	extending networks from chips to flexible and stretchable electronics	2016	-4.021368939210461	13.286973203796682	732354
732331	Arch	using ecc dram to adaptively increase memory capacity	2017	-3.5252094312903512	14.538013319586373	732358
732426	EDA	case study of testing a soc design with mixed edt channel sharing and channel broadcasting	2016	-4.457254738221361	12.167989863861676	732453
732433	ECom	a 5.3 pj/op approximate tta vliw tailored for machine learning	2017	-3.650629039344339	14.818517474488976	732460
732558	Embedded	short voltage elevation (shove) test for weak cmos ics	1997	-5.889062236069338	12.697660333086949	732585
732587	EDA	hierarchical dummy fill for process uniformity	2001	-6.980084697571075	11.525632126161444	732614
732705	EDA	design for yield and reliability is more important than dft	1999	-4.2102176416308925	12.190739349618266	732732
732712	EDA	experimental validation of minimum operating-voltage-estimation for low supply voltage circuits	2014	-6.7068832963960086	12.929329619518153	732739
732743	EDA	analytical placement for rectilinear blocks	2015	-7.087421724650782	11.295812833879287	732770
732838	EDA	analog circuit design methodologies to improve negative-bias temperature instability degradation	2010	-6.361629981282237	13.670708767660596	732865
733146	EDA	online noc switch fault detection and diagnosis using a high level fault model	2007	-4.253680975768534	12.47913155398336	733173
733156	Visualization	rebooting computing: new strategies for technology scaling	2015	-3.3867679879222274	13.094855810552158	733183
733216	EDA	thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction	2008	-6.0678675182590105	13.696696427527987	733243
733401	EDA	power supply noise aware floorplanning and decoupling capacitance placement	2002	-7.013675523590679	12.62091011926256	733428
733416	EDA	a case study of self-checking circuits reliability	1998	-4.596195577073257	13.468332337431848	733443
733431	SE	low-cost on-line fault detection using control flow assertions	2003	-3.688654657237665	13.613128808125966	733458
733468	Arch	mtj-based state retentive flip-flop with enhanced-scan capability to sustain sudden power failure	2015	-6.125789174360329	14.092224809399116	733495
733570	Arch	design and realization of a fault-tolerant 90nm cmos cryptographic engine capable of performing under massive defect density	2007	-5.467890423513565	13.083504315180747	733597
733571	Arch	probabilistic analysis of a molecular quantum-dot cellular automata adder	2007	-5.305484024626916	12.58468969857806	733598
733582	EDA	co-synthesis of custom on-chip bus and memory for mpsoc architectures	2007	-6.807012577746964	12.136730526817141	733609
733904	EDA	testing in a high volume dsm environment	2004	-4.847261335176466	12.246952985075106	733931
733985	EDA	a hardware efficient chaotic ring oscillator based true random number generator	2011	-5.997428648298646	15.08810098902323	734012
734075	EDA	the write deduplication mechanism based on a novel low-power data latched sense amplifier for a magnetic tunnel junction based non-volatile memory	2017	-6.266692279570455	14.258598442304391	734102
734169	EDA	exploiting clock skew scheduling for fpga	2009	-5.756747247606405	12.620134156254993	734196
734346	SE	unified 3d test architecture for variable test data bandwidth across pre-bond, partial stack, and post-bond test	2013	-5.466611599362426	12.284280988262546	734373
734357	EDA	implementing globally asynchronous locally synchronous processor pipeline on commercial synchronous fpgas	2010	-4.678000561230957	12.875638080068619	734384
734361	EDA	estimation of the number of routing layers and total wirelength in a pcb through wiring distribution analysis	1996	-6.9866248996543385	11.643124324196085	734388
734578	EDA	low-power compact composite field aes s-box/inv s-box design in 65nm cmos using novel xor gate	2013	-7.1160489596060525	15.0792659765087	734605
734677	EDA	an sram reliability test macro for fully automated statistical measurements of ${\rm v} _{\rm min}$ degradation	2009	-6.124503596466579	13.263548981705833	734704
734825	EDA	a fast and accurate fault injection platform for sram-based fpgas	2017	-4.667910899997952	13.351579122902606	734852
735021	EDA	hierarchical analog/mixed-signal circuit optimization under process variations and tuning	2011	-6.4428278201612486	11.627964959668072	735048
735133	Security	power-up sram state as an identifying fingerprint and source of true random numbers	2009	-5.610344819847361	15.010312154903435	735160
735191	EDA	a usable circuit optimizer for designers	1990	-3.5566442120881736	11.525625419528673	735218
735298	EDA	vhdl procedure for combinational divider	2011	-5.311991985512548	11.956846548444753	735325
735341	EDA	parametric analysis to determine accurate interconnect extraction corners for design performance	2009	-6.3692558350778805	12.348563873363151	735368
735367	Visualization	an ecl implementation of the motorola 88000	1989	-4.052859826855662	12.763104710129072	735394
735537	EDA	gate-level simulation of cmos circuits using the iddm model	2001	-5.8199066365029966	12.026179405036228	735564
735719	EDA	mini-tutorial: bridging the gap between tcad and ecad methodologies in deep sub-micron interconnect extraction and analysis	1999	-5.219254055769473	12.986771862826355	735746
735829	EDA	minimizing fpga interconnect delays	1996	-6.713473710385957	13.042770848168745	735856
735836	EDA	statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100nm technologies	2005	-6.3661755910213484	12.784821405789463	735863
735875	EDA	embedded bus switches on 3d data bus for critical access time reduction	2018	-6.8466043612022895	13.372482011902484	735902
736092	Crypto	a puf and software collaborative key protection scheme	2017	-5.101193795366153	15.101121094540785	736119
736446	EDA	microarchitecture-aware floorplanning using a statistical design of experiments approach	2005	-5.909287938138652	13.179194978178627	736473
736573	EDA	ensuring data integrity via icmetrics based security infrastructure	2007	-4.7053193250614855	14.647832756659728	736600
736617	EDA	multiple errors produced by single upsets in fpga configuration memory: a possible solution	2005	-4.8046561428166665	13.330109165006533	736644
736626	Arch	asymmetrically reliable caches for multicore architectures under performance and energy constraints	2016	-3.862773262063389	14.339359119300713	736653
736629	EDA	harvesting through array partitioning: a solution to achieve defect tolerance	1997	-7.0446439353885655	11.507617674685552	736656
736661	EDA	an asynchronously embedded datapath for performance acceleration and energy efficiency	2009	-6.587525076355612	13.62852991850985	736688
736743	EDA	hierarchical boundary-scan: a scan chip-set solution	2001	-3.669610348087582	11.681075072754671	736770
736866	EDA	low-speed scan testing of charge-sharing faults for cmos domino circuits	2000	-5.584327553113348	12.35472614127322	736893
736949	EDA	stability and variability emphasized stt-mram sensing circuit with performance enhancement	2018	-6.7916784955100935	14.189852001422055	736976
737055	EDA	accurate temperature estimation using noisy thermal sensors	2009	-5.255630018983828	13.890289824451392	737082
737292	EDA	automated synthesis of cell libraries for asynchronous circuits	2014	-4.0826759175826615	12.290445810746322	737319
737353	Embedded	going beyond worst-case specs with teatime	2004	-5.651916968503642	12.941141202527206	737380
737421	EDA	a methodology for accurate modeling of energy dissipation in array structures	2003	-6.155476913816769	12.788774277677382	737448
737507	Arch	impact of finfet technology for power gating in nano-scale design	2014	-6.411054543171259	13.603636467793779	737534
737581	EDA	leveraging asymmetric body bias control for low power lsi design	2017	-6.689515187966197	13.802051726122901	737608
737931	EDA	a mixed-size monolithic 3d placer with 2d layout inheritance	2017	-6.7374261655044725	11.93792399368365	737958
738043	EDA	some common aspects of design validation, debug and diagnosis	2006	-4.178566108329248	11.528857328865545	738070
738053	HCI	conditional pre-charge techniques for power-efficient dual-edge clocking	2002	-6.990222098789544	13.757457919965908	738080
738231	EDA	detecting vliw hard errors cost-effectively through a software-based approach	2007	-3.7885616758600302	14.075515529839985	738258
738261	EDA	behavior-level yield enhancement approach for large-scaled analog circuits	2010	-7.010918897808852	11.78227566831267	738288
738262	EDA	staggered core activation: a circuit/architectural approach for mitigating resonant supply noise issues in multi-core multi-power domain processors	2012	-6.009885721451122	13.803038881007268	738289
738601	EDA	comparison of performance parameters of sram designs in 16nm cmos and cntfet technologies	2010	-6.454220348890133	13.741322001414002	738628
738677	Visualization	0.5-v sub-ns open-bl sram array with mid-point-sensing multi-power-supply 5t cell	2016	-4.520006891209108	11.426384843015425	738704
738815	EDA	applying the oscillation test strategy to fpaa's configurable analog blocks	2005	-5.386396969867337	11.431798993242994	738842
738858	EDA	inp hemt technology for high-speed logic and communications	2007	-6.016528166455744	13.348091988516344	738885
738920	EDA	energy minimization for hybrid bist in a system-on-chip test environment	2005	-6.0754956570020795	11.646489568331553	738947
738921	EDA	advanced power management of soc platforms	2005	-3.4032825718824236	13.872847537742572	738948
738984	Arch	ssmcb: low-power variation-tolerant source-synchronous multicycle bus	2009	-6.823266228546829	13.811537195254937	739011
739003	EDA	generation of performance constraints for layout	1989	-6.966439627865262	11.528003798730895	739030
739423	Arch	differential fault injection on microarchitectural simulators	2015	-3.3709172706086714	13.861860578935833	739450
739535	EDA	static leakage reduction through simultaneous threshold voltage and state assignment	2003	-6.887056494192742	12.573972189224653	739562
739571	Arch	dram-based fpga enabled by three-dimensional (3d) memory stacking (abstract only)	2010	-4.981469801264113	13.888125390387875	739598
739618	Embedded	nand flash memory -- product trends, technology overview, and technical challenges	2011	-3.4837349596225886	13.566781714246476	739645
739699	EDA	speeding-up fault injection campaigns in vhdl models	2000	-4.21082663078306	11.51532878584382	739726
739841	EDA	switchcraft: a framework for transistor network design	2010	-6.89403653480446	11.451829936105227	739868
739915	EDA	an efficient bist scheme for high-speed adders	2003	-5.610907374285357	11.899586091960385	739942
739923	EDA	a low power and low area active clock deskewing technique for sub-90nm technologies	2008	-6.742728629284253	14.004853317888546	739950
740033	EDA	impact of technology scaling on the minimum energy point for finfet based flip-flops	2015	-6.418920717802408	13.72829941565984	740060
740430	EDA	statistical variability and reliability and the impact on corresponding 6t-sram cell design for a 14-nm node soi finfet technology	2013	-6.159806595492332	13.210106185155125	740457
740592	EDA	towards development of an analytical model relating fpga architecture parameters to routability	2013	-4.943343323230554	12.696305714548831	740619
740606	EDA	design and analysis of a cmos ratio-memory cellular nonlinear network (rmcnn) requiring no elapsed time	2010	-7.191844034955041	13.310737683323175	740633
740877	HPC	precharge-free, low-power content-addressable memory	2016	-6.938994867635123	13.983373792675481	740904
740924	SE	trouble with scan	2002	-4.705704199598592	11.40256055799774	740951
740973	EDA	a layer prediction method for minimum cost three dimensional integrated circuits	2011	-7.006305897375696	11.848214856887534	741000
740999	EDA	design of sequential circuits by quantum-dot cellular automata	2007	-6.468012289522897	11.41542390647012	741026
741015	EDA	low-power finfet circuit synthesis using multiple supply and threshold voltages	2009	-6.585416894408167	13.760917467181551	741042
741079	EDA	ic layout weak point effectiveness evaluation based on statistical methods	2018	-5.0490794608848635	11.70544912731529	741106
741167	EDA	fitvs: a fpga-based emulation tool for high-efficiency hardness evaluation	2008	-4.164573100663837	12.647627124687398	741194
741177	EDA	evaluation of dual vdd fabrics for low power fpgas	2005	-6.2394938050017785	13.334329107121949	741204
741221	NLP	observability conditions and automatic operand-isolation in high-throughput asynchronous pipelines	2012	-4.342018372622201	11.392628861544713	741248
741254	EDA	a 90nm 4mb embedded phase-change memory with 1.2v 12ns read access time and 1mb/s write throughput	2010	-6.756460661961179	14.135076375474215	741281
741479	EDA	design and allocation of loosely coupled multi-bit flip-flops for power reduction in post-placement optimization	2016	-6.926321778906263	12.913414354455377	741506
741520	EDA	analog and mixed-signal innovation: the process-circuit-system-application interaction	2007	-3.8692623774362023	13.369547429693364	741547
741700	Arch	an improved router design for reliable on-chip networks	2014	-3.8397913424077577	14.24883941268367	741727
741802	EDA	concurrent core test for soc using shared test set and scan chain disable	2006	-5.448127484154675	11.522856126416375	741829
741867	EDA	em-based on-chip aging sensor for detection and prevention of counterfeit and recycled ics	2015	-5.66826280911205	13.056244550339999	741894
741898	EDA	crosstalk pessimism reduction with path base analysis	2009	-5.944103022896671	11.626480751504022	741925
741966	NLP	built-in test strategy for next generation military avionic hardware	1988	-4.344161644146906	11.929994348451483	741993
742234	EDA	testing oriented analysis of cmos ics with opens	1988	-5.484116965700505	12.198643071056292	742261
742485	SE	two new techniques for identifying opens on printed circuit boards: analog junction test, and radio frequency induction test	1996	-4.723879017597986	11.77374569947338	742512
742734	Embedded	fault detection in resistive ladder network with minimal measurements	2012	-5.004459895880551	11.650425150460045	742761
742853	Arch	an improvement of reliability of memory system with skewing reconfiguration	1981	-4.688496518160274	13.444732950066633	742880
742901	Vision	"""comments on """"an approach to highly integrated computer-maintained cellular arrays"""""""	1979	-5.0571329547246515	11.770189731978604	742928
743173	SE	rf testing on a mixed signal tester	2004	-4.1069745850792065	12.117790013665273	743200
743182	EDA	comparison of digital linearization methods for embedded sensor interfaces	2002	-3.5584648443408047	12.699674092662553	743209
743229	EDA	maeper: matching access and error patterns with error-free resource for low vcc l1 cache	2013	-3.854074400727392	14.432617739434312	743256
743239	EDA	power gating: circuits, design methodologies, and best practice for standard-cell vlsi designs	2010	-4.360995562747581	13.177263256739705	743266
743303	EDA	implementation of scalable embedded fpga for soc	2005	-3.3711491754352267	12.48380766193639	743330
743380	EDA	post-silicon clock deskew employing hot-carrier injection trimming with on-chip skew monitoring and auto-stressing scheme for sub/near threshold digital circuits	2011	-6.152727244760662	13.645653645494516	743407
743682	Arch	nand phase change memory with block erase architecture and pass-transistor design requirements for write and disturbance	2014	-5.005404662552019	12.376586354247005	743709
743683	EDA	cad tool flow for variation-tolerant non-volatile stt-mram lut based fpga	2018	-6.124019919172435	13.621138280676842	743710
743905	EDA	a novel gals single-track protocol asynchronous communication circuits	2009	-6.8717631808149795	13.508248022940965	743932
743922	EDA	a new iddt test approach and its efficiency in covering resistive opens in sram arrays	2014	-5.9028235001226905	13.263766543484053	743949
743942	EDA	single-event multiple-transient characterization and mitigation via alternative standard cell placement methods	2015	-5.684957810756573	13.301580052082764	743969
743992	Arch	quantitative evaluation of reliability and performance for stt-mram	2016	-5.890707241789171	13.776404003601069	744019
744052	EDA	multi-project reticle floorplanning and wafer dicing	2004	-7.173700118041677	11.473121681046806	744079
744179	EDA	efficient partial scan cell gating for low-power scan-based testing	2009	-5.8737561291284415	11.671253587575135	744206
744229	EDA	optimizing fpgas for supporting wbans	2014	-5.110131334426123	13.461822731253438	744256
744381	EDA	simultaneous clock skew scheduling and power-gated module selection for standby leakage minimization	2009	-6.739354686444586	12.791709971894505	744408
744531	EDA	achieving slc performance with mlc flash memory	2015	-6.825595862246548	14.486420808216266	744558
744574	EDA	cmp aware shuttle mask floorplanning	2005	-7.151980396765937	11.983814356096305	744601
744588	EDA	an automated design methodology for layout generation targeting power leakage minimization	2009	-5.974167663897731	12.116221896789252	744615
744770	EDA	binding, allocation and floorplanning in low power high-level synthesis	2003	-6.673265596942749	12.61244264431559	744797
745053	Arch	inductance aware interconnect scaling	2002	-6.488383288252207	13.176492219287406	745080
745121	EDA	algorithm-level recomputing with shifted operands-a register transfer level concurrent error detection technique	2006	-4.2548670655643726	12.283181745340176	745148
745239	Arch	state-of-the-art flash memory devices and post-flash emerging memories	2011	-5.444947824827785	13.911073242491907	745266
745265	SE	self-timed boundary-scan cells for multi-chip module test	1998	-4.898543147588222	11.639813932239445	745292
745355	Arch	switching constraint-driven thermal and reliability analysis of nanometer designs	2011	-5.579607717681258	12.914436022782922	745382
745398	EDA	aggressor alignment for worst-case crosstalk noise	2001	-6.3653630885893175	11.796666932911293	745425
745602	Robotics	data-driven models for statistical testing: measurements, estimates and residuals	2005	-5.793191937535324	11.527921142489113	745629
745881	EDA	hybrid stt-cmos designs for reverse-engineering prevention	2016	-4.8895256523389925	13.121913026027682	745908
745886	EDA	automatic correction of dynamic power management architecture in modern processors	2018	-4.833492648725757	11.435950333666947	745913
746135	EDA	minimizing test time in arithmetic test-pattern generators with constrained memory resources	2007	-5.9194514315314635	11.362584321167688	746162
746382	EDA	evaluating different solutions to design fault tolerant systems with sram-based fpgas	2007	-4.225580372044531	13.256606364285405	746409
746388	EDA	design of a 100-nanosecond read-cycle ndro plated-wire memory	1968	-3.608374778680893	11.513918623059595	746415
746585	EDA	drc-free high density layout exploration with layout morphing and patterning quality assessment, with application to sram	2012	-5.6697749707633385	12.221490297551961	746612
746792	Embedded	error correction encoding for multi-threshold capture mechanism	2011	-5.900603827234005	13.151730176380115	746819
746899	EDA	layout characterization and power density analysis for shorted-gate and independent-gate 7nm finfet standard cells	2015	-6.599468374110437	13.81853516882743	746926
746909	EDA	circuit topology-based test pattern generation for small-delay defects	2010	-5.289096729264373	11.429973000271465	746936
746950	EDA	built-in-self-testing techniques for programmable capacitor arrays	2005	-5.856952577457997	11.540486504629813	746977
746976	HCI	power supply current detectability of sram defects	1995	-5.948794151730526	13.031830069060788	747003
747000	EDA	an analysis framework for transient-error tolerance	2007	-5.17782889227337	12.892770858840091	747027
747268	EDA	metal-density-driven placement for cmp variation and routability	2008	-6.901219187322378	12.301367373446224	747295
747295	EDA	hazard-aware directed transition fault atpg for effective critical path test	2011	-5.412803246504764	12.193774411380284	747322
747327	EDA	a novel post-atpg ir-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment	2009	-5.425019005280953	11.4699004630751	747354
747456	EDA	diagnosis-assisted supply voltage configuration to increase performance yield of cell-based designs	2011	-5.613491747044871	12.707737669179373	747483
747466	EDA	evaluation of hybrid mram/cmos cells for reconfigurable computing	2013	-5.506476427634559	13.220965977268882	747493
747624	SE	ic failure mechanisms yesterday, today, tomorrow: implications from test to dfm	2006	-4.727010977375198	12.057170712913369	747651
747644	EDA	low-energy logic circuit techniques for multiple-valued logic	1996	-5.216474537311023	13.786639238604671	747671
747690	Mobile	a hybrid adiabatic content addressable memory for ultra low-power applications	2003	-7.103109323876112	14.03245865704356	747717
747791	EDA	a synthesis algorithm for reconfigurable single-electron transistor arrays	2013	-5.107103963217742	13.327481052531278	747818
747803	EDA	optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs	2006	-7.077443626934253	12.25301262811207	747830
748025	Embedded	on-chip lifetime prediction for dependable many-processor socs based on data fusion	2018	-4.292190424722766	13.422180289438007	748052
748125	Arch	power considerations in the design of the alpha 21264 microprocessor	1998	-4.899683829865149	13.482414491846669	748152
748185	Security	on the power of optical contactless probing: attacking bitstream encryption of fpgas	2017	-5.1755823869739945	15.096827632311909	748212
748198	EDA	optimizing controlling-value-based power gating with gate count and switching activity	2009	-6.88876723857743	12.71161305332253	748225
748314	EDA	reliable low-power design in the presence of deep submicron noise (embedded tutorial session)	2000	-4.564592055134951	13.232184043041695	748341
748404	EDA	statistical thermal profile considering process variations: analysis and applications	2008	-6.294952703138226	12.865485346446464	748431
748462	Theory	a survey of memory error correcting techniques for improved reliability	2011	-4.4195672057100435	13.445773771848447	748489
748519	HPC	a new extension method of retention time for memory cell on dynamic random access memory	2014	-6.4149007251781445	14.279049553522356	748546
748567	Arch	resource-efficient programmable trigger units for post-silicon validation	2009	-3.5286883452307425	12.256029440476587	748594
748589	EDA	low-voltage limitations of deep-sub-100-nm cmos lsis: view of memory designers	2007	-6.468828048885712	13.66534003756733	748616
748890	Arch	an overlap-contention free true-single-phase clock dual-edge-triggered flip-flop	2015	-6.7248540256042775	14.066076421279414	748917
748977	Arch	vpr 5.0: fpga cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling	2011	-4.389062564315924	12.582525291681652	749004
749077	Arch	memristors for neural branch prediction: a case study in strict latency and write endurance challenges	2013	-4.764134911552636	13.545566090216914	749104
749125	Arch	factors affecting commercial computers system design in the seventies	1973	-3.771630055156428	13.241314178161813	749152
749145	EDA	full-chip inter-die parasitic extraction in face-to-face-bonded 3d ics	2015	-6.082232513986763	12.90177906649716	749172
749221	EDA	intel lvs logic as a combinational logic paradigm in cnt technology	2010	-6.804598692839877	13.57694036224515	749248
749281	Arch	nocalert: an on-line and real-time fault detection mechanism for network-on-chip architectures	2012	-4.109272791289143	13.715088305544908	749308
749327	EDA	routability-driven packing: metrics and algorithms for cluster-based fpgas	2004	-6.9951552953326	11.655117667745486	749354
749661	EDA	an efficient pulse flip-flop based launch-on-shift scan cell	2010	-5.612746553550368	11.970290850923385	749688
749685	EDA	considering possible opens in non-tree topology wire delay calculation	2008	-5.7342824843858775	11.99145349878035	749712
749759	EDA	rapid and energy-efficient testing for embedded cores	2004	-5.6655208339861085	11.612301533287372	749786
750250	HCI	evaluation of statistical outlier rejection methods for iddq limit setting	2002	-5.4002814931240914	12.236611391705662	750277
750489	EDA	reconfigurable circuits using magnetic tunneling junction memories	2010	-5.905082489646369	13.792148268086937	750516
750556	EDA	design technology for systems on a chip	2001	-4.156454771363907	13.10600643713676	750583
750720	EDA	efficient complementary resistive switch-based crossbar array booth multiplier	2017	-6.6154561832642695	13.51779465128417	750747
750832	EDA	architecture level tsv count minimization methodology for 3d tree-based fpga	2013	-4.946135997848192	13.589485806268424	750859
750943	Embedded	highly reliable memory-based physical unclonable function using spin-transfer torque mram	2014	-5.736575976418008	14.821204722189494	750970
751067	EDA	enhanced reliability of finite-state machines in fpga through efficient fault detection and correction	2005	-4.984512669788834	13.256074662305656	751094
751203	EDA	invited: approximate computing with partially unreliable dynamic random access memory — approximate dram	2016	-4.808508288812908	14.049277189411367	751230
751227	EDA	time-resolved single-photon detectors: integration challenges in cmos technologies	2018	-4.256948264863832	12.965509789524253	751254
751253	Arch	rt level vs. microarchitecture-level reliability assessment: case study on arm(r) cortex(r)-a9 cpu	2017	-4.550038513720038	13.577030931995616	751280
751362	EDA	stt-ram energy reduction using self-referenced differential write termination technique	2017	-6.493886742952986	14.142979995146241	751389
751428	EDA	soft timing closure for soft programmable logic cores: the argen approach	2017	-4.117867323884759	12.554653614064305	751455
751534	Arch	issue system protection mechanisms	2008	-4.195114931608265	13.989908895953029	751561
751567	EDA	navigating registers in placement for clock network minimization	2005	-7.196874275498573	11.838375920848682	751594
751594	EDA	on feasibility of fpga bitstream compression during placement and routing	2006	-4.688594379739597	12.091463751856065	751621
751631	EDA	perspectives on scaling theory and cmos technology - understanding the past, present, and future	2004	-3.988161160926984	12.816661330818784	751658
751666	EDA	global bus route optimization with application to microarchitectural design exploration	2008	-6.8124766221540805	11.793678256751424	751693
751725	EDA	vlsi for multimedia u-nii wlans	1998	-3.4264034978688924	12.764979089810984	751752
751813	SE	loopback dft for low-cost test of single-vco-based wireless transceivers	2008	-4.2372398011108485	12.32770402649601	751840
751897	Arch	cidr: a cache inspired area-efficient dram resilience architecture against permanent faults	2015	-4.5489260421867135	14.140136143535349	751924
752132	Arch	energy-efficient 4t sram bitcell with 2t read-port for ultra-low-voltage operations in 28 nm 3d monolithic coolcube™ technology	2018	-6.7154138732812125	14.123536296919902	752159
752140	Arch	fixed-load energy recovery memory for low power	2004	-6.893912395653155	14.171688734710154	752167
752386	EDA	power-constrained system-on-a-chip test scheduling using a genetic algorithm	2005	-5.870670145808508	11.941221766993252	752413
752429	Arch	dramsys: a flexible dram subsystem design space exploration framework	2015	-3.8727918877185203	14.08389602966327	752456
752502	EDA	error-correction and crosstalk avoidance in dsm busses	2004	-5.8331617105853795	13.323070343576806	752529
752579	EDA	a 30.1μm2, < ±1.1°c-3σ-error, 0.4-to-1.0v temperature sensor based on direct threshold-voltage sensing for on-chip dense thermal monitoring	2015	-5.520308451719004	13.366639721208243	752606
752668	EDA	single chip or hybrid system integration	1999	-3.4503562702686548	12.889538228568275	752695
752829	EDA	a hybrid logic block architecture in fpga for holistic efficiency	2017	-7.1848481628406855	13.595000476600008	752856
752971	HPC	generating realistic stimuli for accurate power grid analysis	2007	-5.9743836881808905	12.475967534133105	752998
753012	EDA	optimal allocation of ldos and decoupling capacitors within a distributed on-chip power grid	2018	-6.949754204668327	12.460449096005998	753039
753038	SE	a body built-in cell for detecting transient faults and dynamically biasing subcircuits of integrated systems	2018	-5.458649850279224	13.712230612653425	753065
753083	Security	polymorphic puf: exploiting reconfigurability of cpu+fpga soc to resist modeling attack	2017	-5.415582202551785	15.021506888523051	753110
753204	EDA	active learning framework for post-silicon variation extraction and test cost reduction	2010	-5.5888435706148245	11.658656523050766	753231
753319	EDA	optimized power-delay curve generation for standard cell ics	2002	-6.8705743620765745	13.013741553060234	753346
753335	EDA	a new testing acceleration chip for low-cost memory tests	1993	-4.304104634333521	12.223272572905138	753362
753401	Arch	gpu voltage noise: characterization and hierarchical smoothing of spatial and temporal voltage noise interference in gpu architectures	2015	-3.766531899118128	14.357166388400776	753428
753521	EDA	the state of simulation in russia	1993	-3.980464629556808	11.82906365030503	753548
753628	Arch	integrated synthesis methodology for crossbar arrays	2018	-5.208919277232241	12.782231132176545	753655
753664	Arch	vertical pitch limitations on performance enhancement in bonded three-dimensional interconnect architectures	2000	-5.325765457557771	13.231768267869306	753691
753806	EDA	deep submicron design techniques for the 500 mhz ibm s/390 g5 custom microprocessor	1998	-4.376809211436625	12.750479344548411	753833
753844	EDA	modeling low-k dielectric breakdown to determine lifetime requirements	2009	-5.920494858699486	13.034319177486186	753871
753896	EDA	a method for the estimation of defect detection probability of analog/rf defect-oriented tests	2015	-6.128917844966552	12.02743006744848	753923
754129	EDA	suppression of edge effects based on analytic model for leakage current reduction of sub-40 nm dram device	2010	-6.336667781153589	13.119051643679356	754156
754139	EDA	advances in 3d integrated circuits	2011	-4.127702808088344	13.283524473405821	754166
754276	HPC	opportunities in system power management for high performance mixed signal platforms	2015	-3.6476087480736834	13.217979653918373	754303
754343	EDA	gplace3.0: routability-driven analytic placer for ultrascale fpga architectures	2018	-7.1200281430285575	11.590011667704148	754370
754362	Arch	redundancy analysis simulation in semiconductor manufacturing for yield improvement	2009	-4.864950222485146	11.88897956545671	754389
754536	Arch	simulation-based evaluation of frequency upscaled operation of exact/approximate ripple carry adders	2017	-6.880402441672312	13.060575457809419	754563
754619	Graphics	an idealized over-all error-correcting digital computer having only an error-detecting combinational part	1959	-5.056498794943459	11.436173650843658	754646
754628	EDA	an area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm cmos	2018	-6.966176756014347	14.164072822015436	754655
754736	EDA	reliable system design: models, metrics and design techniques	2008	-4.467096787078934	13.164345690582007	754763
754860	Arch	nuca-l1: a non-uniform access latency level-1 cache architecture for multicores operating at near-threshold voltages	2014	-4.077882393643277	14.39372025831566	754887
755082	EDA	genetic algorithm based on divide-and-conquer strategy for defect-tolerant cmol mapping	2017	-6.036484824613622	11.692839713872347	755109
755142	EDA	penalty for power reduction -: performance or schedule or yield?	2008	-4.157274237512418	13.022678544969313	755169
755418	NLP	multiple-valued content-addressable memory using metal-ferroelectric-semiconductor fets	1999	-7.045714855880995	13.670775557796675	755445
755427	Arch	performance evaluation of checksum-based abft	2001	-3.4150530700001136	13.909380987996824	755454
755532	EDA	interconnect optimization strategies for high-performance vlsi designs	1999	-7.057747410247563	12.288162137793323	755559
755666	EDA	a survey on design approaches to circumvent permanent faults in networks-on-chip	2016	-3.5807929703869714	13.758459963199694	755693
755776	EDA	post-synthesis leakage power minimization	2012	-6.852885978260436	12.524713068493593	755803
755808	EDA	a novel built-in self-repair approach for embedded rams	2003	-5.10561091241868	13.091284054099637	755835
755839	EDA	intrinsic and database-free watermarking in ics by exploiting process and design dependent variability in metal-oxide-metal capacitances	2018	-5.6116176434353084	14.879650219770351	755866
755898	EDA	predicting defect-tolerant yield in the embedded core context	2003	-5.4585044953393576	12.024983272527091	755925
755899	EDA	how foundry can help improve your bottom-line? accuracy matters!	2007	-3.8181128593963636	12.883708584578876	755926
756068	EDA	conference at a glance	2006	-3.3794674634424315	13.460817412685525	756095
756152	SE	practical production testing of isdn circuit boards	1988	-4.393476723178234	11.71331616867471	756179
756161	SE	application of supply current testing to analogue circuits, towards a structural analogue test methodology	1999	-4.4408695963579445	11.721929407233567	756188
756257	EDA	speculation on the future of design automation	1974	-3.3729705593903767	11.849450569212598	756284
756388	Arch	optimization of individual well adaptive body biasing (iwabb) using a multiple objective evolutionary algorithm	2005	-5.669317590040553	12.532668226110928	756415
756495	EDA	dstn sleep transistor sizing with a new approach to estimate the maximum instantaneous current	2010	-6.4934037635958965	13.304305571606676	756522
757054	EDA	analysis of retention time distribution of embedded dram - a new method to characterize across-chip threshold voltage variation	2008	-5.8622523095083565	13.041029269286625	757081
757062	EDA	creation and fixing of lithography hotspots with synopsys tools	2018	-4.815578997755856	11.54981066809576	757089
757151	Arch	aging-aware instruction cache design by duty cycle balancing	2012	-5.512681726793481	14.02751379595145	757178
757814	Arch	nanowire-based programmable architectures	2005	-4.907331189180784	13.365087821286707	757841
757911	EDA	ilp-based identification of redundant logic insertions for opportunistic yield improvement during early process learning	2017	-5.145707812798957	12.581273707286217	757938
757937	EDA	fault tolerant single error correction encoders	2011	-5.339836678507359	13.99652474346235	757964
757979	EDA	statistical peak temperature prediction and thermal yield improvement for 3d chip multiprocessors	2014	-5.853793112996288	13.280473648651519	758006
758384	EDA	special session 12b: panel post-silicon validation & test in huge variance era	2013	-4.301394308875219	13.023568567692854	758411
758966	Embedded	accelerating soft error rate testing through pattern selection	2007	-5.48093057788306	11.761067861652258	758993
759031	EDA	yield model for fault clusters within integrated circuits	1984	-5.391063611773268	11.812278344513533	759058
759082	EDA	low-leakage soft error tolerant port-less configuration memory cells for fpgas	2013	-6.218275816728432	13.89092337221333	759109
759111	EDA	dynamic fault diagnosis of combinational and sequential circuits on reconfigurable hardware	2007	-4.257213810081121	12.037864910343158	759138
759439	EDA	architecting a mos current mode logic (mcml) processor for fast, low noise and energy-efficient computing in the near-threshold regime	2015	-6.02964318766182	14.118435645858016	759466
759515	EDA	efficient yield estimation through generalized importance sampling with application to nbl-assisted sram bitcells	2016	-6.411563196381349	12.08454793025548	759542
759669	EDA	exploiting fdsoi towards minimum energy point operation in processors and machine learning accelerators	2018	-5.414071431738296	13.935212352111902	759696
759685	EDA	power - performance optimization for custom digital circuits	2005	-6.642567618114857	12.163767284557107	759712
759696	EDA	a 700mhz 2t1c embedded dram macro in a generic logic process with no boosted supplies	2011	-6.318704858579867	14.108791877512848	759723
759773	EDA	input ordering in concurrent checkers to reduce power consumption	2002	-5.747401786767597	11.684038589809456	759800
759821	EDA	effective and efficient approach for power reduction by using multi-bit flip-flops	2013	-6.7693973275049375	11.767330171256079	759848
759882	EDA	draft: an on-line fault detection method for dynamic and partially reconfigurable fpgas	2001	-3.7016529072215607	12.979997441247546	759909
759973	EDA	scheduling and partitioning schemes for low power designs using multiple supply voltages	2006	-6.923618508158501	12.602258726415405	760000
760031	EDA	majority and minority network synthesis with application to qca-, set-, and tpl-based nanotechnologies	2007	-7.060686692216189	12.92239164969324	760058
760109	EDA	delay uncertainty and signal criticality driven routing channel optimization for advanced dram products	2016	-6.690012697623371	12.423968155958965	760136
760149	EDA	power supply noise in socs: metrics, management, and measurement	2007	-4.829060971472861	13.02972076550548	760176
760274	EDA	test-pattern ordering for wafer-level test-during-burn-in	2008	-6.292593209998612	12.374909157388366	760301
760445	EDA	capacitor less dram cell design for high performance embedded system	2014	-6.272810163167969	13.83117143415403	760472
760811	EDA	towards reconfigurable optical networks on chip	2005	-3.5027700038554532	13.926654181113555	760838
760917	EDA	simultaneous placement and buffer planning for reduction of power consumption in interconnects and repeaters	2006	-6.65208526735609	12.26822344774411	760944
760970	EDA	reliable communication in systems on chips	2004	-3.6410331153777302	12.9318672071976	760997
760991	EDA	shedding physical synthesis area bloat	2011	-6.192921451824585	12.864080264118778	761018
761068	EDA	rram based lightweight user authentication	2015	-5.557998547961439	15.017719770801511	761095
761094	EDA	thermal characterization and optimization in platform fpgas	2006	-5.57396715034853	13.575440765709637	761121
761160	EDA	implications of burn-in stress on nbti degradation	2015	-6.111625900673769	13.423048395367713	761187
761205	EDA	characterizing pattern dependent delay effects in ddr memory interfaces	2011	-6.40131495022525	12.771556034788109	761232
761278	Mobile	pam: a packet manipulation mechanism for mitigating crosstalk faults in nocs	2015	-5.016014726330892	13.740624006801864	761305
761410	EDA	a new fpga architecture for high-performance bit-serial pipeline datapath (abstract)	1998	-6.566480676427335	13.570640395729693	761437
761486	EDA	detection of transistor stuck-open faults in asynchronous inputs of scan cells	2008	-5.502685031536422	11.700137709422581	761513
761544	Arch	fpga-based nand flash memory error characterization and solid-state drive prototyping platform (abstract only)	2011	-4.343265631387522	13.389800694277044	761571
761572	EDA	hypergraph partitioning for vlsi cad: methodology for heuristic development, experimentation and reporting	1999	-3.986419409645951	12.261522938749405	761599
761954	Arch	on-line characterization and reconfiguration for single event upset variations	2009	-5.374325084375359	13.198542853593553	761981
762055	Arch	new lfn and rtn analysis methodology in 28 and 14nm fd-soi mosfets	2015	-6.281683475605322	12.903730412746508	762082
762485	Arch	property-checking based lbist for improved diagnosability	2014	-5.1192775814560685	11.370525014226661	762512
762524	EDA	identification of ir-drop hot-spots in defective power distribution network using tdf atpg	2010	-5.761550235209381	12.446400131273228	762551
762580	EDA	three subthreshold flip-flop cells characterized in 90 nm and 65 nm cmos technology	2008	-6.837994440233588	13.958796083832738	762607
762632	Security	trustworthy hardware: trojan detection and design-for-trust challenges	2011	-4.7721906490798665	14.790038831528824	762659
762666	SE	a new technique for iddq testing in nanometer technologies	2002	-5.385683134308021	12.639472832461276	762693
762779	EDA	driving research in system-chip design technology	2003	-3.68567707411183	13.126400885484333	762806
762798	ML	hardware trojan attacks on neural networks	2018	-4.950426504451622	14.97605383586313	762825
762855	EDA	novel serpentine structure design method considering confidence level and estimation precision	2013	-6.2282863621327	11.883094359242705	762882
762863	EDA	securely sealing multi-fpga systems	2012	-4.884752086397291	14.835612506194826	762890
762988	EDA	fault clustering technique for 3d memory bisr	2017	-5.160860705358385	12.691622069119079	763015
763098	Arch	voltage smoothing: characterizing and mitigating voltage noise in production processors via software-guided thread scheduling	2010	-4.1607949697180215	14.344211941147824	763125
763145	EDA	cad tools for bridging microsystems and foundries	1997	-3.9609483809833024	11.637995579159893	763172
763350	SE	minimizing test time by exploiting parallelism in macro test	1993	-4.4475507574736435	12.055042269527169	763377
763414	Arch	adding a new dimension to physical design	2010	-4.0667225332575425	13.41407137577605	763441
763437	EDA	soft error derating computation in sequential circuits	2006	-5.86442110806018	12.498257090044383	763464
763441	EDA	unification of basic retiming and supply voltage scaling to minimize dynamic power consumption for synchronous digital designs	2003	-6.969312344034089	12.506446833104832	763468
763528	EDA	fast thermal simulation for architecture level dynamic thermal management	2005	-6.398851208239724	12.751785055061266	763555
763935	EDA	small footprint implementations of scalable ecc point multiplication on fpga	2010	-7.113504471411662	15.016896598195276	763962
763936	EDA	a coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design	2006	-6.868010643910947	12.219315789461405	763963
764014	EDA	benchmarking tfet from a circuit level perspective: applications and guideline	2017	-5.991978204675427	13.612519250333692	764041
764027	Arch	analysis and design of memoryless interconnect encoding scheme	2009	-7.2066358398494845	13.753781956796484	764054
764093	DB	multibit fault injection for field-programmable gate arrays with simple, portable fault injector	2014	-4.478386040600287	13.327271701102235	764120
764280	EDA	new approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement	1990	-5.513139747636626	11.459262195576775	764307
764419	EDA	cad and routing architecture for interposer-based multi-fpga systems	2014	-6.494716775900204	12.80898898187468	764446
764507	Arch	energy-efficient cache design using variable-strength error-correcting codes	2011	-4.945325301220269	14.120642723720652	764534
764650	EDA	machine learning based generic violation waiver system with application on electromigration sign-off	2018	-5.118738208593858	11.310685326879108	764677
764666	NLP	hierarchical redundancy for array-structure wsis	1993	-5.010456963732857	12.366350290901414	764693
765186	EDA	rune: platform for automated design of integrated multi-domain systems application to high-speed cmos photoreceiver front-ends	2004	-3.855071818584412	11.806826188030437	765213
765456	EDA	energy conscious simultaneous voltage scaling and on-chip communication bus synthesis	2006	-6.660333069226168	12.824469723021732	765483
765631	EDA	are standalone gate size and vt optimization tools useful?	2017	-6.993675100162443	11.863786239113072	765658
765668	EDA	optimized embedded memory diagnosis	2011	-4.750687495748728	11.817941556038127	765695
765741	Security	detecting malicious inclusions in secure hardware: challenges and solutions	2008	-4.965983335145777	14.868750322638586	765768
765886	EDA	at-speed logic bist for ip cores	2005	-4.565664820494017	11.837243902317526	765913
765902	Theory	low leakage single bitline 9 t (sb9t) static random access memory	2017	-6.373475950296951	13.93153227347069	765929
765976	EDA	evaluation of sram cell write margin metrics for lifetime monitoring of bti-induced vth drift	2017	-5.925994928448375	13.563323888842126	766003
765987	EDA	low-cost ip core test using multiple-mode loading scan chain and scan chain clusters	2006	-5.5227401707851245	11.50005291859607	766014
766309	EDA	a reconfigurable built-in self-repair scheme for multiple repairable rams in socs	2006	-5.148028902675627	12.58860754563985	766336
766379	EDA	deterministic iddq diagnosis using a net activation based model	2011	-4.9169328739482525	11.881242480695551	766406
766469	EDA	fast path-based timing analysis for cppr	2014	-6.1731583812362345	11.743279343412052	766496
766552	EDA	single ended pass-transistor logic - a comparison with cmos and cpl	1999	-7.0649481863719465	13.392246617306428	766579
766605	EDA	dram-on-logic stack – calibrated thermal and mechanical models integrated into pathfinding flow	2011	-3.8260628981891656	11.733906745168149	766632
766709	EDA	comprehensive detection of counterfeit ics via on-chip sensor and post-fabrication authentication policy	2017	-5.212675250055448	14.694838682775506	766736
766773	Robotics	mission impossible? open architecture ate	2002	-3.4548514025356414	12.299727562519124	766800
766875	EDA	enhancement of system-lifetime by alternating module activation	2013	-4.824122611129338	13.175862067705564	766902
767026	EDA	synthesizing checkers for on-line verification of system-on-chip designs	2003	-3.928820428099792	11.852190164721565	767053
767252	Arch	fault tolerant arithmetic operations with multiple error detection and correction	2007	-5.17208262411821	13.106363336430595	767279
767256	EDA	unified challenges in nano-cmos high-level synthesis	2009	-5.781911285434369	13.159111298630199	767283
767290	EDA	test-point selection algorithm using small signal model for scan-based bist	2003	-5.438540801520653	11.376858848547522	767317
767377	EDA	novel adaptive power-gating strategy and tapered tsv structure in multilayer 3d ic	2016	-6.776519317879603	13.221799127233353	767404
767419	EDA	converting a 64b powerpc processor from cmos bulk to soi technology	1999	-4.687491619218607	12.659437936336374	767446
767541	EDA	a 100nm double-stacked 500mhz 72mb separate-i/o synchronous sram with automatic cell-bias scheme and adaptive block redundancy	2008	-6.3563736256143555	14.093031427643215	767568
767697	EDA	gigahertz reconfigurable computing using sige hbt bicmos fpgas	2001	-4.723738752176785	13.454738138101925	767724
767789	SE	an automated methodology for the tracking of electrical performance for memory test systems	2006	-4.418951576567829	11.440777110523925	767816
767896	EDA	thermal-aware floorplanning exploration for 3d multi-core architectures	2010	-4.749147710206867	13.52054001335334	767923
767898	EDA	a 28-nm 1r1w two-port 8t sram macro with screening circuitry against read disturbance and wordline coupling noise failures	2018	-6.6994480312103954	13.997395573421512	767925
767923	EDA	low-power operation using self-timed circuits and adaptive scaling of the supply voltage	1994	-6.4645910930181705	13.75242236674073	767950
767965	EDA	dynamic voltage scaling for commercial fpgas	2005	-5.760170378594397	13.583831591592446	767992
768024	EDA	fast fault injection techniques using fpgas	2013	-4.311806334611964	12.963113154515591	768051
768211	EDA	high temperature experiments for circuit self-recovery	2004	-4.635870067557671	13.358096500114415	768238
768249	EDA	deriving reduced transistor count circuits from aigs	2014	-6.535916898077805	11.549944611024562	768276
768367	Arch	a proactive wearout recovery approach for exploiting microarchitectural redundancy to extend cache sram lifetime	2008	-4.993446386256995	13.744242170039087	768394
768499	SE	programming guidelines for improving software resiliency against soft-errors without performance overhead	2018	-3.6393391716135812	13.829259257620986	768526
768881	EDA	hardware and software debugging of fpga based microprocessor systems through debug logic insertion	2004	-3.684127810159744	11.788240696908922	768908
768959	EDA	harpa: tackling physically induced performance variability	2017	-3.580190161215393	13.965370255089402	768986
769029	EDA	power optimal mtcmos repeater insertion for global buses	2007	-6.831534070678546	13.314210079613659	769056
769284	Arch	online and operand-aware detection of failures utilizing false alarm vectors	2015	-5.097110937553838	11.404447170197413	769311
769401	EDA	stochastic current prediction enabled frequency actuator for runtime resonance noise reduction.	2009	-5.82507490273522	13.922669050810445	769428
769419	Vision	topological constraints in segmentation of mri brain images	2009	-3.3999411586325112	13.822437752584612	769446
769527	EDA	intellectual property protection and security of socs — an embedded tutorial	2012	-4.8434860686308365	14.864323295758489	769554
769579	EDA	reconfigurable architecture for autonomous self-repair	2004	-4.134486733949586	12.644352051278286	769606
769609	EDA	the outline procedure in pattern data preparation for vector-scan electron-beam lithography	1987	-6.462655651261788	11.341468657176812	769636
769620	EDA	modern fault tolerant architectures based on partial dynamic reconfiguration in fpgas	2010	-3.928905692914989	12.57640704575665	769647
769952	EDA	a multiplexer based test method for self-timed circuits	2005	-5.32561850419386	11.995972153509765	769979
770055	EDA	metal-density-driven placement for cmp variation and routability	2008	-6.84381434061071	12.404507422346132	770082
770080	EDA	the left edge algorithm and the tree growing technique in block-test scheduling under power constraints	2000	-3.8120669261632347	12.085795735902208	770107
770097	HPC	lessons learned from the analysis of system failures at petascale: the case of blue waters	2014	-3.6087488044299416	14.053457117017224	770124
770105	Arch	enhancing instruction tlb resilience to soft errors	2019	-3.737623940139745	14.195221740863257	770132
770149	EDA	architecture level analysis for process variation in synchronous and asynchronous networks-on-chip	2017	-5.698900918549565	14.030866155126812	770176
770259	EDA	useful-skew clock routing with gate sizing for low power design	1997	-7.10581791288198	11.933127530271339	770286
770277	Arch	design of a 150 mv supply, 2 mips, 90nm cmos, ultra-low-power microprocessor	2012	-6.815570129363294	13.936308156286211	770304
770330	EDA	fast characterization of parameterized cell library	2009	-4.651059439951164	12.266162952892316	770357
770373	EDA	supervised design space exploration by compositional approximation of pareto sets	2011	-5.10354152517139	12.117329884397966	770400
770601	EDA	diagnosis of voltage dependent scan chain failure using vbump scan debug method	2008	-5.118265473188564	11.941057102694021	770628
770811	EDA	false coupling interactions in static timing analysis	2001	-6.141128804240313	12.045846591864429	770838
770826	EDA	utbb fd-soi circuit design using multifinger transistors: a circuit-device interaction perspective	2018	-6.954470930797533	13.792712660470555	770853
770832	Arch	high performance sense amplifier circuit for low power sram applications	2004	-6.910654723816638	13.794085192021491	770859
770977	EDA	utplacef: a routability-driven fpga placer with physical and congestion aware packing	2016	-7.124163943872267	11.662480391778026	771004
771109	EDA	testing in the year 2020	2007	-3.4622530773025364	12.881220449136698	771136
771196	EDA	testing of embedded memories - the aggregate	1998	-4.772853177151113	11.644504549982882	771223
771583	EDA	extending energy-saving voltage scaling in ultra low voltage integrated circuit designs	2012	-6.2617317444326455	13.942432292693939	771610
771714	EDA	masked dual-rail pre-charge logic: dpa-resistance without routing constraints	2005	-5.525940275438058	15.046506353918884	771741
771746	Arch	testing embedded memories in the nano-era: will the existing approaches survive?	2009	-5.225239632302716	13.25659343272065	771773
771966	EDA	exact minimum-width transistor placement without dual constraint for cmos cells	2005	-7.096839960248153	12.051045277872774	771993
771969	EDA	a clocking technique for fpga pipelined designs	2004	-7.116557138150776	13.175734433639473	771996
771992	Arch	serial sub-threshold circuits for ultra-low-power systems	2009	-6.686379856410938	13.861410920680273	772019
772054	Arch	variability and reliability awareness in the age of dark silicon	2016	-4.468099211749945	13.319024590599806	772081
772061	EDA	the ab-filling methodology for power-aware at-speed scan testing	2010	-5.794785841710639	11.37462857996162	772088
772273	Arch	mated film memory: implementation of a new design and production concept	1969	-4.603067811478544	13.140779233104329	772300
772492	Robotics	particle swarm optimization for jump height maximization of a serial link robot	2007	-6.383974342576543	13.790595720319375	772519
772497	EDA	a 45nm 1gb 1.8v phase-change memory	2010	-5.035080946348368	13.82272557546282	772524
772560	EDA	an open modular test concept for the dsp kiss-16vs	1992	-4.0302092724333125	11.827488022487808	772587
772693	EDA	modern floorplanning based on b/sup */-tree and fast simulated annealing	2006	-7.220806394877568	11.630675690148964	772720
772731	EDA	an effective analytical 3d placer in monolithic 3d ic designs	2015	-6.829324331404974	12.038495695996135	772758
772762	EDA	evaluation of fpga routing architectures under process variation	2011	-6.822113530757965	12.624012387402143	772789
772812	EDA	a memory-based logic block with optimized-for-read sram for energy-efficient reconfigurable computing fabric	2015	-6.449841977037377	13.778925681916945	772839
772853	EDA	yet another many-objective clustering (yamo-pack) for fpga cad	2013	-6.004024410385896	11.457592485331967	772880
772894	Arch	the 3-d computer	1990	-3.5100849099501787	13.404148960085154	772921
772964	Arch	a compact 8-bit adder design using in-memory memristive computing: towards solving the feynman grand prize challenge	2017	-5.119914408125802	13.58885400424804	772991
772999	EDA	probabilistic amp; statistical design - the wave of the future	2006	-5.3425447132513915	13.400541450395027	773026
773145	EDA	design of experiments and integer linear programming-assisted conjugate-gradient optimisation of high-κ/metal-gate nano-complementary metal-oxide semiconductor static random access memory	2012	-6.655955918734561	13.06686258868988	773172
773176	EDA	tsv-aware topology generation for 3d clock tree synthesis	2013	-6.864174389929887	12.476746507007096	773203
773209	Arch	integration of threshold logic gates with rram devices for energy efficient and robust operation	2014	-7.025263774671769	13.786954315572931	773236
773366	EDA	methodology for improved event-driven system-level simulation of an rf transceiver subsystem for wireless socs	2018	-3.672159919961549	11.59396641990854	773393
773467	Arch	a framework for low overhead hardware based runtime control flow error detection and recovery	2013	-3.6463517021553336	13.889655835270592	773494
773556	SE	efficient march test procedure for dynamic read destructive fault detection in sram memories	2005	-5.033142888436883	12.203541770392166	773583
773720	NLP	optical interconnects for green computers and data centers	2012	-3.716502366065228	13.723578333063305	773747
773946	EDA	'dump what you need' - a coverage methodology to accelerate soc verification	2014	-3.3790396566248195	11.573793148461153	773973
774074	Crypto	fault tolerance for nanotechnology devices at the bit and module levels with history index of correct computation	2011	-5.144977267422592	12.557458928316159	774101
774209	EDA	low-power domino circuits using nmos pull-up on off-critical paths	2005	-6.869273013585981	13.307092847335102	774236
774306	EDA	dals: delay-driven approximate logic synthesis	2018	-6.66058913372011	11.325299935306203	774333
774348	EDA	delay evaluation of 90nm cmos multi-context fpga with shift-register-type temporal communication module for large-scale circuit emulation	2008	-5.773507701310325	13.014231505601726	774375
774709	Arch	modeling and analyzing the effect of microarchitecture design parameters on microprocessor soft error vulnerability	2008	-5.174851309511586	13.391983468390643	774736
774780	EDA	an approximate soft error reliability sorting approach based on state analysis of sequential circuits	2010	-5.258729941591531	12.146306430007307	774807
775067	EDA	design of 3d-ic for butterfly noc based 64 pe-multicore: analysis and design space exploration	2011	-3.4255210362876403	14.049688446319225	775094
775088	Arch	architectural implications of spatial thermal filtering	2013	-5.2162983912216925	13.92161661662214	775115
775239	EDA	efficient estimation of dynamic power consumption under a real delay model	1993	-6.438560283745807	12.489055578883775	775266
775414	EDA	design considerations for cooling high heat flux ic chips with microchannels	2014	-4.017446035799794	13.734599067093699	775441
775521	EDA	a low active and leakage power sram using a read and write divided and bist programmable timing control circuit	2013	-6.953816213011048	14.129245667876534	775548
775536	EDA	advanced test methods for srams	2012	-4.784948804732324	12.394221926205661	775563
775595	EDA	buffer insertion for noise and delay optimization	1998	-6.310502171760558	12.467236995352383	775622
775705	HCI	an implementation of 100 mbps taxi subscriber board	1995	-3.4820981259059227	14.47831161996378	775732
775781	Arch	a 9-t 833-mhz 1.72-fj/bit/search quasi-static ternary fully associative cache tag with selective matchline evaluation for wire speed applications	2016	-6.81598333075235	14.119936983698768	775808
775952	HPC	session 22 overview: high-speed optical links: wireline subcommittee	2015	-3.554510795670664	14.21715797751592	775979
776039	EDA	design for testability of cmos analog sum-product error-control decoders	2007	-5.571653215263882	12.869941836854244	776066
776185	EDA	embedded scan test with diagnostic features for self-testing socs	2006	-4.619946698976528	12.16435127158156	776212
776327	EDA	exploring shared sram tables in fpgas for larger luts and higher degree of sharing	2017	-7.179079392467277	12.926223545896775	776354
776447	Arch	active protection against pcb physical tampering	2016	-4.9834264813837015	14.869758267859552	776474
776558	EDA	temporal coding schemes for energy efficient data transmission in systems-on-chip	2009	-5.793234529205421	13.909287990084724	776585
776649	EDA	analysis and simulation of a mixed-mode neuron architecture for sensor conditioning	2006	-6.668096060578457	11.756639984476378	776676
776774	EDA	physical design for fpgas	2001	-3.73902509659002	12.737033443249713	776801
776785	EDA	intra-bus crosstalk estimation using word-level statistics	2004	-7.196163309793638	12.291754593474936	776812
776802	EDA	architecture and routability analysis for row-based fpgas	1993	-6.8042992079915425	11.85695835285554	776829
777065	Embedded	hot spare components for performance-cost improvement in multi-core simt	2015	-4.241177272730718	13.115598169595527	777092
777175	EDA	enabling energy eff iciency in via-patterned gate array devices	2004	-4.7067755254737715	13.30217597432286	777202
777241	EDA	an efficient test procedure for functional faults in semiconductor random access memories	1991	-4.947304191089788	11.432686735894984	777268
777350	EDA	functional partitioning improvements over structural partitioning for packaging constraints and synthesis: tool performance	1998	-3.5915571072350576	11.821238868946303	777377
777504	Arch	don't-care gating (dcg) tcam design used in network routing table	2010	-6.7920495675041295	13.950049163091231	777531
777611	EDA	selective redundancy to improve reliability and to slow down delay degradation due to gate oxide breakdown	2012	-5.602733550601507	13.60355954747743	777638
777649	EDA	temperature-adaptive energy reduction techniques for nano-cmos circuits displaying reversed temperature dependence	2008	-6.660587345320228	13.930605715421775	777676
777672	EDA	latch design for transient pulse tolerance	1994	-5.8193922783751235	13.320616785497661	777699
777773	EDA	design flow methodology for radiation hardened by design cmos enclosed-layout-transistor-based standard-cell library	2018	-5.5897247348462535	12.726655680062294	777800
777936	Arch	complementary resistive switch sensing	2018	-6.129731258288389	13.055109136724576	777963
778037	EDA	an accurate interconnection length estimation for computer logic	1996	-6.809461531264714	11.668495783657455	778064
778061	EDA	fpga trojan detection using length-optimized ring oscillators	2014	-5.21244351225632	14.991395240081214	778088
778090	Arch	impact of microarchitectural differences of risc-v processor cores on soft error effects	2018	-3.5565969169168836	13.837832165977066	778117
778239	Embedded	performance evaluation and failure rate prediction for the soft implemented error detection technique	2004	-3.776951273364869	13.530810853380116	778266
778336	EDA	area*time optimized hogenauer channelizer design using fpl devices	2004	-3.3834187160148232	12.792252825003624	778363
778433	Arch	sram cell optimization for low avt transistors	2013	-6.449161535881448	13.026606380126234	778460
778617	EDA	an asynchronous fpga logic cell implementation	2007	-7.205327730736184	13.317133815025432	778644
778700	Arch	a 4-bit, 250-mips processor using josephson technology	1990	-4.424897946901434	12.9755236359947	778727
778704	EDA	sustainability assurance modeling for sram-based fpga evolutionary self-repair	2014	-4.703062388706642	13.243705966252465	778731
778709	EDA	analog circuit synthesis: a search for the holy grail?	2006	-3.7100600328928217	11.340376056959181	778736
778779	EDA	potential trigger detection for hardware trojans	2018	-5.059829140658687	14.408003906922092	778806
778867	EDA	event driven data processing architecture	2007	-3.472296935134896	12.417463275953068	778894
778942	EDA	a single board test system: changing the test paradigm	1995	-3.8621761960373266	12.389181946188199	778969
779105	HPC	havens: explicit reliable memory regions for hpc applications	2016	-3.7265696036139335	14.115577449094427	779132
779142	EDA	power reduction of functional units considering temperature and process variations	2008	-5.616701806080164	13.813611590428085	779169
779212	EDA	vhdl fault simulation for defect-oriented test and diagnosis of digital ics	1996	-4.5700930678535725	11.46781549926996	779239
779344	EDA	data regeneration and disturb immunity of t-ram cells	2014	-6.127896519506012	13.812643387805982	779371
779426	EDA	leakage power estimation for deep submicron circuits in an asic design environment	2002	-5.686898740070332	12.833241925922465	779453
779432	EDA	variation tolerant on-chip degradation sensors for dynamic reliability management systems	2012	-6.011686115251553	13.807318030753267	779459
779597	Security	towards practical tools for side channel aware software engineering: 'grey box' modelling for instruction leakages	2017	-4.698501172176985	14.857607619818227	779624
779819	EDA	efficient scheduling for design exploration with imprecise latency and register constraints	2004	-5.991200845584224	12.12825891448118	779846
779882	EDA	signature multi-mode hardware-based self-test architecture for digital integrated circuits	2015	-5.376571566166246	11.687541207738139	779909
779905	EDA	forward and backward guarding in early output logic	2009	-5.057913329050454	11.543786080780006	779932
780166	EDA	a test synthesis approach to reducing ballast dft overhead	1997	-5.6674976924599925	11.342409937813644	780193
780237	EDA	non-gaussian statistical timing models of die-to-die and within-die parameter variations for full chip analysis	2008	-6.55934487774213	12.375779712427638	780264
780316	EDA	multiple-valued logic charge-coupled devices	1981	-7.226003489118207	12.114548075683627	780343
780360	EDA	testing of soc interconnects using extended ieee 1500 standard	2012	-4.3595778216426915	12.006740909167956	780387
780374	Robotics	how are we going to test soc's on a board?	2005	-3.634447359399729	11.4586493398061	780401
780429	EDA	scalable don't-care-based logic optimization and resynthesis	2011	-5.243020017276017	11.406650339200509	780456
780508	EDA	3d on-chip networking technology based on post-silicon devices for future networks-on-chip	2006	-4.138667308562413	13.887390575268721	780535
780522	EDA	spin-torque sensors with differential signaling for fast and energy efficient global interconnects	2017	-6.958811209678295	13.833854167883413	780549
780535	EDA	impact of intermediate beol technology on standard cell performances of 3d vlsi	2016	-6.335505978704705	13.023187248766492	780562
780731	EDA	designing efficient imprecise adders using multi-bit approximate building blocks	2018	-6.023401731065348	13.58583578782619	780758
780963	EDA	mapping arbitrary logic functions into synchronous embedded memories for area reduction on fpgas	2006	-4.911869969325952	12.540175420422967	780990
780987	EDA	datapath synthesis for standard-cell design	2009	-4.17478090537097	11.82896157712172	781014
781062	AI	exploiting high-level descriptions for circuits fault tolerance assessments	1997	-3.8449469154657874	11.687926935252449	781089
781148	EDA	performances improvement of fpga using novel multilevel hierarchical interconnection structure	2006	-6.9567133666236565	11.298260573204587	781175
781189	EDA	hybrid asynchronous circuit generation amenable to conventional eda flow	2019	-5.341508776346539	14.261707648499335	781216
781297	EDA	a novel approach to ic, package and board co-optimization	2015	-3.987746324023512	12.191197664941091	781324
781328	Embedded	on-line testing and recovery in tmr systems for real-time applications	2001	-4.323585264040233	13.496699758082931	781355
781368	EDA	a novel variation-aware low-power keeper architecture for wide fan-in dynamic gates	2006	-6.339890541525909	13.876561617597265	781395
781449	EDA	measurements of a vlsi design	1982	-3.8118286311062284	11.388318752767516	781476
781475	EDA	genfin: genetic algorithm-based multiobjective statistical logic circuit optimization using incremental statistical analysis	2016	-6.509779022396091	12.47899833285288	781502
781567	EDA	partitioning-based test time reduction for core-based 3dics	2015	-5.577391157337887	12.099861726519306	781594
781680	Arch	technology scaling and its side effects	2015	-5.483089953230205	13.790914209662082	781707
781717	Arch	repair: a reliable partial-redundancy-based router in noc	2013	-3.516377084459893	14.530943121080899	781744
781743	EDA	crosstalk fault reduction and simulation for clock-delayed domino circuits	2002	-5.752561114739937	11.895643747690007	781770
781787	EDA	a thermally-aware energy minimization methodology for global interconnects	2017	-6.149437781563504	13.635909001090413	781814
781831	EDA	magpdk: an open-source process design kit for circuit design with magnetic tunnel junctions	2016	-4.135508269234676	11.787891757374144	781858
782331	EDA	sensitivity guided net weighting for placement-driven synthesis	2004	-6.5409874469339515	12.414290081049199	782358
782541	Mobile	low-power silicon architecture for wireless communications: embedded tutorial	2000	-3.5564915072297016	13.34196885922088	782568
782593	EDA	fault-tolerant embedded-memory strategy for baseband signal processing systems	2013	-5.228865990340176	13.611255950094757	782620
782669	Robotics	multicore edfa for space division multiplexing	2013	-3.7868183326459084	12.211271558172786	782696
782678	EDA	low-voltage bicmos circuit topologies for the design of a 19ghz, 1.2v, 466mw, 4-bit accumulator in silicon-germanium	2007	-6.995447609806317	13.954537882410976	782705
782824	EDA	exploring approximate computing for yield improvement via re-design of adders for error-resilient applications	2016	-7.136638285718836	13.534127253826062	782851
782918	Arch	an fpga-based test platform for analyzing data retention time distribution of drams	2013	-5.7754932989122425	13.47968546231265	782945
783003	EDA	improving the observability and controllability of datapaths foremulation-based debugging	1999	-3.65965934371218	11.972214363844097	783030
783108	EDA	minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis	2007	-6.726071568738196	12.256036221161368	783135
783139	EDA	assessing system vulnerability using formal verification techniques	2011	-4.381986482228877	13.268902465081954	783166
783302	Security	a ring oscillator-based identification mechanism immune to aging and external working conditions	2018	-5.504430788625379	15.02931353138135	783329
783304	Arch	temperature-aware computer systems: opportunities and challenges	2003	-4.489960086947153	13.858803677052254	783331
783452	EDA	accelerating synchronous sequential circuits using an adaptive clock	2010	-5.040371084598943	11.455237038020645	783479
783480	EDA	trends and challenges to esd and latch-up designs for nanometer cmos technologies	2005	-5.378771833338684	13.225391748267318	783507
783559	EDA	automatic synthesis of extended burst-mode circuits using generalized c-elements	1996	-6.753097621952849	12.140082401656981	783586
783579	EDA	an ieee 1149.1 compliant testability architecture with internal scan	1992	-3.8805156130102345	12.177347626532885	783606
783740	EDA	hybrid hierarchical timing closure methodology for a high performance and low power dsp	2003	-5.2120237752381735	12.391416453595085	783767
784012	Arch	opportunistic transient-fault detection	2005	-3.936545449705095	14.179363502975153	784039
784069	EDA	layout-aware gate duplication and buffer insertion	2007	-6.681259857417436	11.418785046098185	784096
784082	SE	test data truncation for test quality maximisation under ate memory depth constraint	2007	-5.217638492921639	11.52655009226862	784109
784118	EDA	progress in autonomous fault recovery of field programmable gate arrays	2011	-3.9994980569854395	12.145046005937381	784145
784127	EDA	thermal modeling and temperature driven placement for fpgas	2007	-5.6651651344297065	13.645257585031967	784154
784285	Embedded	improved core isolation and access for hierarchical embedded test	2009	-3.4731738015090765	11.334548695961413	784312
784584	EDA	solving 28 nm i/o circuit reliability issue due to ic design weakness	2018	-4.4066647420882985	11.456618736767318	784611
784708	EDA	a self-contained large-scale fpaa development platform	2007	-3.5612259137396065	12.121558861221411	784735
784967	EDA	built-in testing of integrated circuit wafers	1990	-4.9664225639477335	11.886919807736733	784994
785017	Embedded	soft error analysis in embedded software developed with & without operating system	2016	-3.628419262423469	13.447154330763185	785044
785200	Embedded	a 40ns random access time low voltage 2mbits eeprom memory for embedded applications	2003	-5.003644526087997	13.21991275583432	785227
785230	HPC	low-power, low-storage-overhead chipkill correct via multi-line error correction	2013	-5.158184403217881	13.934675575612564	785257
785258	EDA	guest editors' introduction: advances in 3-d integrated circuits, systems, and cad tools - part 2	2016	-4.224150261702084	13.265745356755552	785285
785360	EDA	contactless pre-bond tsv fault diagnosis using duty-cycle detectors and ring oscillators	2015	-5.7014379527393615	12.62352859286981	785387
785416	Arch	power reduction in on-chip interconnection network by serialization	2008	-6.818449396107504	13.381534443552706	785443
785520	EDA	designing logic circuits for probabilistic computation in the presence of noise	2005	-5.689529507753097	12.960501308802506	785547
785645	EDA	enhanced equivalence checking: toward a solidarity of functional verification and manufacturing test generation	2004	-3.704281427565433	11.48742992802104	785672
785648	EDA	parallel fpga placement based on individual lut placement (abstract only)	2012	-6.573321873885739	11.760938615112382	785675
785676	EDA	finfet cells with different transistor sizing techniques against pvt variations	2016	-6.002779519308491	13.218222634363006	785703
785680	Metrics	using optical emission analysis for estimating contribution to power analysis	2009	-5.2188005232300565	14.70390314902842	785707
785698	EDA	robust transition density estimation by considering input/output transition behavior	2001	-6.5231616136133415	12.041985936707285	785725
785944	EDA	divide-by-n and divide-by-n/n+1 prescalers based on a shift register and a multi-input nor gate	2012	-7.19671960564536	12.720457930970992	785971
786066	Arch	interfacing 3d-stacked electronic and optical nocs with mixed cmos-ecl bridges: a realistic preliminary assessment	2018	-3.4396559963051714	13.891869030380905	786093
786153	Arch	a 40nm critical path monitor for the detection of setup and hold time violations	2018	-5.744002398484335	13.273380722244667	786180
786389	EDA	a minimum decap allocation technique based on simultaneous switching for nanoscale soc	2009	-6.648256550664077	13.210987391800792	786416
786400	EDA	design guidelines towards compact litho-friendly regular cells	2011	-4.959003746167896	13.058455734511693	786427
786404	EDA	design and demonstration of micro-electro-mechanical relay multipliers	2011	-6.8123518798921685	13.916394908463047	786431
786574	EDA	high-precision self-characterization for the lut burn-in information leakage threat	2014	-5.285586826339749	14.963341891829455	786601
786700	EDA	fast seu detection and correction in lut configuration bits of sram-based fpgas	2007	-4.649259176152246	13.438826713990045	786727
786736	EDA	dicer: distributed and cost-effective redundancy for variation tolerance	2005	-5.952663227624174	12.604280887527485	786763
786802	EDA	a transistor-level probabilistic approach for reliability analysis of arithmetic circuits with applications to emerging technologies	2017	-6.76341329912563	13.114136584335196	786829
786825	Arch	simulations on 130 nm technology 6t sram cell for near-threshold operation	2014	-6.369568227158355	13.885447596254075	786852
786902	EDA	layout dependent effect-aware leakage current reduction and its application to low-power sar-adc	2015	-5.495797845569421	12.35533601863267	786929
786931	EDA	accelerating fpga design space exploration using circuit similarity-based placement	2010	-3.5823577846276167	12.077599774653375	786958
786963	EDA	a pla based asynchronous micropipelining approach for subthreshold circuit design	2006	-6.299084401695138	13.41852289134616	786990
787010	EDA	a methodology for validating manufacturing test vector suites for custom designed scan-based circuits	2003	-4.281020707290138	11.98183150481809	787037
787021	EDA	rlc effects on worst-case switching pattern for on-chip buses	2004	-6.640604831793878	13.011574925020385	787048
787180	Arch	a robust and self-adaptive clocking technique for rsfq circuits — the architecture	2018	-4.979263399268158	13.488615351763434	787207
787191	Arch	adaptive-latency dram (al-dram)	2016	-5.565536224326206	13.953394959190456	787218
787204	EDA	an fpga configuration scheme for bitstream protection	2008	-5.078411915556825	15.050699328472236	787231
787362	HPC	towards fault tolerant parallel prefix adders in nanoelectronic systems	2008	-4.572540334497782	12.694129411643678	787389
787456	EDA	tempt: technology mapping for the exploration of fpga architectures with hard-wired connections	1992	-7.0877957632808135	11.443030660252768	787483
787473	Metrics	efficient microarchitectural vulnerabilities prediction using boosted regression trees and patient rule inductions	2010	-3.9291728706545817	13.883755371611867	787500
787519	Security	embedded evaluation of randomness in oscillator based elementary trng	2014	-5.7243823480306215	15.085249158902586	787546
787544	EDA	pushing the limits of voltage over-scaling for error-resilient applications	2017	-6.5685007064832055	13.834872139422508	787571
787627	EDA	low power methodology and design techniques for processor design	1998	-3.4421801677694033	13.351010283345392	787654
787803	SE	ram testing algorithm for detection linked coupling faults	1996	-4.964636688396675	11.288938233411413	787830
788030	Logic	nohm - a multi-process device synthesis tool for lateral dmos structures	1994	-4.605172423906875	11.45093575147814	788057
788031	Logic	vinci: secure test of a vlsi high-speed encryption system	1993	-5.096156675859589	15.000075673082206	788058
788180	EDA	optimizing energy efficient low-swing interconnect for sub-threshold fpgas	2015	-6.745938411164522	13.81315670106159	788207
788235	EDA	obtaining consistent global state dumps to interactively debug systems on chip with multiple clocks	2010	-3.604527482559152	11.613613380781588	788262
788359	EDA	architecting voltage islands in core-based system-on-a-chip designs	2004	-6.567075603787942	12.67758084141283	788386
788364	EDA	power analysis of bipartition and dual-encoding architecture for pipelined circuits	2002	-6.9764606672283485	12.653317780941483	788391
788384	EDA	hardware trojan detection utilizing machine learning approaches	2018	-4.864105741941682	14.890278751404932	788411
788518	EDA	prelayout estimation of individual wire lengths	2001	-6.575390915227669	11.839942350624625	788545
788677	EDA	high-throughput pattern matching with cmol fpga circuits: case for logic-in-memory computing	2018	-6.437651775294893	13.998110992814205	788704
788756	EDA	power reduction in microprocessor chips by gated clock routing	1998	-6.931252747241224	12.849092466862716	788783
788971	EDA	high performance test generation for accurate defect models in cmos gate array technology	1989	-5.012059833750962	11.432869858603027	788998
788983	Embedded	re-using chip level dft at board level	2012	-3.666401456269824	12.301946854069529	789010
789026	HCI	design of low power adiabatic sram using dtgal, cpal and acpl: a comparative study	2009	-6.934617531988508	14.049760410605868	789053
789596	SE	sia roadmap: test must not limit future technologies	1998	-4.1676923012302565	12.608924596314285	789623
789605	EDA	hybrid scrambling technique for increasing the fabrication yield of nrom-based roms	2015	-5.1868056999190175	12.611506348801074	789632
789655	EDA	a low area overhead nbti/pbti sensor for sram memories	2017	-5.888330793863567	13.932913217530785	789682
790021	EDA	electromigration modeling and full-chip reliability analysis for beol interconnect in tsv-based 3d ics	2011	-6.145221880068124	12.860365494183931	790048
790191	EDA	fuse area reduction based on quantitative yield analysis and effective chip cost	2006	-5.112700694874347	12.466577271705127	790218
790268	EDA	laser fault attack on physically unclonable functions	2015	-5.502136099020894	15.075535171550063	790295
790350	EDA	hierarchical top-down layout design method for vlsi chip	1982	-6.662377576609379	11.450766472870807	790377
790483	EDA	dc–dc converter-aware power management for low-power embedded systems	2007	-6.0669195411707975	14.0196489698663	790510
790715	Arch	sram for error-tolerant applications with dynamic energy-quality management in 28 nm cmos	2015	-6.892195487658872	14.150372149469087	790742
790824	SE	from code review to fault injection attacks: filling the gap using fault model inference	2015	-4.553895954784231	14.64825101366626	790851
790888	HPC	dynamic mode, probe based high density data storage: a collaborative effort with ibm, zurich research labs	2008	-3.5302697876580176	13.48056098486748	790915
790927	Arch	hardware and software co-design for robust and resilient execution	2012	-4.309402417392188	13.542218232509857	790954
790943	EDA	a systematic methodology for design and analysis of approximate array multipliers	2016	-5.5486548965883005	12.139635165087313	790970
791106	Arch	on the limits of leakage power reduction in caches	2005	-4.573811447408456	13.885919282167912	791133
791119	EDA	improving the performance and efficiency of an adaptive amplification operation using configurable hardware	2000	-4.090349981797444	13.377908916332894	791146
791319	EDA	simulation of ibm enterprise system/9000 models 820 and 900	1992	-3.649595199419224	12.086902556628626	791346
791389	EDA	selective shielding technique to eliminate crosstalk transitions	2009	-6.922696389413567	13.35975485507041	791416
791620	EDA	dynamic trace signal selection for post-silicon validation	2013	-5.146093680598778	11.440004009463225	791647
791812	EDA	a low overhead design for testability and test generation technique for core-based systems-on-a-chip	1999	-4.6867689121067215	11.290473143228901	791839
791910	EDA	verification of cdm circuit simulation using an esd evaluation circuit	2005	-5.169856324747358	12.452806645061932	791937
792016	EDA	hierarchical power network synthesis for multiple power domain designs	2012	-6.94427855132176	11.934367651519134	792043
792105	EDA	hotspot: a compact thermal modeling methodology for early-stage vlsi design	2006	-5.112628196591076	13.155734927420163	792132
792182	EDA	clock tree synthesis with data-path sensitivity matching	2008	-6.47015240038815	12.61857308817904	792209
792197	EDA	learning-based prediction of package power delivery network quality	2019	-5.727400324772775	12.181736656846585	792224
792208	EDA	upset-tolerant cmos sram using current monitoring: prototype and test experiments	1995	-5.453678466657224	12.639092470992878	792235
792232	EDA	a scanisland based design enabling prebond testability in die-stacked microprocessors	2007	-4.750667243193616	13.042057573730096	792259
792407	EDA	boolean matching for complex plbs in lut-based fpgas with application to architecture evaluation	1998	-5.868146806364544	11.439917807328849	792434
792460	Crypto	reconfigurable physical unclonable functions - enabling technology for tamper-resistant storage	2009	-5.43203704453087	15.0569384819697	792487
792491	EDA	slew-aware clock tree design for reliable subthreshold circuits	2009	-6.688815352957966	12.882185875261994	792518
792669	EDA	budgeting-free hierarchical design method for large scale and high-performance lsis	2006	-5.4833482216130545	12.382434445408974	792696
792804	SE	efficient selection of signatures for analog/rf alternate test	2013	-5.626986980478567	11.290112310347645	792831
792887	EDA	vgta: variation-aware gate timing analysis	2005	-6.61945591632787	12.340492657185473	792914
792893	EDA	bicmos logic testing	1994	-5.345827443416378	11.821679259458255	792920
792962	SE	current testing for nanotechnologies: a demystifying application perspective	2005	-3.9757139076539416	12.40405379813552	792989
793084	SE	a fault tolerant technique for fpgas	2000	-4.62419069968871	12.61476013906992	793111
793458	EDA	transistor-level gate model based statistical timing analysis considering correlations	2012	-6.586322416983546	12.324501322656165	793485
793525	EDA	remote activation of ics for piracy prevention and digital right management	2007	-5.051339915979121	14.948605573116224	793552
793636	EDA	from process variations to reliability: a survey of timing of digital circuits in the nanometer era	2018	-4.589853990091253	12.388944484390214	793663
793648	Security	a look at the dark side of hardware reverse engineering - a case study	2017	-4.938316631693066	14.929789454529724	793675
793667	EDA	panel discussion: soc realization - a bridge to new horizons or a bridge to nowhere?	2012	-3.611825805178535	12.746823557814029	793694
793927	Arch	optimizing pipelines for power and performance	2002	-4.765465552848033	12.95335273927959	793954
794037	Arch	stochastic memristive devices for computing and neuromorphic applications	2013	-6.520102112372997	13.5688029645752	794064
794168	EDA	efficient high-speed cmos design by layout based schematic method	1998	-6.884085736636817	12.683081357676592	794195
794300	Mobile	impact of process variation on self-reference sensing scheme and adaptive current modulation for robust sttram sensing	2017	-6.26704327563565	14.084699021510195	794327
794344	EDA	a concept for logic self repair	2009	-4.817158136706042	13.09048475294544	794371
794482	EDA	power supply transient signal analysis under real process and test hardware models	2002	-5.495735965650819	11.974284261220207	794509
794816	DB	low-energy block-level instantaneous comparison 7t sram for dual modular redundancy	2012	-6.1732425805374085	13.972652985284586	794843
794825	EDA	quantifying robustness metrics in parameterized static timing analysis	2009	-6.0414857748291695	12.177973088583164	794852
795009	EDA	incremental physical resynthesis for timing optimization	2004	-5.258065078327505	11.404372443923366	795036
795617	Theory	an algorithm to enerate sets of node-disjoint paths in n-dimensional hypercube network.	1996	-3.9624728598747385	14.529589417468074	795644
795652	EDA	a stochastic computational approach for accurate and efficient reliability evaluation	2014	-6.3810308910714095	12.384190810844922	795679
795664	EDA	modeling and simulation of broken connections in cmos ic's	1996	-5.479567882111814	11.41827627750808	795691
795672	EDA	a soft-error hardened process portable embedded microprocessor	2015	-5.061869072056384	13.654889240493764	795699
795722	Arch	subthreshold leakage reduction: a comparative study of scl and cmos design	2009	-6.591313328305914	13.617528952472005	795749
795747	EDA	dynamic characteristics of power gating during mode transition	2011	-6.251940792364116	13.041103777868186	795774
795750	EDA	a built-in scheme for testing and repairing voltage regulators of low-power srams	2013	-5.667473221584265	13.250160502048395	795777
795846	EDA	statistical modelling of the variation in advanced process technologies using a multi-level partitioned response	2008	-6.267441197754217	12.479485317488287	795873
795938	EDA	a behavioral model development methodology for microwave components and integration in vhdl-ams	2007	-4.1458800715628765	11.521237304736278	795965
795996	AI	the die-to-die calibrated combined model of negative bias temperature instability and gate oxide breakdown from device to system	2015	-6.031079742603963	13.182706994782126	796023
796121	EDA	towards a high-level power estimation capability [digital ics]	1996	-4.144352465524797	11.467894206772087	796148
796307	EDA	cmos circuit simulation using latency insertion method	2008	-6.2702386734959425	11.986085746017006	796334
796450	EDA	soft error hardened ff capable of detecting wide error pulse	2008	-5.487599007826524	13.153386277437859	796477
796451	EDA	meta-cure: a reliability enhancement strategy for metadata in nand flash memory storage systems	2012	-3.981777031651767	14.413508505658266	796478
796614	EDA	clock skew optimization for peak current reduction	1996	-6.772092948328647	12.732293762398275	796641
796642	Logic	fault modeling and analysis for resistive bridging defects in a synchronizer	2010	-5.608200554738767	11.992800517336075	796669
796731	NLP	optimising flash memory for differing usage scenarios: goals and approach	2012	-4.265202521605788	13.386231454207694	796758
796745	EDA	field programmable gate array (fpga) implementation of digital systems: an alternative to asic	1992	-3.6490511104752814	12.190005674349745	796772
796775	ECom	associative capabilities for mass storage through array organization	1970	-3.5534415987392998	12.857542993833434	796802
796844	EDA	high performance, fpga-based test apparatus for unclamped inductive switching of igbts	2008	-3.72645584443012	11.431651082361224	796871
796846	EDA	reducing leakage power by accounting for temperature inversion dependence in dual-vt synthesized circuits	2008	-6.205471220915767	13.206669625205484	796873
796853	Arch	comparison of variations in mosfet versus cnfet in gigascale integrated systems	2012	-6.396699945633557	13.19579559717406	796880
796877	EDA	considering the effect of process variations during the isa extension design flow	2013	-6.140173264067919	11.351927006643667	796904
796947	SE	test synthesis for mixed-signal soc paths	2000	-4.094174213416301	11.923663560719865	796974
796948	Arch	recent progress and remaining challenges in pattern transfer technologies for advanced chip designs	2005	-3.992419470188899	13.231072084408911	796975
797008	EDA	ic-package co-design and analysis for 3d-ic designs	2009	-4.128056620481504	12.640350832335091	797035
797087	EDA	graduate education to fight system level design productivity gap in soc design	2007	-3.5123104876877456	12.32251703775204	797114
797249	EDA	an array-based test circuit for fully automated gate dielectric breakdown characterization	2008	-5.8964854330500165	12.984272064181768	797276
797312	EDA	multi-valued routing tracks for fpgas in 28nm fdsoi technology	2016	-7.1193651199187	13.395848607255273	797339
797403	EDA	dfm aware bridge pair extraction for manufacturing test development	2010	-5.484219645857356	12.453286412786216	797430
797514	EDA	analysis of the signal reliability measure and an evaluation procedure	1979	-5.409775029104809	11.494141503790267	797541
797563	EDA	from transistors to mems: throughput-aware power gating in cmos circuits	2010	-6.15122495649417	13.963429006089935	797590
797617	EDA	trends in testing integrated circuits	2004	-3.6343309882494936	12.399124094842147	797644
797626	SE	the impact of multiple failure modes on estimating product field reliability	2006	-5.713753982965895	12.724243061682866	797653
797698	EDA	preemptive system-on-chip test scheduling	2004	-5.625860481197816	11.977079176031024	797725
797712	EDA	ultra-wide voltage range designs in fully-depleted silicon-on-insulator fets	2013	-6.392690659311443	14.046153166021762	797739
797739	EDA	formal verification of power management logic with mixed-signal domains	2017	-3.6052735328028	11.345738396698177	797766
797763	Arch	a security-aware design scheme for better hardware trojan detection sensitivity	2015	-5.002394359955328	14.822345091366188	797790
798133	SE	wafer-package test mix for optimal defect detection and test time savings	2003	-4.742253969562662	11.466094701807304	798160
798181	EDA	diagnostic fail data minimization using an  $n$ -cover algorithm	2016	-5.094938427439393	11.518510738163176	798208
798202	EDA	fault-tolerant design for vlsi: effect of interconnect requirements on yield improvement of vlsi designs	1982	-4.586438861870313	12.452047324846408	798229
798247	EDA	self-assembling circuits with autonomous fault handling	2002	-4.178638144399603	11.999838582899491	798274
798280	EDA	application-independent defect tolerance of reconfigurable nanoarchitectures	2006	-6.22280628875871	11.832280561292364	798307
798393	EDA	memristor-based nonvolatile random access memory: hybrid architecture for low power compact memory design	2013	-6.4297252206903694	13.976827576743373	798420
798406	EDA	compaction-based custom lsi layout design method	1987	-6.348679549621131	11.454144626218135	798433
798609	Arch	low-power fanout optimization using multiple threshold voltage inverters	2005	-7.016789473775907	12.673897245809233	798636
798915	EDA	identification of recovered ics using fingerprints from a light-weight on-chip sensor	2012	-5.165659401234229	14.537829635535958	798942
799095	EDA	ultra low-power computation via graphene-based adiabatic logic gates	2014	-6.476302105472246	13.613087866705243	799122
799286	Arch	human immune system inspired architecture for self-healing digital systems	2002	-4.095616465143321	12.583224654155906	799313
799301	Arch	pulse width modulation for reduced peak power full-swing on-chip interconnect	2009	-6.979576711944245	14.129475165501225	799328
799382	EDA	an energy-efficient resilient flip-flop circuit with built-in timing-error detection and correction	2015	-5.401529014567949	13.541019734278054	799409
799412	EDA	feasibility studies of eeprom memory implementations in vestic technology	2018	-4.739938405389206	13.385929071934662	799439
799413	EDA	scaling cmos beyond si finfet: an analog/rf perspective	2018	-4.481383180991077	13.146001305712561	799440
799434	Embedded	energy efficient software-based self-test for wireless sensor network nodes	2006	-3.580010353360536	13.645123000067711	799461
799453	EDA	analytical and simulation studies of failure modes in srams using high electron mobility transistors	1993	-5.391672230401752	12.319837910380588	799480
799486	EDA	multi-layer memory resiliency	2014	-3.7270613742369294	14.1769073457077	799513
799612	EDA	module generators for a regular analog layout	1996	-4.384337529230248	11.35837464984933	799639
799851	Arch	mystic: mystifying ip cores using an always-on fsm obfuscation method	2018	-5.085442246688033	14.936314298513722	799878
799935	EDA	idvp (intra-die variation probe) for system-on-chip (soc) infant mortality screen	2011	-4.904364135219012	12.574642808091363	799962
799986	EDA	a low energy and high performance  ${\rm dm}^{2}$ adder	2014	-6.321465034952572	13.95923152305537	800013
800192	Logic	simd assisted fault detection and fault attack mitigation	2018	-3.8956246722423287	14.314981628131886	800219
800294	EDA	1-bit compressed sensing based framework for built-in resonance frequency prediction using on-chip noise sensors	2015	-6.127475732570753	12.892065272509686	800321
800382	Arch	dynamic voltage and frequency scaling circuits with two supply voltages	2008	-5.546643995149227	14.053131005487435	800409
800639	EDA	a programming language for simulating digital systems	1965	-4.2841005274597075	11.51393527942715	800666
800896	EDA	sensing margin trend with technology scaling in mram	2011	-6.1968868413799045	13.992173381577167	800923
801188	EDA	redundant logic insertion and fault tolerance improvement in combinational circuits	2017	-4.961770447160816	12.264554472902596	801215
801229	Arch	novel adaptive virtual channels technique for noc switch	2011	-6.4296952861743	13.937266463846877	801256
801381	EDA	fast simulation of vlsi interconnects	2004	-6.107818773001727	11.573389368088947	801408
801669	EDA	atpg heuristics dependant observation point insertion for enhanced compaction and data volume reduction	2008	-5.567414612342437	11.434202750056508	801696
801673	EDA	an efficient probabilistic method for logic circuits using real delay gate model	1999	-6.326819696654905	11.64311398893052	801700
801716	Arch	breaking the power-delay tradeoff: design of low-power high-speed mos current-mode logic circuits operating with reduced supply voltage	2007	-7.0491381638232555	13.736302663299828	801743
801727	EDA	on optimal physical synthesis of sleep transistors	2004	-6.957164703761633	12.454063387672402	801754
801852	EDA	dimensioning for power and performance under 10nm: the limits of finfets scaling	2015	-5.006727926205722	13.305158857229845	801879
801887	EDA	a method of leakage reduction and slew-rate adjustment in 2×vdd output buffer for 28 nm cmos technology and above	2016	-6.814639195365044	14.000025459794026	801914
801895	EDA	bat: performance-driven crosstalk mitigation based on bus-grouping asynchronous transmission	2008	-5.026426697581808	13.858916501615186	801922
801926	EDA	off-chip decoupling capacitor allocation for chip package co-design	2007	-6.581942860579784	12.22615103749609	801953
801994	EDA	design of an mtj-based nonvolatile lut circuit with a data-update minimized shift operation for an ultra-low-power fpga: (abstract only)	2018	-6.336923547853769	13.982649143474596	802021
802055	EDA	an embedded low transistor count 8-bit analog-to-digital converter using a binary searching method	2002	-6.892717182627747	13.902969439008295	802082
802071	EDA	a hierarchy-driven amalgamation of standard and macro cells	1984	-6.4124980899102	11.572664339208867	802098
802161	EDA	delay optimization using sop balancing	2011	-5.919556346440213	11.843623029164519	802188
802167	EDA	a systematic approach of statistical modeling and its application to cmos circuits	1993	-6.438952771990335	12.019482395438624	802194
802187	EDA	a 0.25v 460nw asynchronous neural signal processor with inherent leakage suppression	2012	-6.516590492527387	13.62053653697391	802214
802260	EDA	highly stable, dual-port, sub-threshold 7t sram cell for ultra-low power application	2012	-6.7340866248594775	14.14574805076474	802287
802331	EDA	modeling and tools for power supply variations analysis in networks-on-chip	2014	-3.511109591800871	14.394262610575874	802358
803071	EDA	analog circuits and systems optimization based on evolutionary computation techniques	2010	-4.154226455861087	11.371178668220795	803098
803173	Arch	electrothermal analysis of spin-transfer-torque random access memory arrays	2013	-6.055387830382067	13.59331119127942	803200
803194	EDA	a tutorial on test power	2008	-5.608630480064332	12.633871035363061	803221
803235	Arch	3.1 power9™: a processor family optimized for cognitive computing with 25gb/s accelerator links and 16gb/s pcie gen4	2017	-5.341002591594561	14.070468654902728	803262
803267	Embedded	analyzing the effectiveness of fault hardening procedures	2005	-3.967003148877165	13.551692502138536	803294
803452	EDA	statistical fault injection for impact-evaluation of timing errors on application performance	2016	-5.207472568176638	12.991616075121904	803479
803457	EDA	opportunistic write for fast and reliable stt-mram	2017	-4.8291656317022715	14.206153361480009	803484
803657	EDA	smart diagnostics for configurable processor verification	2005	-3.852500376292312	11.89831501221785	803684
803733	EDA	reliability analysis of logic circuits	2009	-6.143948636159531	11.918780292704561	803760
803747	EDA	extracting defect density and size distributions from product ics	2006	-5.282333838450202	11.958623408771178	803774
803750	SE	hardware trojan detection using an advised genetic algorithm based logic testing	2018	-5.015010872980536	14.71872909985541	803777
803864	EDA	timing model extraction for sequential circuits considering process variations	2009	-6.402729543898469	12.124159235201454	803891
803884	EDA	what is an fpga?	2018	-4.439545046848622	12.629573192661102	803911
804254	EDA	an efficient computation of statistically critical sequential paths under retiming	2007	-6.284909613566388	11.935516859792125	804281
804261	EDA	designing tunable subthreshold logic circuits using adaptive feedback equalization	2016	-6.622160870828785	13.998913580594994	804288
804383	EDA	the future of custom cell generation in physical synthesis	1997	-3.7003289045395826	11.507833680908735	804410
804444	Arch	transactional encoding for tolerating transient hardware errors	2013	-3.698266050782932	13.88319612686148	804471
804575	EDA	hierarchical extreme-voltage stress test of analog cmos ics for gate-oxide reliability enhancement	2004	-5.237335196383959	11.961701458069046	804602
804602	EDA	current state of the mixed-signal test bus 1149.4	2012	-3.747452936323135	12.080857623805684	804629
804666	EDA	closing the gap between global and detailed placement: techniques for improving routability	2015	-7.222319283728979	11.646214300506827	804693
804726	EDA	bists for post-bond test and electrical analysis of high density 3d interconnect defects	2018	-5.505274976597758	12.51191836087692	804753
804753	EDA	deterministic software-based self-testing of embedded processor cores	2001	-4.361382301205859	11.977628539199234	804780
804787	EDA	synthesis of optical circuits using binary decision diagrams	2017	-5.568050571532093	12.541872935548376	804814
804861	EDA	an analytical study of power delivery systems for many-core processors using on-chip and off-chip voltage regulators	2015	-5.780294121770483	14.133095685349874	804888
804875	EDA	graceful degradation in algorithm-based fault tolerant multiprocessor systems	1994	-4.3148007372355535	12.103493392707035	804902
805107	EDA	automatic generation of on-line test programs through a cooperation scheme	2012	-3.8860500161241154	12.03517035924253	805134
805207	EDA	a logic integrated optimal pin-count design for digital microfluidic biochips	2014	-6.726831962156719	12.060165643838127	805234
805289	EDA	estimation of analog parametric test metrics using copulas	2011	-6.147705804734255	11.706914764114726	805316
805365	EDA	logic built-in self-test for core-based designs on system-on-a-chip	2009	-4.109444843036975	11.678350014137655	805392
805509	EDA	performance enhancement of subthreshold circuits using substrate biasing and charge-boosting buffers	2010	-6.770516751884407	13.810822971979954	805536
805560	Arch	area i/o's potential for future processor systems	1998	-3.5611215456165874	12.970954718338149	805587
805569	EDA	a fractal compaction algorithm for efficient power estimation	1998	-6.461000074367544	11.969168305202926	805596
805793	EDA	floorplanning for low power designs	1995	-5.050242265972778	12.327636270795727	805820
805841	EDA	parametric bridging fault characterization for the fault simulation of library-based ics	1992	-5.520692127469584	11.769626970600221	805868
805951	EDA	testing techniques for hardware security	2008	-5.051490052597713	15.010444608481693	805978
805964	EDA	age-aware logic and memory co-placement for rram-fpgas	2017	-5.986548406326227	13.991632667568007	805991
806078	EDA	optimal voltage testing for physically-based faults	1996	-6.040329949776004	12.763998026460655	806105
806153	EDA	aging-aware reliable multiplier design with adaptive hold logic	2015	-6.433034345783879	13.890299144241164	806180
806333	Arch	hardware security and split fabrication	2016	-5.04562459591771	14.827405515798414	806360
806343	EDA	a process and temperature tolerant oscillator-based true random number generator with dynamic 0/1 bias correction	2013	-6.1794374801169205	14.927227102651644	806370
806426	EDA	timing analysis considering ir drop waveforms in power gating designs	2008	-6.544923010815379	12.775295771299913	806453
806431	EDA	analysis of aes cryptosystem in the existence of hardware trojan	2017	-4.9118558926271705	14.925446013703402	806458
806519	EDA	runtime self-calibrated temperature–stress cosensor for 3-d integrated circuits	2014	-5.33048132578744	13.74848160256919	806546
806544	EDA	design of cmos logic gates with enhanced robustness against aging degradation	2012	-6.299234879209576	13.204049037845467	806571
806546	EDA	intra-chip physical parameter sensor for fpgas using flip-flop metastability	2012	-5.596299780275054	13.280988085208369	806573
806599	Arch	beyond moore's law: the interconnect era	2003	-4.1984027755636735	13.434069398103285	806626
806629	EDA	statistical blockade: very fast statistical simulation and modeling of rare circuit events and its application to memory design	2009	-6.199862544822872	12.536061328335698	806656
806768	EDA	novel rram programming technology for instant-on and high-security fpgas	2011	-6.024116445508766	14.01009041599849	806795
806894	EDA	definition of a robust modular soc test architecture; resurrection of the single tam daisy-chain	2005	-3.8445426227771593	12.217230931822874	806921
806903	EDA	an efficient decoupling capacitance optimization using piecewise polynomial models	2009	-7.085161062155106	11.896845161726091	806930
807308	EDA	negative capacitance circuits for process variations compensation and timing yield improvement	2013	-6.305297059689425	13.409561241918494	807335
807349	EDA	vlsi design and verification of the imagine processor	2002	-3.5184165924071413	12.553664506382788	807376
807381	EDA	testing approach for online hardware self tests in embedded safety related systems	2007	-3.582836732122526	12.635374153048911	807408
807400	Embedded	self-learning signature analysis for non-volatile memory testing	1996	-4.777723669527785	12.523832902204726	807427
807477	EDA	probabilistic design in spintronic memory and logic circuit	2012	-5.858713797319789	13.842804452101262	807504
807498	EDA	throughput driven check point selection in suspicious timing error prediction based designs	2014	-5.619049719494423	11.31246547961124	807525
807662	EDA	nanoelectronics: evolution or revolution?	2005	-4.382518142719448	13.503735383568133	807689
807690	EDA	integrated power-gating and state assignment for low power fsm synthesis	2008	-6.461326671086078	12.703961835829432	807717
807985	EDA	23.3 a 4.8gb/s/pin 2gb lpddr4 sdram with sub-100µa self-refresh current for iot applications	2017	-5.906739217123358	14.194033819809384	808012
808170	EDA	a logic-to-logic comparator for vlsi layout verification	1988	-6.059440634324697	11.664383287970786	808197
808199	NLP	vulnerability evaluation of multiplexing puf for svm attacks	2014	-5.1071091914524365	14.981114082315258	808226
808441	Visualization	testable sequential cellular arrays	1976	-5.617199427129042	11.35530732925225	808468
808539	EDA	power-balanced reconfigurable floating-gate-mos logic circuit for tamper resistant vlsi	2006	-6.997454599787536	15.01735018199945	808566
808554	EDA	rapid co-optimization of processing and circuit design to overcome carbon nanotube variations	2015	-5.582522982619377	13.55072218710443	808581
808677	EDA	built-in self-test (bist) design of high-speed carry-free dividers	1996	-5.638542344608831	11.461705902455206	808704
808755	EDA	built-in self-test in mixed-signal ics: a dtmf macrocell	2000	-4.163467188524197	11.763996777421104	808782
808944	EDA	testing cpu based boards for functionality using bus cycle signature system	1998	-4.1470316601607875	11.900102642119329	808971
809053	EDA	current-driven wire planning for electromigration avoidance in analog circuits	2003	-6.750081152766731	12.07850636477599	809080
809077	EDA	timing-aware decoupling capacitance allocation in power distribution networks	2007	-7.129859120168213	12.400587597920476	809104
809364	EDA	accurate prediction of random telegraph noise effects in srams and drams	2013	-5.974180621943367	13.09875198385598	809391
809367	EDA	wire topology optimization for low power cmos	2009	-6.621835949891285	12.946908856206102	809394
809598	EDA	a 2-slot time-division multiplexing (tdm) interconnect network for gigascale integration (gsi)	2004	-5.254794687348472	13.551223327191556	809625
809727	Arch	reducing cache power with low-cost, multi-bit error-correcting codes	2010	-4.628219216179767	14.408457767979653	809754
809792	EDA	a hardware-based countermeasure to reduce side-channel leakage: design, implementation, and evaluation	2015	-5.64437452514915	15.08007535609935	809819
809972	EDA	on-chip instrumentation for runtime verification in deeply embedded processors	2015	-3.674660531354953	12.670286847097955	809999
810195	EDA	on-line testable data path synthesis for minimizing testing time	2002	-3.809285618527608	12.137115040439994	810222
810376	Theory	design automation algorithms: research and applications	1982	-4.044528418508083	12.29886981912199	810403
810546	EDA	sat-based post-processing for regional capture power reduction in at-speed scan test generation	2016	-5.674848377236608	11.781564051668155	810573
810866	EDA	self-timed regenerators for high-speed and low-power on-chip global interconnect	2008	-7.051934020036764	13.641265216568089	810893
810988	EDA	calibration and debugging of multi-step analog to digital converters	2008	-4.939727987751993	11.491595750417902	811015
811331	EDA	a detailed methodology to compute soft error rates in advanced technologies	2016	-5.137943049772399	13.446883897870865	811358
811656	SE	improvement of sram-based failure analysis using calibrated iddq testing	1996	-5.164613438525599	11.7105088376266	811683
811659	Networks	model for transient and permanent error-detection and fault-isolation coverage	1982	-4.694201019673232	12.334191332910303	811686
811686	EDA	"""comments on """"ternary scan design for vlsi testability"""""""	1989	-5.434263231099446	11.846907404712795	811713
811746	EDA	an innovative and low-cost industrial flow for reliability characterization of socs	2008	-4.600856894782547	12.026985229883154	811773
811837	EDA	1.32ghz high-throughput charge-recovery aes core with resistance to dpa attacks	2015	-6.043886380332844	14.866991899882796	811864
811881	EDA	optimal design of a current-mode deep-submicron multiple-valued integrated circuit and application	1998	-5.611235666018508	11.65228257233018	811908
811961	EDA	methodology for achieving best trade-off of area and fault masking coverage in atmr	2014	-5.815919566010712	11.39947816945321	811988
812098	Arch	protection against hardware trojan attacks: towards a comprehensive solution	2013	-4.751100722600964	14.800405098855064	812125
812328	Visualization	automatic identification of yield limiting layout patterns using root cause deconvolution on volume scan diagnosis data	2017	-4.8554325996042245	11.549437754149706	812355
812369	Embedded	safety evaluation of nanofabrics	2007	-4.106505378494613	11.927231547204613	812396
812741	Mobile	reconfigurable platform design for wireless protocol processors	2001	-3.3860230048547044	13.319627971611714	812768
812788	EDA	digital subthreshold for ultra-low power operation: prospects and challenges	2011	-4.514982258150933	12.617402419231697	812815
812875	Embedded	evaluation of transient fault susceptibility in microprocessor systems	2004	-4.0421152283375665	13.061401058341767	812902
813038	Arch	adaptive clocking with dynamic power gating for mitigating energy efficiency & performance impacts of fast voltage droop in a 22nm graphics execution core	2016	-5.82247230419047	13.684701375326071	813065
813046	EDA	chop: a constraint-driven system-level partitioner	1991	-3.4410055603807206	12.067808049956815	813073
813178	NLP	performance evaluation of non volatile memories with a low cost and portable automatic test equipment	2016	-3.621259431886439	12.008694352662387	813205
813382	Robotics	towards high density 3d interconnections	2016	-3.7536362358332616	13.29533804287802	813409
813490	EDA	efficient mapping and voltage islanding technique for energy minimization in noc under design constraints	2010	-7.075420123575936	12.491217548695305	813517
813604	EDA	path aware event scheduler in holdadvisor for fixing min timing violations	2011	-6.704645643500661	11.67540836786973	813631
813635	EDA	a matlab-based technique for defect level estimation using data mining of test fallout data versus fault coverage	2010	-5.0808093389082805	11.892179788694609	813662
813674	Theory	a reliability-aware methodology to isolate timing-critical paths under aging	2017	-5.859593617336339	13.038643402241542	813701
813702	EDA	a method for delay fault self-testing of macrocells	1993	-5.339327723552652	11.570833501836546	813729
813760	EDA	design exploration of a symmetric pass gate adiabatic logic for energy-efficient and secure hardware	2017	-6.835292823380803	14.482529040355582	813787
813831	EDA	testing of resistive opens in cmos latches and flip-flops	2005	-5.58595724897429	12.039557837875355	813858
813832	EDA	a low voltage embedded single port sram generator in a 0.18µm standard cmos process	2000	-6.878864450674473	13.910812138410106	813859
814113	EDA	minimum-power retiming for dual-supply cmos circuits	2002	-6.183274876155053	13.074711075142412	814140
814258	EDA	chip assembly in the playout vlsi design system	1992	-7.141889332559526	11.530405551537836	814285
814374	EDA	design and development of 130-nanometer ics for a multi-gigabit switching network system	2004	-3.838176637118933	13.690165453327616	814401
814497	EDA	cell library development methodology for throughput enhancement of character projection equipment	2006	-6.651712644660606	11.590041524931259	814524
814587	Embedded	a voterless strategy for defect-tolerant nano-architectures	2008	-4.89640697078952	12.78124042495133	814614
814605	EDA	lifetime reliability assessment with aging information from low-level sensors	2013	-4.295165614587087	13.86124257404931	814632
814810	EDA	measurement and characterization of 6t sram cell current	2005	-6.597747063277106	13.545656401367669	814837
814861	EDA	on-the-fly layout generation for ptl macrocells	2001	-5.660952887428148	12.11121812049766	814888
814901	EDA	aggressive overclocking support using a novel timing error recovery technique on fpgas (abstract only)	2010	-5.37780886491662	13.552120396503993	814928
814922	EDA	7.4 a 256b-wordlength reram-based tcam with 1ns search-time and 14× improvement in wordlength-energyefficiency-density product using 2.5t1r cell	2016	-6.803463131698152	14.182860062016909	814949
815092	EDA	a novel software solution for localized thermal problems	2006	-5.144535674656591	13.761661958895754	815119
815146	Arch	single-ended and differential mrams based on spin hall effect: a layout-aware design perspective	2015	-6.439043560925457	14.096799037448712	815173
815172	EDA	a nano-cmos process variation induced read failure tolerant sram cell	2008	-6.00180436377924	13.635109430423107	815199
815233	EDA	full-chip leakage analysis for 65 nm cmos technology and beyond	2010	-6.587728546110901	12.408771130213704	815260
815469	EDA	interconnect model generation tool	1999	-3.890357417842228	11.365666725292387	815496
815687	EDA	design of sense amplifier in the high speed sram	2015	-6.625090545219067	13.652211382545545	815714
815848	Arch	testing soc interconnects for signal integrity using boundary scan	2003	-4.757082952530573	12.440464978252466	815875
815935	Arch	fault management in an ieee p1687 (ijtag) environment	2012	-4.484941579966394	12.927088239249017	815962
815998	EDA	a low power fast wakeup flash memory system for embedded socs	2017	-5.216579134062428	13.967044937486953	816025
816024	EDA	power modeling for high-level power estimation	2000	-6.5508432726628625	12.218479854864832	816051
816033	EDA	campuf: physically unclonable function based on cmos image sensor fixed pattern noise	2018	-4.374720408392391	14.906423780752654	816060
816393	EDA	flash-based field programmable gate array technology with deep trench isolation	2007	-6.182579166181343	13.796478392681612	816420
816470	EDA	software-based self-test for pipelined processors: a case study	2005	-3.691860563032857	12.029564140716632	816497
816474	EDA	an effective timing-driven detailed placement algorithm for fpgas	2017	-7.103618051886804	11.754979946964367	816501
816560	EDA	elimination of traditional functional testing of interface timings at intel	2003	-3.707077867831449	12.297305965896022	816587
817034	EDA	rtl design verification by making use of datapath information	1992	-3.600227160575221	11.74209542527912	817061
817148	EDA	an n40 256k×44 embedded rram macro with sl-precharge sa and low-voltage current limiter to improve read and write performance	2018	-6.742308999547702	14.100546631854744	817175
817215	EDA	interconnect characteristics of 2.5-d system integration scheme	2001	-6.0670100073357105	12.411032412820106	817242
817321	EDA	technology mapping for sequential circuits based on retiming techniques	1993	-5.517101710362865	12.107039960985315	817348
817331	EDA	variation-aware fault modeling	2010	-5.973071513440724	12.007814559068427	817358
817676	Arch	measuring architectural vulnerability factors	2003	-4.355121894510218	13.234081861242018	817703
817719	Crypto	a switched-capacitor skew-tent map implementation for random number generation	2017	-5.816357173844234	15.110893045841381	817746
817887	Arch	characterization of dynamic sram stability in 45 nm cmos	2011	-6.013870412154401	13.37162081735744	817914
817900	Arch	new-age: a negative bias temperature instability-estimation framework for microarchitectural components	2009	-5.313924643706326	13.464952241336588	817927
817962	EDA	fast timing-model independent buffered clock-tree synthesis	2010	-7.054825849205617	12.143542566518947	817989
818179	EDA	effects of global interconnect optimizations on performance estimation of deep submicron design	2000	-6.444865860116152	12.687238450129065	818206
818256	HPC	on-line fault identification in multistage interconnection networks	1993	-3.4531303568305933	14.006063810435672	818283
818281	EDA	fpga-based design of a self-checking tmr voter	2017	-4.81934714659648	13.1777415525591	818308
818437	EDA	reporting of standard cell placement results	2002	-4.192909450008455	12.309525518980253	818464
818757	EDA	soft error protection in safety critical embedded applications: an overview	2015	-4.039757157680777	13.06716305409007	818784
818906	EDA	fdsoi circuit design for high energy efficiency: wide operating range and ulp applications - a 7-year experience	2018	-4.738469071123215	13.950781346110315	818933
819181	EDA	a 1.1ghz 12μa/mb-leakage sram design in 65nm ultra-low-power cmos with integrated leakage reduction for mobile applications	2007	-6.791242315183988	14.137657744541626	819208
819248	EDA	redundancy-aware electromigration checking for mesh power grids	2013	-6.208261169298005	12.505304595047908	819275
819253	Embedded	evaluating reliability improvements of fault tolerant array processors using algorithm-based fault tolerance	1997	-4.207455995262587	12.832473973394613	819280
819262	EDA	low-vt small-offset gated preamplifier for sub-1v gigabit dram arrays	2009	-6.814759451311241	14.185713042137065	819289
819439	Arch	analyzing static and dynamic write margin for nanometer srams	2008	-6.035184845106769	13.548445714646943	819466
819720	Embedded	development of a testbench for validation of dmt and dt2 fault-tolerant architectures on soi powerpc7448	2008	-3.470867881709567	11.68396438080068	819747
819782	EDA	performance metrics for asynchronous digital circuits applicable to computer-aided design	2004	-6.251198613774941	11.981305979586342	819809
819946	EDA	wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism	2007	-4.304001392435715	12.352860538696762	819973
820097	EDA	simulating static and dynamic faults in bist strucutres with a fpga based emulator	1994	-4.375639184758866	11.956403475270266	820124
820347	EDA	design-for-debug routing for fib probing	2014	-5.505538848147976	11.481502938045244	820374
820368	Embedded	a 32-bit cots-based fault-tolerant embedded system	2005	-3.877667188940437	13.387210916912991	820395
820374	EDA	design and failure analysis of logic-compatible multilevel gain-cell-based dram for fault-tolerant vlsi systems	2011	-6.0950069827017455	13.695687798189251	820401
820425	Arch	symbol shifting: tolerating more faults in pcm blocks	2016	-4.9110418866254975	14.102516054810284	820452
820535	EDA	workshop report: fault-tolerant vlsi design	1980	-4.457781226290614	13.121460438335117	820562
820657	EDA	selective-run built-in self-test using an embedded processor	2002	-5.099928658615953	11.948449562411168	820684
820658	EDA	the effects of physical design characteristics on the area-performance tradeoff curve	1991	-4.756693606733188	12.041449996143	820685
820800	EDA	the future of test -- product integration and its impact on test	2009	-4.188673671590328	12.92325981738049	820827
821164	EDA	an on-chip self-repair calculation and fusing methodology	2003	-4.493983794014735	12.776762895212496	821191
821309	EDA	modeling and automating selection of guarding techniques for datapath elements	1999	-4.4467615698230825	11.629753038417375	821336
821311	EDA	meshworks: an efficient framework for planning, synthesis and optimization of clock mesh networks	2008	-6.690151856928444	12.11735599343066	821338
821402	EDA	power/ground mesh area optimization using multigrid-based technique	2003	-7.178520890875813	11.600495617757856	821429
821741	EDA	implementation of selective fault tolerance with conventional synthesis tools	2011	-4.393607838910501	11.416893233959124	821768
821742	EDA	a compact pico-second in-situ sensor using programmable ring oscillators for advanced on chip variation characterization in 28nm hkmg	2016	-6.438254016724071	13.828374036700136	821769
821800	EDA	a novel low area overhead direct adaptive body bias (d-abb) circuit for die-to-die and within-die variations compensation	2011	-6.550660326290253	13.793234019806135	821827
821927	EDA	variability in device degradations: statistical observation of nbti for 3996 transistors	2014	-6.383906356612881	12.839763535510393	821954
821964	PL	embedded tutorial summary: diagnosis for accelerating yield and failure analysis	2012	-4.862741682224644	11.68955996927706	821991
822171	EDA	power-aware testing: the next stage	2012	-4.836819844576425	13.011590215635204	822198
822179	EDA	dac 50th anniversary keynote	2014	-3.6828860792011695	13.117220488727119	822206
822231	EDA	a gate-level pipelined 2.97ghz self synchronous fpga in 65nm cmos	2011	-6.864871624971474	14.016406206786337	822258
822589	EDA	microsystem development using the tqm design methodology	2004	-3.7662677649036764	12.588677319264471	822616
822690	EDA	vision for cross-layer optimization to address the dual challenges of energy and reliability	2010	-4.266538046896785	13.699985162074931	822717
822708	EDA	a design for testability study on a high performance automatic gain control circuit	1998	-4.96985300459213	11.608365571323528	822735
822909	Arch	design techniques for high performance, energy efficient control logic	1996	-6.102519932378928	13.733394563276534	822936
822957	EDA	constant impedance scaling paradigm for interconnect synthesis	2006	-5.604957668583211	13.045641564571591	822984
823062	Arch	multi-programming environment for structure under pads (sup) and via arrays pattern recognition automated classification system	2010	-3.980092152593071	11.426569531401483	823089
823077	EDA	cross-layer resilience: are high-level techniques always better?	2016	-4.969539304522303	13.220368519025396	823104
823176	EDA	design for packageability-early consideration of packaging from a vlsi designer's viewpoint	1993	-4.733825452951203	11.577630721709518	823203
823347	EDA	asynchronous design methodology for an efficient implementation of low power alu	2006	-6.462446546587465	13.445305392526	823374
823446	EDA	cost and benefit models for logic and memory bist	2000	-4.422583887572543	12.006485073182173	823473
823713	EDA	redundancy by coding versus redundancy by replication for failure-tolerant sequential circuits	1972	-5.583246205915098	12.082486353466685	823740
823794	EDA	test methodology for dual-rail asynchronous circuits	2017	-5.434255050116531	11.949928237186748	823821
823813	Logic	formal verification of analog and mixed signal designs: a survey	2008	-3.418603357789648	11.742724301956073	823840
823899	EDA	voltage island generation under performance requirement for soc designs	2007	-6.957574447295335	12.55554529681185	823926
824085	EDA	design and simulation of esd-resistant ics	2013	-5.168351374326913	12.874821003765454	824112
824101	EDA	package routability- and ir-drop-aware finger/pad assignment in chip-package co-design	2009	-6.933863363919525	12.072070160730819	824128
824154	Arch	fault tolerant schemes for qca systems	2008	-4.808309854477055	12.896744145803465	824181
824713	EDA	design methodologies for reliable clock networks	2012	-6.625467019903143	12.79285713096596	824740
824748	Arch	a heuristically mechanical model for accurate and fast soft error analysis	2014	-3.9747268167341914	13.753684988271218	824775
824817	HPC	500 mrad total-ionizing-dose tolerance of a holographic memory on an optical fpga	2017	-5.8039317707177815	14.205916732977734	824844
824868	EDA	an optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in vlsi layout design	2014	-7.0684544218458445	11.893762593963642	824895
825026	EDA	ultra-lightweight and reconfigurable tristate inverter based physical unclonable function design	2018	-5.807300046654642	15.076250721728135	825053
825251	EDA	folded circuit synthesis: min-area logic synthesis using dual-edge-triggered flip-flops	2018	-6.195878075768688	11.598733233142081	825278
825498	Theory	phase-type distributions for studying variability in resistive memories	2019	-6.3575613715241435	12.427994806246002	825525
825563	EDA	analysis of eme produced by a microcontroller operation	2001	-4.9851704605292175	13.142994375958159	825590
825603	EDA	a circuit level fault model for resistive shorts of mos gate oxide	2004	-5.733690873930235	12.074638525378669	825630
825735	EDA	gate-level process variation offset technique by using dual voltage supplies to achieve near-threshold energy efficient operation	2012	-6.4981557508143375	13.765058892215018	825762
825748	EDA	challenges of the nanoscale era	2008	-3.9402931208201872	13.24545769635114	825775
825813	EDA	leakage-aware performance-driven tsv-planning based on network flow algorithm in 3d ics	2012	-6.477622376600572	12.923795474715998	825840
826149	EDA	hardware performance counters for system reliability monitoring	2017	-3.708822900694735	13.98204947944996	826176
826283	EDA	practical fault coverage of supply current tests for bipolar ics	2004	-5.522976749208243	11.854367213493594	826310
826527	EDA	reliability evaluation of circuits designed in multi- and single-stage versions	2018	-6.366578318290057	12.00103110895113	826554
826530	Arch	an adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8t srams	2012	-6.7103945501016184	14.07716886780374	826557
826769	EDA	stream synthesis for efficient power simulation based on spectral transforms	1998	-4.8890102535967666	13.315582596478894	826796
826854	EDA	low power and high performance arithmetic circuits in feedthrough cmos logic family for low power applications	2006	-5.156602418903415	12.32371548117706	826881
826874	EDA	watermarking techniques for electronic circuit design	2002	-4.997383485318481	14.893979750537891	826901
826875	Arch	disk drive roadmap from the thermal perspective: a case for dynamic thermal management	2005	-3.877221111176166	13.846650957505307	826902
826966	EDA	towards affordable fault-tolerant nanosatellite computing with commodity hardware	2018	-3.465987860294857	13.52432854251405	826993
827338	EDA	ric fast adder and its set-tolerant implementation in fpgas	2007	-5.324451479870148	13.225496379179068	827365
827399	EDA	extraction of intrinsic structure for hardware trojan detection	2015	-5.018814018857022	14.733097700370454	827426
828072	Arch	high-performance 3d-sram architecture design	2010	-5.1536240983965405	13.94649714895216	828099
828189	EDA	testable design of large random access memories	1984	-5.444604688000233	12.192824635538118	828216
828291	EDA	design of fault-tolerant computers	1967	-4.8412444952067055	11.309572725587294	828318
828454	Arch	secured-by-design fpga against early evaluation	2017	-5.924526900477579	13.732362955677395	828481
828641	EDA	fine-grained 3-d integrated circuit fabric using vertical nanowires	2015	-4.968564445052413	13.508760049285744	828668
828780	EDA	effective use of virtual grid compaction in macro-module generators	1985	-3.6758136884294217	11.663314842845454	828807
829057	EDA	layout dependent bti and hci degradation in nano cmos technology: a new time-dependent lde and impacts on circuit at end of life	2016	-5.664640198815746	13.218422351272345	829084
829110	EDA	evaluation of a median threshold based eeprom-puf concept implemented in a high temperature soi cmos technology	2018	-5.770652921770796	14.900894654150793	829137
829127	EDA	recovery-aware proactive tsv repair for electromigration lifetime enhancement in 3-d ics	2018	-5.368685391837487	13.191487083360267	829154
829176	EDA	chortle-crf: fast technology mapping for lookup table-based fpgas	1991	-6.722414915098448	11.562545604382025	829203
829325	EDA	on the computation of criticality in statistical timing analysis	2012	-6.316280968027737	11.374527499791874	829352
829506	EDA	logic characterization vehicle design reflection via layout rewiring	2016	-4.937084532294191	11.916662452557313	829533
829573	EDA	sice: design-dependent statistical interconnect corner extraction under inter/intra-die variations	2009	-6.61850654549976	12.025771394483046	829600
829601	EDA	design of tunnel fet based low power digital circuits	2014	-6.889985961505629	13.617415102937631	829628
829675	Arch	restop: retaining external peripheral state in intermittently-powered sensor systems	2018	-5.095087725148924	14.294917228352592	829702
829819	EDA	simultaneous operation scheduling and operation delay selection to minimize cycle-by-cycle power differential	2007	-6.367744085407463	12.32560179140269	829846
829902	EDA	robustness measurement of integrated circuits and its adaptation to aging effects	2014	-4.724791135262792	12.454581079684756	829929
830018	Embedded	emulation-based fault analysis on rfid tags for robustness and security evaluation	2017	-4.977855293418397	14.827903403955405	830045
830096	Arch	a 2.5d integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8a/mm2	2012	-5.940308549506228	14.1352140542928	830123
830168	EDA	instruction-set extension under process variation and aging effects	2013	-5.313716188063951	13.841920349295954	830195
830321	HCI	dynamic power consumption optimization for inductive-coupling based wireless 3d nocs	2014	-4.304019760035545	12.283871362129467	830348
830536	Embedded	testing for parasitic memory effect in srams	2011	-5.583381755876519	12.82565170283408	830563
830755	EDA	reliability enhancement of low-power sequential circuits using reconfigurable pulsed latches	2017	-6.461707784816539	13.753626398806729	830782
830797	EDA	effective low power bist for datapaths	2000	-5.596962746369228	12.149202652584679	830824
830834	EDA	a survey of repair analysis algorithms for memories	2016	-4.934227854260382	12.6104284477854	830861
830990	EDA	power consumption reduction in systems on chip (socs)	2004	-3.4922823103436467	14.009163113523154	831017
831010	EDA	useful clock skew scheduling using adjustable delay buffers in multi-power mode designs	2015	-7.066491976849843	12.393331418466895	831037
831024	EDA	stochastic networked computation	2010	-6.523773803935628	13.450090987051256	831051
831354	Arch	application of timing fault detection to rocket core on fpga	2018	-3.724564978421188	11.640914437231054	831381
831363	EDA	controlled placement of standard cell memory arrays for high density and low power in 28nm fd-soi	2015	-6.519343748075702	13.800128159085697	831390
831405	EDA	bristle blocks: a silicon compiler	1979	-3.733419486797685	11.555733272895793	831432
831407	EDA	uncertainty-aware dynamic power management in partially observable domains	2009	-5.0034341397139785	13.771584583392167	831434
831508	EDA	innovative failure analysis techniques for 3-d packaging developments	2016	-3.9284880417157537	11.82725690827433	831535
831603	EDA	an emulator for approximate memory platforms based on qemu	2016	-3.3658652013915815	14.078221461122089	831630
831647	EDA	d-set mitigation using common clock tree insertion techniques for triple-clock tmr flip-flop	2018	-6.626071683771339	13.550973161344992	831674
831875	Security	a low-cost solution for protecting ips against scan-based side-channel attacks	2006	-5.142017571085737	15.077603265370186	831902
832145	EDA	on-chip reliability monitors for measuring circuit degradation	2010	-5.551116241308665	13.383467069951735	832172
832223	EDA	iccad-2014 cad contest in design for manufacturability flow for advanced semiconductor nodes and benchmark suite	2014	-4.590953885528866	11.394590846210384	832250
832382	Arch	a complete framework of simultaneous functional unit and register binding with skew scheduling	2011	-6.549579110428373	11.793144695901592	832409
832533	EDA	effective corner-based techniques for variation-aware ic timing verification	2010	-5.9753362445693705	12.369514970291881	832560
832567	Embedded	a brief analysis of the main spice models of the memristor	2012	-3.9548013372395	12.136261900075375	832594
832676	EDA	design automation towards reliable analog integrated circuits	2010	-5.281250408819044	13.014656654661222	832703
832744	EDA	cross-layer approaches for an aging-aware design of nanoscale microprocessors: dissertation summary: ieee tttc e.j. mccluskey doctoral thesis award competition finalist	2015	-4.092488444265992	13.426518075225053	832771
832926	Metrics	accurate and simplified prediction of l2 cache vulnerability for cost-efficient soft error protection	2012	-4.353336101458578	13.993472451374467	832953
833052	EDA	physical placement driven by sequential timing analysis	2004	-6.9318951102646365	11.799029165293408	833079
833067	EDA	testing interconnects of dynamic reconfigurable fpgas	1999	-5.472144373146737	12.140151842208484	833094
833102	EDA	on the decreasing significance of large standard cells in technology mapping	2008	-6.009312456625488	13.157217284935912	833129
833231	Arch	error tolerance in server class processors	2011	-3.553479769193607	13.33022960963892	833258
833631	Embedded	an effective functional safety infrastructure for system-on-chips	2017	-3.9346996196202735	12.817596001788239	833658
833696	EDA	variation tolerant logic mapping for crossbar array nano architectures	2010	-5.5474894063935665	12.923318369285312	833723
833828	Arch	vector transfer by self-tested self-synchronization for parallel systems	1999	-3.82160999619946	13.706953374580054	833855
833935	SE	innovative practices on quality levels of a/ms devices	2018	-3.7361101318059267	11.743403765105514	833962
833956	EDA	incremental compilation for logic emulation	1999	-3.981877590648869	11.876489187648357	833983
834251	SE	iddq testing as a component of a test suite: the need for several fault coverage metrics	1992	-5.30774822221996	11.544931811894324	834278
834387	EDA	development of systematic design automation system for hemming die manufacturing process	2007	-4.145146941334464	11.586351846446785	834414
834411	EDA	cell broadband engine processor design methodology	2007	-4.188689487523456	12.449250523391836	834438
834611	EDA	a design of a fast and area efficient multi-input muller c-element	1993	-6.730752225354125	11.372656528472671	834638
834677	EDA	low-power addition with borrow-save adders under threshold voltage variability	2018	-6.777904943419343	13.781371801715755	834704
834775	Arch	evaluating overheads of multibit soft-error protection in the processor core	2013	-4.7710316159072415	14.017278095788651	834802
834821	EDA	defect diagnosis algorithms for a field programmable interconnect network embedded in a very large area integrated circuit	2015	-5.112519103865604	11.537544474504001	834848
834952	EDA	design and implementation of elastic buffer for universal serial bus 3.0	2016	-6.24474191209054	13.99736417283781	834979
835264	EDA	physically aware high level synthesis design flow	2015	-3.8123747062452984	12.321412279721436	835291
835544	EDA	super low power 8-bit cpu with pass-transistor logic	1997	-6.767920045357692	13.851604640873553	835571
835668	SE	time to market: handheld consumer electronics devices and its impact on software quality	2012	-3.4967839131287426	12.843716320500775	835695
835823	EDA	application of fast socp based statistical sizing in the microprocessor design flow	2006	-6.877010880605083	11.922067239841164	835850
835885	EDA	use of robust predictive method for nano-cmos process: application to basic block analog circuit design	2012	-5.9779876298831525	13.266045620251392	835912
836034	EDA	layout-aware switching activity localization to enhance hardware trojan detection	2012	-5.099345240580352	14.579818920908805	836061
836081	EDA	design of low-power high-radix switch fabric with partially-activated input and output lines	2012	-6.781371517360713	13.485601758991725	836108
836188	EDA	clock skew evaluation considering manufacturing variability in mesh-style clock distribution	2008	-6.380294535791329	12.748373437102552	836215
836287	EDA	impact of pipeline in the power performance of tunnel transistor circuits	2016	-6.727855601822448	13.665444965123475	836314
836376	Arch	flexible error protection for energy efficient reliable architectures	2010	-3.624172647064673	14.317123116766565	836403
836399	HPC	fault injection tools based on virtual machines	2014	-3.6651837018225337	13.410270464377467	836426
836420	EDA	binary multiplication using hybrid mos and multi-gate single-electron transistors	2013	-7.1404328854470185	13.771134052919107	836447
836623	EDA	raisin: redundancy analysis algorithm simulation	2007	-4.716857701397761	11.561116879700448	836650
836684	EDA	single output distributed two-rail checker with diagnosing capabilities for bus based self-checking architectures	2002	-4.842266756396189	11.625289100953585	836711
836767	EDA	novel recharge semi-floating-gate cmos logic for multiple-valued systems	2003	-7.149370277270508	13.507752264161672	836794
836940	EDA	fine control of local whitespace in placement	2008	-7.005924417098608	12.050135760102956	836967
837012	EDA	design of energy-efficient, adaptable throughput systems at near/sub-threshold voltage	2012	-5.489654920457759	14.191136045591461	837039
837119	EDA	a wafer-level heterogeneous technology integration for flexible pseudo-soc	2010	-4.3259063673795435	13.306270709344226	837146
837242	Arch	epvf: an enhanced program vulnerability factor methodology for cross-layer resilience analysis	2016	-3.633520404252007	13.962373853916507	837269
837246	EDA	generating worst-case stimuli for accurate power grid analysis	2008	-6.055247764748922	12.460601326913716	837273
837259	HCI	low-area wrapper cell design for hierarchical soc testing	2009	-5.159047833823227	11.893302609680115	837286
837426	EDA	on energy efficiency of vlsi testing	1997	-5.448457229539559	12.525301174945705	837453
837750	Robotics	adaptive architecture for medical application case study: evoked potential detection using matching poursuit consensus	2015	-3.5675462418932367	13.135254504147518	837777
837861	EDA	analysis of testing methodologies for custom designs in powerpctm microprocessor	2001	-4.143845715140949	11.801159677133214	837888
838056	EDA	a 90nm data flow processor demonstrating fine grained dvs for energy efficient operation from 0.25v to 1.2v	2011	-5.670171281386647	13.957216015493008	838083
838094	Embedded	interconnect delay fault testing with ieee 1149.1	1999	-4.548597755764135	11.973621777297106	838121
838108	EDA	php: power hungry pattern generation at higher abstraction level	2017	-3.754728301048828	12.943838316569938	838135
838318	EDA	selection of optimum device size and trans-conductance ratio for high speed digital cmos inverter design for a given fanout load	2009	-7.157267744503574	13.270254057023363	838345
838448	EDA	a mixed-mode fpaa soc for analog-enhanced signal processing	2012	-4.243910843849055	12.658188277922324	838475
838481	EDA	eight ways to put your fpga on fire — a systematic study of heat generators	2012	-4.977710282222093	13.61503788472474	838508
838748	EDA	level-accurate peak activity estimation in combinational circuit using bilp	2013	-5.942757895541299	13.20086007644356	838775
838890	Arch	vifi-cmp: variability-tolerant chip-multiprocessors for throughput and power	2009	-5.320173651706765	14.002870453024226	838917
838915	EDA	crosstalk test pattern generation for dynamic programmable logic arrays	2006	-4.982920095073551	12.355211889292974	838942
838924	EDA	a built-in loopback test methodology for rf transceiver circuits using embedded sensor circuits	2004	-5.152013381602201	12.19626591693959	838951
839178	EDA	toward large-scale access-transistor-free memristive crossbars	2015	-5.713859454880749	13.685054316422207	839205
839341	EDA	neta: when ip fails, secrets leak	2019	-5.0452368965211365	14.961381923412928	839368
839476	EDA	a tmr scheme for seu mitigation in scan flip-flops	2007	-5.368367169507809	12.695471979636242	839503
839652	EDA	battery-powered digital cmos design	2002	-6.316167608443939	13.650846259017518	839679
839675	EDA	vlsi design synthesis with testability	1988	-6.54995583208385	11.300768972447024	839702
839790	Arch	physically equivalent magneto-electric nanoarchitecture for probabilistic reasoning	2015	-4.4209707022083515	12.981235477681489	839817
839866	EDA	simultaneous buffer-sizing and wire-sizing for clock trees based on lagrangian relaxation	2002	-7.1240222201843775	11.508688709333134	839893
839969	Embedded	a method of embedded memory access time measurement	2001	-5.117097124066491	12.399446766860025	839996
840009	EDA	a design platform for 90-nm leakage reduction techniques	2005	-3.5596633387961836	12.482547797802232	840036
840012	EDA	pessimism reduction in static timing analysis using interdependent setup and hold times	2006	-6.479217224647781	12.006959358526295	840039
840208	EDA	scan chain hold-time violations: can they be tolerated?	2009	-5.195161122608599	11.768514314349847	840235
840267	Arch	design and application trade-offs between high-density and high-speed asics	1990	-5.199324919290988	13.339223838376071	840294
840586	EDA	issues in ic implementation of high level, abstract designs	1980	-4.675027646297197	11.643368349715118	840613
841076	Arch	online measurement of timing in circuits: for health monitoring and dynamic voltage & frequency scaling	2012	-5.950996044986353	13.888615313071115	841103
841520	EDA	a low-cost high-performance cmos timing vernier for ate	1995	-4.407402810770198	12.78103522418435	841547
841770	Arch	low-leakage 3d stacked hybrid nemfet-cmos dual port memory	2018	-6.561530030164473	14.111439120556483	841797
841807	EDA	a simple statistical timing analysis flow and its application to timing margin evaluation	2007	-6.084581021705162	12.387806266738131	841834
841844	EDA	flexible interconnect in 2.5d ics to minimize the interposer's metal layers	2017	-5.626195629785231	12.596572836793596	841871
842018	EDA	the impact of electromigration in copper interconnects on power grid integrity	2013	-5.844328726917013	12.963577243914704	842045
842048	EDA	a comparison of functional and structural partitioning	1996	-3.7045156226112588	11.801545006118806	842075
842223	Logic	fast polylog-time reconfiguration of structurally fault-tolerant multiprocessors	1993	-4.528404315325713	13.09017021208299	842250
842248	EDA	systemc modeling of rfid systems for robustness analysis	2011	-4.03219621997641	13.11561152415466	842275
842550	EDA	the vhdl based design of the mida mpeg1 audio decoder	1995	-4.122630488290123	11.514823134147994	842577
842583	EDA	overcoming faults using evolution on the panda architecture	2013	-4.893852663181472	11.984642438711687	842610
842692	EDA	on the need for statistical timing analysis	2005	-5.916059603281608	11.988211248783708	842719
842866	EDA	delay fault testing of designs with embedded ip cores	1999	-5.266561114034627	11.458860256819	842893
843118	Embedded	on the effects of soft errors in embedded control systems	2005	-3.901071453809547	13.485735762742172	843145
843258	EDA	fast compilation for pipelined reconfigurable fabrics	1999	-6.781627850609556	11.458244534460334	843285
843311	EDA	fastplace 2.0: an efficient analytical placer for mixed-mode designs	2006	-7.217113701048634	11.620250878079181	843338
843604	EDA	the vtr project: architecture and cad for fpgas from verilog to routing	2012	-3.373312041007352	11.880798869352587	843631
843684	EDA	the impact of bti aging on the reliability of level shifters in nano-scale cmos technology	2016	-6.297960578868095	13.81401466543694	843711
843746	EDA	delay test pattern generation considering crosstalk-induced effects	2003	-5.757898737509526	11.957902222272255	843773
843789	EDA	localizing transient faults using dynamic bayesian networks	2009	-4.562652418614962	12.786241166773234	843816
843834	EDA	tradeoffs between date oxide leakage and delay for dual tox circuits	2004	-6.664165253518375	13.272140696556411	843861
843944	EDA	modeling scan chain modifications for scan-in test power minimization	2003	-5.660996179591074	11.72327709916675	843971
844051	EDA	bist for 1149.1-compatible boards: a low-cost and maximum-flexibility solution	1993	-4.4952655508232775	12.028649763050494	844078
844113	Arch	reducing variability in chip-multiprocessors with adaptive body biasing	2010	-5.448688773674136	13.874178020025788	844140
844165	EDA	an efficient wrapper scan chain configuration method for network-on-chip testing	2006	-4.8666301181796365	12.319900158663405	844192
844211	EDA	secure public verification of ip marks in fpga design through a zero-knowledge protocol	2012	-4.96296557192137	15.105122801358549	844238
844283	EDA	design considerations and benefits of three-dimensional ternary content addressable memory	2007	-6.137142620383005	13.741944637771098	844310
844348	Arch	sram voltage and current sense amplifiers in sub-32nm double-gate cmos insensitive to process variations and transistor mismatch	2009	-6.853691362307153	13.91810358445539	844375
844441	Arch	device technology for body biasing scheme	2005	-6.517082310754763	13.891380239151955	844468
844463	Arch	an architecture and an fpga prototype of a reliable processor pipeline towards multiple soft- and timing errors	2011	-3.4289341896723835	13.574277565906325	844490
844468	EDA	at-speed boundary-scan interconnect testing in a board with multiple system clocks	1999	-4.539511863628446	11.923818090457535	844495
844589	EDA	models for a new profit-based methodology for statistical design of integrated circuits	1986	-5.100720609284681	12.158362766098303	844616
844674	EDA	resiliency for many-core system on a chip	2014	-3.3903828583031768	14.512160040731134	844701
844842	EDA	fast fpga placement using analytical optimization	2017	-6.454849456345875	11.745216110032887	844869
845130	Embedded	analysis of the impact of metastability phenomenon on the latency and power consumption of synchronizer circuits	2016	-5.3055089165246	12.665521541201024	845157
845285	EDA	shadow-scan design with low latency overhead and in-situ slack-time monitoring	2014	-4.742131592168159	12.114705637364526	845312
845328	Embedded	optimization of one-bit full adders embedded in regular structures	1986	-6.941070279766114	12.129367273585027	845355
845543	EDA	analysis and improvement of delay-insensitive asynchronous circuits operating in subthreshold regime	2010	-6.955827681377151	13.637699497751973	845570
845737	EDA	design limitations in deep sub-0.1µm cmos sram	2002	-5.5551360327238735	13.699527199261885	845764
845940	Arch	a low power self-healing resilient microarchitecture for pvt variability mitigation	2018	-6.0703451557673045	14.048286330732573	845967
845949	EDA	low standby power cmos delay flip-flop with data retention capability	2019	-6.562267068377341	13.7617541106714	845976
846035	EDA	synchoricity and nocs could make billion gate custom hardware centric socs affordable	2017	-4.050652462318234	12.430818701993168	846062
846085	EDA	an new approach to reliable fsrs ldesign	2014	-5.072375809240303	13.005960907616485	846112
846328	Embedded	failure analysis defect location on a real case 55 nm memory using dynamic power supply emulation	2011	-5.439015355909839	12.218801864560945	846355
846505	EDA	low-cost per-core voltage domain support for power-constrained high-performance processors	2014	-5.854492041258823	14.110420244131944	846532
846664	EDA	vlsi: an investigation into electromagnetic signatures (ems) for non-invasive testing and signal-integrity verification	2013	-5.215343057979158	12.29437016634902	846691
846795	SE	defect-based rf testing using a new catastrophic fault model	2005	-5.424605030235182	11.957280982824974	846822
846891	EDA	a micro-ft-uart for safety-critical soc-based applications	2009	-4.910443737579613	13.580632997767804	846918
846954	EDA	eleven ways to boost your synchronizer	2015	-6.007885868859256	12.987676987924399	846981
847080	EDA	layout-based refined npsf model for dram characterization and testing	2014	-5.4919303758009015	12.52716067912874	847107
847162	EDA	iddx-based test methods: a survey	2004	-4.856441543926994	12.183974265686102	847189
847288	Arch	an x86-64 core in 32 nm soi cmos	2011	-4.365980380418163	14.010573116950507	847315
847333	EDA	variability aware cell library optimization for reliable sub-threshold operation	2012	-6.0329631927177205	13.363311224098348	847360
847369	EDA	a low-latency and low-power hybrid insertion methodology for global interconnects in vdsm designs	2007	-6.4390834671671415	13.489398588710742	847396
847730	EDA	generation of primary input blocking pattern for power minimization during scan testing	2007	-6.241869843976271	11.909413659182544	847757
847801	SE	a spatial-temporal model for software fault tolerance in safety-critical applications	2017	-4.006221502772194	12.88360588225375	847828
847890	EDA	low-cost scan-based delay testing of latch-based circuits with time borrowing	2006	-5.684584668100323	11.50069448967684	847917
847926	Arch	evolution of radiation-induced soft errors in finfet srams under process variations beyond 22nm	2015	-5.8923675958963875	13.601445488075745	847953
848057	EDA	on-line testing of lab-on-chip using reconfigurable digital-microfluidic compactors	2009	-4.9527750116142455	11.510422711024294	848084
848368	Arch	hybrid large-area systems and their interconnection backbone (invited paper)	2016	-4.299890772458123	13.448566992710466	848395
848399	NLP	pitch extraction using mos-lsi circuitry	1979	-3.769520011947509	12.181843222259095	848426
848405	HCI	an optimization-based low-power voltage scaling technique using multiple supply voltages	2001	-6.518963180375207	12.922970604903414	848432
848420	EDA	chip level statistical leakage power estimation using generalized extreme value distribution	2011	-6.691429305122008	12.340008387042685	848447
848504	EDA	efficient binary basic linear algebra operations on reram crossbar arrays	2017	-3.6927367489935214	13.848829068347547	848531
848537	PL	iddq testing because 'zero defects isn't enough': a philips perspective	1990	-4.408162795430419	12.148556198708036	848564
848683	EDA	design and implementation of high speed, low area multiported loadless 4t memory cell	2011	-6.655634559156543	13.947174054485764	848710
848894	Arch	exploiting modified placement and hardwired resources to provide high reliability in fpgas	2012	-3.950351426568573	13.388810803906965	848921
848899	EDA	considerations of tsv effects on next-generation super-high-speed transmission and power integrity design for 300a-class 2.5d and 3d package integration	2016	-3.4883243636784167	12.960847958010966	848926
848907	HPC	design of a high information-density multiple valued 2-read 1-write register file	2012	-6.921817756790108	14.100160495245323	848934
849229	EDA	low power state assignment algorithm for fsms considering peak current optimization	2013	-7.085774488071044	12.045622859288974	849256
849548	EDA	infrastructures for education, research and industry in microelectronics a look worldwide and a look at india	2009	-3.5113230352269253	12.869045781115954	849575
849621	Embedded	sva checker generator for fpga-based verification platform	2016	-3.441939825340991	11.337441051939098	849648
849683	EDA	pragmatic design of gated-diode finfet drams	2009	-6.285708809815593	13.89121716155702	849710
849695	EDA	circuit-level considerations for mixed-signal programmable components	2003	-5.971502946795291	12.537064713904913	849722
849754	EDA	evaluation of non-quasi-static effects during seu in deep-submicron mos devices and circuits	2006	-6.039051504476984	13.193012932142448	849781
849941	EDA	reduced-complexity transition-fault test generation for non-scan circuits through high-level mutant injection	2012	-4.373632861692268	11.472010823479145	849968
849987	EDA	generating current budgets to guarantee power grid safety	2016	-6.718536495322053	12.162124754079427	850014
850266	EDA	crashtest: a fast high-fidelity fpga-based resiliency analysis framework	2008	-3.9799040447311986	12.559397217265587	850293
850452	Embedded	implementing end-to-end register data-flow continuous self-test	2011	-4.469009189601682	13.618896070762535	850479
850529	EDA	scan shift power reduction by freezing power sensitive scan cells	2008	-5.969441680057152	12.220638516112414	850556
850709	Logic	multilevel logic and thermal co-simulation	2016	-5.548826914126696	13.003484063259895	850736
850893	EDA	semi-random net reordering for reducing timing variations and improving signal integrity	2011	-6.7027032466955925	12.009103869029989	850920
850936	EDA	estimation of the likelihood of capacitive coupling noise	2002	-5.480436685292128	11.930064271013546	850963
850952	AI	probabilistic diagnosis for sparsely interconnected systems	1990	-4.918320161822903	12.590090528308075	850979
851319	EDA	automatic synthesis of self-recovering vlsi systems	1996	-4.301700299035051	13.120987625754935	851346
851626	EDA	dependable reconfigurable computing design diversity and self repair	2002	-4.1027864682729325	12.993931277541535	851653
851627	OS	study on the system capacity for a multicommodity stochastic-flow network with node failure	2002	-3.3962243718139176	15.06436075376785	851654
851850	EDA	a novel sequential circuit optimization with clock gating logic	2008	-6.436535487136357	12.493781233435099	851877
851937	EDA	a computational approach to vlsi analog design	1994	-3.697635440172797	12.794632301396765	851964
852182	EDA	modeling layout effects for sensitivity-based analog circuit optimization	2005	-5.627183913677023	11.338940413256404	852209
852225	EDA	performance and timing yield enhancement using highway-on-chip planning	2008	-6.255498728317821	12.428387651529825	852252
852232	EDA	managing multi-core soft-error reliability through utility-driven cross domain optimization	2008	-3.476966130330053	14.262163549541695	852259
852274	EDA	synthesis of nanoelectronic circuits on delay-insensitive cellular arrays	2006	-6.076417049402911	11.516029058691563	852301
852299	EDA	application of specific delay window routing for timing optimization in fpga designs	2016	-6.5750745064101555	11.86785339225759	852326
852430	Security	silicon physical random functions	2002	-5.2283827480861405	15.105949995067947	852457
852459	EDA	unexcitability analysis of seus affecting the routing structure of sram-based fpgas	2013	-4.4395571963053975	12.0823558844362	852486
852633	EDA	switch box architectures for three-dimensional fpgas	2006	-7.093245642780013	11.535039566569473	852660
852751	SE	an overview of cmos vlsi failure analysis and the importance of test and diagnostics	1996	-4.676279841972378	12.062592755096974	852778
852808	EDA	postprocessing procedure for reducing the faulty switching activity of a low-power test set	2018	-5.64302723400344	11.528117335203238	852835
852889	EDA	a 28nm 360ps-access-time two-port sram with a time-sharing scheme to circumvent read disturbs	2012	-5.907794885909692	14.21397585558934	852916
852892	EDA	a timing-driven block placer based on sequence pair model	1999	-7.157396913180054	11.33035107912928	852919
852897	EDA	cost-effective radiation hardening technique for combinational logic	2004	-5.405615115124896	13.281861416410415	852924
852906	EDA	steamroller module and adaptive clocking system in 28 nm cmos	2015	-5.4498418740565	14.038416601498456	852933
852946	EDA	all-out fight against yield losses by design-manufacturing collaboration in nano-lithography era	2011	-5.018446723650345	11.440443503059035	852973
852964	EDA	the other face of design for manufacturability	2005	-3.9435206448285567	13.077043978607119	852991
853053	EDA	robust and accurate hierarchical floorplanning with integrated global wiring	1993	-7.10710582862025	11.36458364620029	853080
853190	EDA	rethinking threshold voltage assignment in 3d multicore designs	2010	-3.755223358477656	14.247347024319348	853217
853198	EDA	an analytical model to estimate pcm failure probability due to process variations	2011	-6.001489335043898	13.560274308201695	853225
853494	EDA	a clock scheduling algorithm for high-throughput rsfq digital circuits	2008	-7.0311958260968055	13.723584121286935	853521
853579	EDA	genetic algorithm based fine-grain sleep transistor insertion technique for leakage optimization	2006	-6.748858531156252	12.167424342936561	853606
853668	Arch	ditto processor	2002	-3.83004928254694	14.205761823238461	853695
853718	EDA	testing the 500-mhz ibm s/390 microprocessor	1998	-4.124827307702497	12.252660919937279	853745
853806	Arch	grok-int: generating real on-chip knowledge for interconnect delays using timing extraction	2014	-5.843348359892333	12.355918483519762	853833
853954	EDA	reducing interconnection resource overhead in nano-scale fpgas through mvl signal systems	2005	-5.137269392751222	13.26134316563436	853981
854074	EDA	controller resynthesis for testability enhancement of rtl controller/data path circuits	1998	-5.368364712268991	11.387448334048367	854101
854310	Embedded	trend in dram soft errors	2006	-4.757857263582735	12.418869100833748	854337
854350	EDA	smart wires — a distributed, low-cost solution for controlling power flows and monitoring transmission lines	2010	-3.897543539505085	11.48979050688732	854377
854497	HPC	multiple-cell reference scheme for narrow reference resistance distribution in deep submicrometer stt-ram	2016	-6.425656721134366	14.028565039038712	854524
854517	Arch	worst-case performance analysis under random telegraph noise induced threshold voltage variability	2018	-6.2490817733618	13.223910372031309	854544
854538	EDA	design for low test pattern counts	2015	-5.6364001418631275	11.525142567658653	854565
854632	EDA	integrating boundary scan into multi-ghz i/o circuitry	2004	-4.353658738522818	12.177559812316575	854659
854658	EDA	statistics associated with spatial fault simulation used for evaluating integrated circuit yield enhancement	1991	-5.77850801947837	11.46855528571102	854685
854791	Arch	a methodology for early and accurate analysis of inrush and latency tradeoffs during power-domain wakeup	2013	-6.9283274033897335	13.925915040822108	854818
854923	EDA	improved performance of 3dic implementations through inherent awareness of mix-and-match die stacking	2016	-6.731275293925004	11.952611373042114	854950
854934	EDA	diagnosis, modeling and tolerance of scan chain hold-time violations	2007	-5.191349612034738	11.63841611494561	854961
855041	SE	unit level predicted yield: a method of identifying high defect density die at wafer sort	2001	-5.371810697783558	12.31726013642482	855068
855062	EDA	scalable hardware trojan diagnosis	2012	-5.475437460613171	11.988353554167038	855089
855539	Arch	power distribution paths in 3-d ics	2009	-7.080970901424536	12.419425323064964	855566
855619	Robotics	a novel energy-efficient and high speed full adder using cntfet	2017	-6.929487882425568	13.762600691854825	855646
855797	SE	exploring the combination of iddq and iddt testing: energy testing	1999	-5.060482931394769	12.198758111679362	855824
855834	EDA	a detailed delay path model for fpgas	2009	-6.273247908793755	12.270785190496134	855861
855938	EDA	design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode nems	2010	-6.520122432764434	13.857894233879408	855965
855980	EDA	architecture exploration and delay minimization synthesis for set-based programmable gate arrays	2018	-6.79239531672094	12.81702555293119	856007
856019	EDA	architectural and technology influence on the optimal total power consumption	2006	-6.906453421736809	13.820620269435475	856046
856360	EDA	from electron mobility to logical structure: a view of integrated circuits	1980	-3.7574589245590446	11.458853157416403	856387
856446	EDA	power-delay efficient overlap-based charge-sharing free pseudo-dynamic d flip-flops	2007	-6.89569168023486	13.438357137809547	856473
856523	Arch	live demonstration: body-bias based performance monitoring and compensation for a near-threshold multi-core cluster in 28nm fd-soi technology	2018	-3.52151113257054	14.075398806192405	856550
856553	EDA	a 2-stage-pipelined 16 port sram with 590gbps random access bandwidth and large noise margin	2007	-6.673328367544202	14.08499332215568	856580
856599	EDA	defect oriented testing for analog/mixed-signal designs	2012	-4.8617413252813435	11.901049447098377	856626
856783	EDA	noise-direct: a technique for power supply noise aware floorplanning using microarchitecture profiling	2007	-6.386870090513287	13.062037609771133	856810
856791	EDA	circuit-level design approaches for radiation-hard digital electronics	2009	-5.950562921613594	13.869961661890983	856818
856996	EDA	simultaneous scheduling and binding for power minimization during microarchitecture synthesis	1995	-6.1736616309200905	13.029146194148602	857023
857032	Arch	a fast and scalable fault injection framework to evaluate multi/many-core soft error reliability	2015	-3.633730840160402	13.457713870716455	857059
857054	Arch	the study of transient faults propagation in multithread applications	2016	-4.01051916721678	14.06350801034616	857081
857132	Arch	employing dynamic body-bias for short circuit power reduction in srams	2015	-6.20908021012972	13.995201745515	857159
857380	EDA	inducing local timing fault through em injection	2018	-5.146000522314297	15.084386059047661	857407
857481	EDA	on the optimal design of triple modular redundancy logic for sram-based fpgas	2005	-5.43655977959905	12.070519927505936	857508
857627	EDA	using bayesian networks to accurately calculate the reliability of complementary metal oxide semiconductor gates	2011	-5.991189477680365	12.97455712429363	857654
857661	EDA	matrix nanodevice-based logic architectures and associated functional mapping method	2011	-4.590219219524804	13.091957033515264	857688
857662	EDA	mrpuf: a novel memristive device based physical unclonable function	2015	-5.521599709465934	15.016467254101302	857689
857772	SE	model-based evaluation of system scalability: bandwidth analysis for smartphone-based biosensing applications	2016	-3.68366647147225	11.694339417009788	857799
857864	EDA	an adaptive low-power transmission scheme for on-chip networks	2002	-4.735298101798741	13.899655194124279	857891
857973	HPC	a single-version algorithmic approach to fault tolerant computing using static redundancy	2006	-3.4634240837858745	13.904469482719293	858000
858211	EDA	overcoming early-life failure and aging for robust systems	2009	-4.773588933225343	13.48777811621807	858238
858232	EDA	testing gbps interfaces without a gigahertz tester	2004	-3.7928214718529016	13.18957288954773	858259
858250	EDA	delay constrained optimization by simultaneous fanout tree construction, buffer insertion/sizing and gate sizing	2000	-7.148552403288528	11.7280041652699	858277
858338	EDA	low-power testing for low-power devices	2010	-4.7302903563050585	12.611852427851831	858365
858597	EDA	system-on-chip power management considering leakage power variations	2007	-5.842792583065357	13.748560917035658	858624
858651	EDA	bounded potential slack: enabling time budgeting for dual-vt allocation of hierarchical design	2010	-6.7603669630388685	12.733152562048268	858678
858850	EDA	an effective embedded test & diagnosis solution for external memories	2015	-4.5488569092981646	12.088083267522428	858877
858960	EDA	optimized active and power-down mode refresh control in 3d-drams	2014	-5.7261523450041425	13.81566782466565	858987
859099	EDA	system-level modeling and microprocessor reliability analysis for backend wearout mechanisms	2013	-5.806356560387834	13.02672586711034	859126
859113	EDA	voltage scaling, wire sizing and repeater insertion design rules for wave-pipelined vlsi global interconnect circuits	2005	-7.02134867053729	13.640326165009732	859140
859308	EDA	the petrol approach to high-level power estimation	1998	-3.3805033298418072	11.9578510981641	859335
859393	EDA	novel bi-partitioned scan architecture to improve transition fault coverage	2005	-4.991009258268392	11.960354584373706	859420
859462	Arch	a bulk built-in sensor for detection of fault attacks	2013	-5.744410056029045	13.555277108985315	859489
859591	EDA	a zero-time-overhead asynchronous four-phase controller	2003	-5.912950704027994	12.892383449259643	859618
859695	EDA	timing model reduction for hierarchical timing analysis	2006	-6.154552445172201	11.477972636943555	859722
859708	EDA	debug methodology for arithmetic circuits on fpgas	2002	-4.261345442207951	11.58060374425544	859735
859747	EDA	on the complexity of switch programming in fault-tolerant configurable chips	2000	-4.1518723187714235	12.518078741339787	859774
860076	EDA	static probabilistic worst case execution time estimation for architectures with faulty instruction caches	2013	-3.9945065836960483	14.0339392560245	860103
860273	Arch	performance evaluation of three architectural variants for multi-sled mems storage	2011	-3.421354930760264	13.703265668765624	860300
860404	EDA	dynamic thermal clock skew compensation using tunable delay buffers	2006	-6.433601366341146	13.447231184781806	860431
860473	EDA	yield-aware placement optimization	2007	-6.766906308861128	11.318507173984552	860500
860490	EDA	enhanced leakage reduction techniques using intermediate strength power gating	2007	-6.522196509292049	13.942940595837033	860517
860526	EDA	crashtest'ing swat: accurate, gate-level evaluation of symptom-based resiliency solutions	2012	-4.1047026149589465	13.802095309025509	860553
860675	Arch	an asynchronous high-throughput control circuit for proximity communication	2006	-7.033832567809229	14.060127132702574	860702
860779	EDA	multi-directional error correction schemes for sram-based fpgas	2014	-5.079210285742972	13.646970355830552	860806
860819	EDA	minimum energy operation for clustered island-style fpgas	2013	-6.639356998778921	13.892673586545284	860846
860862	EDA	a bus encoding technique for power and cross-talk minimization	2004	-6.7837646641029465	13.246603118810636	860889
860869	EDA	fine-grain leakage power reduction method for m-out-of-n encoded circuits using multi-threshold-voltage transistors	2009	-6.838618542106133	13.552354910594671	860896
861355	EDA	a review of latchup and electrostatic discharge (esd) in bicmos rf silicon germanium technologies: part i - esd	2005	-4.153312570709135	13.201584597744269	861382
861383	EDA	improving timing characteristics through semi-random net reordering	2010	-6.649466957274628	12.049700906160753	861410
861428	EDA	a novel diagnostic test generation methodology and its application in production failure isolation	2016	-4.867120228917806	11.549070311573427	861455
861541	HPC	a built-in self-test and self-diagnosis scheme for heterogeneous sram clusters	2001	-4.347222692163603	12.217851583493891	861568
861640	EDA	integration of dual channel timing formatter system for high speed memory test equipment	2012	-4.144219910457255	11.851224580703438	861667
861919	Theory	reconfiguration stategies for the sift fault-tolerant computer	1978	-3.582030206266261	13.45050945929215	861946
861942	EDA	an ilp formulation to optimize test access mechanism in system-on-chip testing	2000	-5.229735598003674	11.866223281728209	861969
861976	EDA	fast estimation of the partitioning rent characteristic using a recursive partitioning model	2003	-6.5356330788475825	11.822419918191096	862003
862013	Arch	transient errors and rollback recovery in lz compression	2000	-4.630900537088035	14.059615861765248	862040
862026	EDA	3dic system design impact, challenge and solutions	2014	-3.950035336577452	13.351513073648741	862053
862243	EDA	analysis and mitigation of nbti-impact on pvt variability in repeated global interconnect performance	2010	-6.14434983794891	13.069552205310796	862270
862696	EDA	on the effect of stuck-at faults on delay-insensitive nanoscale circuits	2005	-6.062964439934772	11.672895526916973	862723
863005	EDA	performance vs. reliability adaptive body bias scheme in 28 nm & 14 nm utbb fdsoi nodes	2016	-6.539466905749701	13.87709746366985	863032
863170	EDA	a clock methodology for high-performance microprocessors	1997	-5.357639952111419	12.396285109934027	863197
863257	EDA	observation time reduction for iddq testing of briding faults in sequential circuits	1998	-5.290399062399942	11.412032404406615	863284
863357	EDA	built-in self-test design for the 3d-stacked wide-i/o dram	2016	-4.880937485647622	12.474232595911179	863384
863422	HPC	design of high-performance cmos level converters considering pvt variations	2011	-6.428695906835444	13.674165040377426	863449
863547	Arch	review: a fully-additive printed electronics process with very-low process variations (bent and unbent substrates) and pdk	2017	-4.37020320017481	12.936795616172516	863574
863679	Arch	a power delivery network and cell placement aware ir-drop mitigation technique: harvesting unused timing slacks to schedule useful skews	2017	-6.906787801958032	12.702860814805126	863706
864095	EDA	thermal-driven analog placement considering device matching	2009	-6.544013277589857	12.988785614434613	864122
864148	EDA	quadratic deferred-merge embedding algorithm for zero skew clock distribution network	2002	-6.795194129727412	12.853343386883605	864175
864223	Security	highly-secure physically unclonable cryptographic primitives using nonlinear conductance and analog state tuning in memristive crossbar arrays.	2016	-5.989993461607972	14.689640062556766	864250
864322	EDA	genetic-algorithm-based test pattern generation for crosstalk faults between on-chip aggressor and victim	2016	-5.262362943492274	11.61336872037816	864349
864335	EDA	complexity and the challenges of securing socs	2011	-4.97068228460127	14.818972642943224	864362
864403	EDA	rra-based multi-objective optimization to mitigate the worst cases of placement	2011	-6.726541361360473	11.82745729467511	864430
864552	EDA	new march tests for multiport ram devices	2000	-5.368090104754983	11.733025396586818	864579
864691	Arch	performance and energy models for memristor-based 1t1r rram cell	2012	-6.221516147465622	14.122636536206214	864718
864759	EDA	symptomatic bug localization for functional debug of hardware designs	2016	-3.882297626269465	11.819814198919733	864786
864783	EDA	customized locking of ip blocks on a multi-million-gate soc	2018	-4.964293868372423	14.879820642650664	864810
864798	EDA	timing correction and optimization with adaptive delay sequential elements	2004	-5.932812902459972	13.368423730228205	864825
864802	EDA	power constraint testing for multi-clock domain socs using concurrent hybrid bist	2012	-5.484772589178818	11.998319463195072	864829
864803	HPC	comparative analysis of yield optimized pulsed flip-flops	2012	-6.540062697068576	13.633843341998412	864830
864819	Metrics	threshold voltage distribution in mlc nand flash memory: characterization, analysis, and modeling	2013	-5.987933738855277	13.500713654210625	864846
864932	EDA	a supply voltage-dependent variation aware reliability evaluation model	2016	-6.153133057884682	12.860852404630066	864959
864978	EDA	clock distribution design and verification for powerpc microprocessors	1995	-5.723784038491798	12.383286573940016	865005
865071	Arch	some recent advances in software and hardware logic simulation	1997	-3.837797246703822	11.918445898287757	865098
865485	Arch	hybrid partitioned sram-based ternary content addressable memory	2012	-6.485599525332555	13.82638456121308	865512
865518	EDA	layout-driven test-architecture design and optimization for 3d socs under pre-bond test-pin-count constraint	2009	-6.372093400644525	12.331975385839828	865545
865728	EDA	design migration from peripheral asic design to area-i/o flip-chip design by chip i/o planning and legalization	2008	-5.484579223377067	13.062030005673424	865755
865806	Visualization	fmer: an energy-efficient error recovery methodology for sram-based fpga designs	2018	-4.313465741428546	13.68354920173496	865833
866141	EDA	design optimization of 3d multi-processor system-on-chip with integrated flow cell arrays	2018	-5.222824946448858	13.608335679328235	866168
866147	EDA	comprehensive online defect diagnosis in on-chip networks	2012	-4.796765533643414	12.403856543431218	866174
866206	EDA	online circuit reliability monitoring	2009	-6.076537188931439	12.996873051343918	866233
866248	EDA	the use of the manufacturing sensitivity model forms to comprehend layout manufacturing robustness for use during device design	2006	-4.308110915816285	11.571145257111953	866275
866362	EDA	a high-speed and high-performance full adder cell based on 32-nm cnfet technology for low voltages	2013	-6.7908344857238365	13.412222837713644	866389
866382	HCI	augmenting computer-aided design software with multi-functional capabilities to automate multi-process additive manufacturing	2018	-4.050887927771292	11.941437007241314	866409
866420	EDA	a now state assignment technique for testing and low power	2004	-6.133637450266592	11.498874343730195	866447
866487	HCI	bringing superconductor digital technology to the market place	2008	-4.092500939469897	13.570138233488064	866514
866502	EDA	field-programmable wiring systems	2015	-3.6371136383495455	13.170071854865506	866529
866504	EDA	regression based circuit matrix models for accurate performance estimation of analog circuits	2007	-6.385122295394876	12.050560246257534	866531
866524	EDA	reliable and self-repairing sram in nano-scale technologies using leakage and delay monitoring	2005	-5.719624918273905	13.400741303950564	866551
866530	EDA	design challenges for nano-scale devices	2012	-4.610987249345882	12.497220249177346	866557
866702	EDA	testing priority address encoder faults of content addressable memories	2005	-5.381981296996191	12.045624992648248	866729
866913	EDA	gate leakage reduction for scaled devices using transistor stacking	2003	-6.273020694769844	13.588504791148374	866940
867390	EDA	designing high-speed adders in power-constrained environments	2009	-6.942901653564774	13.561064913711975	867417
867415	EDA	a novel voltage-type sense amplifier for low-power nonvolatile memories	2010	-6.645647868315085	14.192840448829575	867442
867453	EDA	prelayout timing analysis of cell-based vlsi designs	1992	-5.217885056311999	12.439400718371596	867480
867458	EDA	jsram: a circuit-level technique for trading-off robustness and capacity in cache memories	2015	-5.214356296016284	13.773215979832134	867485
867460	EDA	thermal aware don't care filling to reduce peak temperature and thermal variance during testing	2013	-6.084571243657349	12.543851232221794	867487
867523	EDA	dstn (distributed sleep transistor network) for low power programmable logic array design	2012	-5.515307178553333	13.735357599820007	867550
867556	Embedded	hypera: high-yield performance-efficient redundancy analysis	2010	-5.462576070838756	11.88870430051538	867583
867593	EDA	verification coverage: when is enough, enough?	2007	-3.6362141092985647	12.712660347567999	867620
867835	HPC	parity++: lightweight error correction for last level caches	2018	-4.434644558794203	14.37570407407969	867862
867839	EDA	built-in fault diagnosis for tunable analog systems using an ensemble method	2006	-5.1442242715316215	11.674659030301148	867866
867892	EDA	technology mapping for low leakage power and high speed with hot-carrier effect consideration	2003	-6.64570967286005	13.700002045148695	867919
867909	EDA	design and analysis of ultra-thin-body soi based subthreshold sram	2009	-6.5305303002785005	13.884164770064555	867936
868024	Embedded	static and dynamic behavior of memory cell array spot defects in embedded drams	2003	-5.2404973061849836	12.651528810012831	868051
868123	EDA	skew variability in 3-d ics with multiple clock domains	2011	-6.476066585511857	12.759725830483413	868150
868146	EDA	a utilitarian approach to variation aware delay, power, and crosstalk noise optimization	2011	-6.746408412460277	12.12735776995023	868173
868161	Vision	energy-efficient magnetic 4-2 compressor	2017	-6.806977999775862	13.750164946847608	868188
868309	Embedded	evaluations of resettable stateful nmr	2011	-5.1583492616522095	11.951670714412222	868336
868432	EDA	an error detection and correction scheme for rams with partial-write function	2005	-5.211667510806879	13.378671607907268	868459
868638	SE	getting more from the semiconductor test: data mining with defect-cluster extraction	2011	-4.872961160242903	11.524424296928018	868665
868742	EDA	spatial debug & debug without re-programming in fpgas: on-chip debugging in fpgas	2016	-4.054127916994624	11.93173681959523	868769
868864	Robotics	lsi yield modeling and process monitoring	2000	-5.233073043608324	11.578561770837812	868891
868911	HPC	coding a terminated bus for low power	1995	-7.039167588968008	12.398861314453352	868938
868930	EDA	automatic layout procedures for serial routing devices	1988	-4.950238115241467	11.458216354105401	868957
869234	EDA	variation-tolerant write completion circuit for variable-energy write stt-ram architecture	2016	-6.5324125118371645	13.627488223771474	869261
869251	EDA	tutorial t3: low power design techniques for nanometer design processes - 65nm and smaller	2007	-4.020914868498738	13.418520273943649	869278
869257	EDA	an algorithm to improve accuracy of criticality in statistical static timing analysis	2011	-6.42358954571463	12.106086385763671	869284
869499	EDA	design for test of a mm-wave adpll-based transmitter	2014	-4.755855818656198	12.915773304537876	869526
869613	EDA	on computing criticality in refactored timing graphs	2012	-6.501291515443941	11.524860070301704	869640
869634	EDA	investigation of obfuscation-based anti-reverse engineering for printed circuit boards	2015	-5.118664328479183	14.89346769554992	869661
869651	Embedded	on the design of robust integrators for fail-bounded control systems	2003	-3.8793344242581136	13.504076479974271	869678
869877	EDA	probabilistic evaluation of solutions in variability-driven optimization	2006	-6.709022247240485	11.98831166166142	869904
869918	Embedded	measuring metastability with free-running clocks	2017	-6.161776983684487	11.85417917292722	869945
870066	EDA	cnpuf: a carbon nanotube-based physically unclonable function for secure low-energy hardware design	2014	-5.766958105501297	14.95953218807184	870093
870091	Visualization	pentavariate  $v_{\mathrm{min}}$  analysis of a subthreshold 10t sram bit cell with variation tolerant write and divided bit-line read	2018	-6.568261091895255	14.114336958683591	870118
870109	EDA	thermal-aware design considerations for application-specific instruction set processor	2008	-3.4428611153416253	13.658053547619033	870136
870268	EDA	an efficient algorithm for calculating the worst-case delay due to crosstalk	2003	-6.627277268204299	11.992306723062587	870295
870275	EDA	glyff: a framework for global yield and floorplan aware design optimization	2015	-4.346026083549518	13.454308058871579	870302
870325	EDA	statistical thermal evaluation and mitigation techniques for 3d chip-multiprocessors in the presence of process variations	2011	-5.586406344764653	13.580678686652258	870352
870393	SE	implementation of an economic jitter compliance test for a multi-gigabit device on ate	2004	-4.17096174356672	12.345189965017493	870420
870408	EDA	feasibility of embedded dram cells on finfet technology	2016	-6.131813130020273	13.526856379092164	870435
870530	EDA	nanoprism: a tool for evaluating granularity vs. reliability trade-offs in nano architectures	2004	-4.83621487062123	13.290619160174383	870557
870717	EDA	a high reliability fpga chip identification generator based on pdls	2018	-5.7193908017703725	14.963678446595335	870744
870759	EDA	prediction of leakage power under process uncertainties	2007	-6.6153817043046015	12.444788918894545	870786
870814	SE	comparing the effects of intermittent and transient hardware faults on programs	2011	-4.385306839684975	13.573845807042416	870841
870829	Vision	interconnections in application specific vlsi	1990	-3.817039453287774	12.24857129559786	870856
870854	EDA	track placement: orchestrating routing structures to maximize routability	2003	-7.143497728929782	11.505223122317867	870881
870855	EDA	accelerated artificial neural networks on fpga for fault detection in automotive systems	2016	-3.4020173297123204	13.241826878958335	870882
870936	EDA	highly reliable and power efficient noc interconnects	2011	-3.3700437900755573	14.796267974323964	870963
870976	EDA	control circuit synthesis system	1986	-4.348893256923687	11.412142329883515	871003
871018	EDA	two-step evolution of polymorphic circuits for image multi-filtering	2012	-6.753743767037451	11.981210826688015	871045
871092	EDA	computer security by hardware-intrinsic authentication	2015	-4.882665686981752	14.961000414745723	871119
871221	EDA	on the reuse of timing resilient architecture for testing path delay faults in critical paths	2018	-5.118685572485566	13.578661698250027	871248
871245	EDA	towards a methodology for analysis of interconnect structures for 3d-integration of micro systems	2007	-3.4362136621540538	11.768071527906132	871272
871279	Arch	distributed synchronous clocking	1995	-3.86001524186413	13.861854415385313	871306
871529	EDA	three levels of accuracy for the simulation of different fault types in digital systems	1975	-5.1044302333976725	11.317437657049195	871556
871530	Arch	low-voltage embedded biomedical processor design	2010	-6.4082782615058775	14.000668785501333	871557
871845	Arch	green transistors to green architectures	2009	-5.423220284140535	13.693529884859462	871872
871926	NLP	reliability improvement in al metallization: a combination of statistical prediction and failure analytical methodology	2004	-4.844867542871604	11.88110934800489	871953
872181	EDA	universal statistical cure for predicting memory loss	2011	-5.1682433788055615	13.505636267116833	872208
872218	EDA	figures of merit for system path time estimation	1990	-6.40585999280498	12.264662820086606	872245
872398	EDA	physically unclonable function using an initial waveform of ring oscillators	2017	-5.689812120575158	15.027086847706942	872425
872714	Arch	"""keynote address 2: """"hybrid memory cube: achieving high performance and high reliability"""""""	2015	-3.475230822346377	13.238891913934864	872741
872724	Embedded	jitter tolerance acceleration using the golden section optimization technique	2018	-5.441328818951941	11.52148661421159	872751
872819	Embedded	separate clock network voltage for correcting random errors in ulv clocked storage cells	2014	-6.379727796029592	14.042291645451838	872846
872887	Security	evolving attacker perspectives for secure embedded system design	2018	-4.675734076055847	14.798615635994006	872914
872898	EDA	a new via chain design method considering confidence level and estimation precision	2012	-6.097930322073803	11.921476139909668	872925
872920	EDA	efficient decoupling capacitance budgeting considering operation and process variations	2007	-6.390495586834921	12.860602655237349	872947
873043	Embedded	architecture-level soft error analysis: examining the limits of common assumptions	2007	-3.8129120819407056	13.794255897743776	873070
873222	HCI	improved wafer-level spatial analysis for i/sub ddq/ limit setting	2001	-5.54828707938909	11.909400917368623	873249
873293	EDA	true hardware random number generation implemented in the 32-nm soi power7+ processor	2013	-5.976411485575486	14.372962897055327	873320
873460	EDA	pulsed-latch utilization for clock-tree power optimization	2014	-7.055785760175589	12.332826183467038	873487
873462	EDA	topological variation on sub-20 nm double-gate inversion and junctionless-finfet based 6t-sram circuits and its seu radiation performance	2018	-5.292769535495488	12.21532218608441	873489
873484	EDA	power-aware clock tree planning	2004	-6.0415100185304125	12.405210342057565	873511
873539	EDA	low-power buffered clock tree design	1997	-7.10637713319788	12.18829272642195	873566
873695	Arch	risks for signal integrity in system in package and possible remedies	2008	-5.491863274560304	12.429962745021125	873722
873721	EDA	adaptive keeper design for dynamic logic circuits using rate sensing technique	2011	-6.7999996100995626	14.023962553113694	873748
873762	EDA	timing error prediction based adaptive voltage scaling for dynamic variation tolerance	2014	-6.255803986699514	13.749703882444901	873789
873776	ML	a method to eliminate the event accumulation problem from a memory affected by multiple bit upsets	2009	-5.260067219615005	12.941414655901596	873803
873833	EDA	a dual threshold voltage technique for glitch minimization	2012	-6.869329621186514	12.507222865502662	873860
873959	Security	an automated configurable trojan insertion framework for dynamic trust benchmarks	2018	-4.926652729020857	14.853437288854852	873986
874011	EDA	ieee 1149.1 based defect and fault tolerant scan chain for wafer scale integration	2003	-5.065806136103002	11.883171550992428	874038
874145	EDA	three-dimensional defect sensitivity modeling for open circuits in ulsi structures	1998	-5.653708191135481	12.851747429599385	874172
874224	EDA	dtr: a defect-tolerant routing algorithm	1989	-4.567688085113613	11.598058513928473	874251
874356	EDA	hierarchical statistical characterization of mixed-signal circuits using behavioral modeling	1996	-6.3748828594255675	12.001247055725482	874383
874775	Embedded	design for testability and testing of ieee 1149.1 tap controller	2002	-4.3462760375382485	11.966288672904055	874802
874821	HPC	scrubbing optimization via availability prediction (soap) for reconfigurable space computing	2012	-4.149402526009658	13.519262630490914	874848
874855	SE	analytical model for multi-site efficiency with parallel to serial test times, yield and clustering	2009	-5.664766623126278	12.254036213536615	874882
874909	EDA	minimizing power consumption of spatial division based networks-on-chip using multi-path and frequency reduction	2012	-6.483946960848576	12.424881818286764	874936
874979	Arch	a 160 mv, fully differential, robust schmitt trigger based sub-threshold sram	2007	-6.560273273376536	14.0613108152107	875006
874992	Embedded	a programmable ieee 1500-compliant wrapper for testing of word-oriented memory cores	2018	-4.581381574810981	12.214683915347875	875019
875073	Visualization	two-level emitter-function logic structures for logic-in-memory computers	1975	-6.304777153251563	13.406451532277124	875100
875185	Security	a 0.16pj/bit recurrent neural network based puf for enhanced machine learning attack resistance	2019	-5.611367353913	15.086924176362634	875212
875224	EDA	a low overhead and high coverage bist scheme for dynamic cmos plas	1992	-5.521063088321038	11.417052974845523	875251
875363	Embedded	mitigating soft error failures for multimedia applications by selective data protection	2006	-3.952824536121689	14.346236844301515	875390
875478	EDA	building a better random number generator for stochastic computing	2017	-6.033148686383092	14.99142774206458	875505
875645	Embedded	on signal tracing for debugging speedpath-related electrical errors in post-silicon validation	2010	-5.063683589931314	12.023953126007774	875672
875692	EDA	an energy-aware model for the logic synthesis of quantum-dot cellular automata	2018	-5.677538514463282	13.191782152889102	875719
875724	EDA	silicon evaluation of logic proximity bridge patterns	2006	-5.112443393029662	11.829363642271892	875751
876049	EDA	buffered interconnects in 3d ic layout design	2016	-6.8002483766797175	12.60513527855885	876076
876091	EDA	on-chip thermal engineering for peta-scale integration	2002	-4.972309925010274	13.446866670323196	876118
876194	EDA	pomr: a power-optimal maze routing methodology	2004	-7.0596906309927645	12.332596144293928	876221
876425	EDA	aging-aware high-level physical planning for reconfigurable systems	2016	-4.786853322309356	13.940720516643673	876452
876563	EDA	performance sensitivity analysis using statistical method and its applications to delay	2000	-6.125124682442732	12.375910560279571	876590
876680	EDA	iterative and adaptive slack allocation for performance-driven layout and fpga routing	1992	-7.224549261481981	11.401846813831751	876707
876688	EDA	circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells	2015	-6.315988418677643	13.75442463890669	876715
876737	Arch	effective algorithm for integrating clock gating and power gating to reduce dynamic and active leakage power simultaneously	2011	-6.7629062429441165	12.980672078951812	876764
876839	EDA	lifetime reliability-aware digital synthesis	2018	-6.354884619734272	13.704037199685175	876866
876840	EDA	retiming of synchronous circuits with variable topology	1995	-6.625204835523469	11.346574676923854	876867
876844	EDA	standby power consumption estimation by interacting leakage current mechanisms in nanoscaled cmos digital circuits	2010	-6.397234125936171	12.947680962507267	876871
876854	Arch	a scheme to improve the intrinsic error detection of the instruction set architecture	2017	-4.325462866288306	14.303421313264874	876881
876860	EDA	using partitioning to help convergence in the standard-cell design automation methodology	1999	-6.199926692121814	11.826851773169913	876887
877109	EDA	instruction based bist for board/system level test of external memories and internconnects	2003	-3.4808249868230967	12.420836356849987	877136
877300	DB	dependability-increasing method of processors under a space radiation environment	2013	-4.849647870385863	13.511808808145627	877327
877309	Embedded	combining scan and trace buffers for enhancing real-time observability in post-silicon debugging	2010	-4.76135773689096	11.80139639037473	877336
877312	EDA	efficient logic-level timing analysis using constraint-guided critical path search	1996	-5.763381955871679	11.417783035958461	877339
877650	Arch	a 32kb 9t sram with pvt-tracking read margin enhancement for ultra-low voltage operation	2015	-6.610929629416461	14.063168761040853	877677
877716	EDA	lifetime improvement by exploiting aggressive voltage scaling during runtime of error-resilient applications	2018	-5.591027705999903	13.969830728753927	877743
877803	EDA	cad for delay optimization of symmetrical fpga architecture through hybrid luts/plas	2012	-3.5229686980677015	12.624692958249181	877830
877816	HPC	multi-level network optimization for low power	1994	-6.598855869214803	11.575045301187064	877843
877858	HPC	does cascading schmitt-trigger stages improve the metastable behavior?	2016	-6.201167353608929	12.524042260623908	877885
877928	SE	technology and layout-related testing of static random-access memories	1994	-5.3227370199634985	12.738510465394395	877955
878027	EDA	lookahead legalization based global placement for heterogeneous fpgas	2017	-7.168558399315689	11.471911541866312	878054
878056	EDA	hazard-free muller gates for implementing asynchronous circuits on xilinx fpga	2010	-3.848533907986917	11.645912635656574	878083
878192	Arch	power mapping and modeling of multi-core processors	2013	-4.585938143731613	13.973622591796945	878219
878214	Arch	a low-power sram using bit-line charge-recycling for read and write operations	2010	-6.822464498567058	14.137149523626649	878241
878289	HPC	design and analysis of energy-efficient and reliable 3-d reram cross-point array system	2018	-5.742594015683314	14.137526878894356	878316
878316	EDA	characterizing power delivery systems with on/off-chip voltage regulators for many-core processors	2014	-5.7528275159082725	14.161333027274132	878343
878372	Visualization	all-optical flip flop using two gain-clamped rsoas	2011	-5.420411840736759	13.142674057063413	878399
878451	Arch	variability aware modeling of socs: from device variations to manufactured system yield	2009	-5.490802529930477	13.18156167868855	878478
878486	Arch	temperature-robust performance yield through supply voltage selection	2007	-6.055461021333955	12.649467175241115	878513
878632	EDA	an effective approach to detect logic soft errors in digital circuits based on graal	2009	-4.976108229803625	13.52685989941247	878659
878731	EDA	fv-msb: a scheme for reducing transition activity on data buses	2003	-6.5148811656823025	13.92320684504272	878758
878774	Arch	microarchitecture configurations and floorplanning co-optimization	2007	-6.849021090317629	12.07898876959919	878801
878842	Embedded	an efficient on-line-test and back-up scheme for embedded processors	1999	-4.286616246817308	12.870091197505081	878869
879066	EDA	crossbar latch-based combinational and sequential logic for nano fpga	2007	-5.894990437582394	13.06110073298838	879093
879211	Arch	reducing leakage in a high-performance deep-submicron instruction cache	2001	-6.360118562253351	14.26065101830282	879238
879275	EDA	concurrent engineering with dft in the digital system: a parallel process	1994	-3.9217157195707895	11.703972131956796	879302
879304	Security	integrated circuit (ic) decamouflaging: reverse engineering camouflaged ics within minutes	2015	-5.021210070942172	14.99681366489014	879331
879319	HCI	light-based information systems for the businessman	1982	-3.676715818380337	13.034952700218131	879346
879337	EDA	soft-core embedded-fpga based on multistage switching networks: a quantitative analysis	2015	-3.4750729107901983	13.939027089256985	879364
879460	EDA	novel tdr test method for diagnosis of interconnect failures using automatic test equipment	2017	-4.7720469371918846	11.841723676404364	879487
879478	EDA	ultra-low overhead dynamic watermarking on scan design for hard ip protection	2015	-5.065032220523014	14.729763154390184	879505
879512	EDA	an effective bist architecture for fast multiplier cores	1999	-6.038575594553423	12.512599024237357	879539
879614	EDA	investigation and optimization of monolithic 3d logic circuits and sram cells considering interlayer coupling	2014	-6.319970661547966	13.749660802050286	879641
879699	EDA	parametric mismatch characterization for mixed-signal technologies	2009	-4.861137751199547	12.078038904519888	879726
879769	EDA	uparc—ultra-fast power-aware reconfiguration controller	2012	-5.0735596690154035	13.922229392329884	879796
879982	EDA	an experimental mos fault simulation program csasim	1984	-5.365204706041052	11.541067309271774	880009
880016	EDA	sram cell design using tri-state devices for seu protection	2009	-6.499672402867128	14.12476390997909	880043
880091	HPC	8t vs. 6t sram cell radiation robustness: a comparative analysis	2011	-5.926188755329143	13.460712953850068	880118
880337	EDA	core-based scan architecture for silicon debug	2002	-3.4948687452434553	11.747336936065096	880364
880363	EDA	using design-level scan to improve fpga design observability and controllability for functional verification	2001	-4.427245491598368	11.66079714296612	880390
880449	EDA	a unified design flow to automatically generate on-chip monitors during high-level synthesis of hardware accelerators	2017	-3.687875896904805	13.740571349774088	880476
880499	EDA	power grid correction using sensitivity analysis	2010	-6.925377108553388	12.39869085679818	880526
880672	EDA	fault mitigation in reconfigurable noc routers with thin design rules	2015	-4.376976267297549	13.31692718106309	880699
880696	Arch	blade-oc asynchronous resilient template ‡ this research has been supported in part by nsf grant #1619415.	2018	-6.0025267834131615	12.833252678178376	880723
880810	EDA	on automatic testpoint insertion in sequential circuits	1990	-4.733103380352743	11.517538155399539	880837
880871	EDA	novel low-overhead operand isolation techniques for low-power datapath synthesis	2005	-6.455290123372523	13.728890259701359	880898
881068	EDA	macromodelling of differential drivers	2007	-5.705442482733147	11.39533339684921	881095
881287	EDA	a centralized supply voltage and local body bias-based compensation approach to mitigate within-die process variation	2009	-6.4264621216557645	13.539306126818847	881314
881387	Arch	active management of timing guardband to save energy in power7	2011	-5.429103392245897	14.072372357427875	881414
881594	EDA	advanced synchronous scan test methodology for multi clock domain asics	1999	-4.208923723064103	11.515043197761589	881621
881842	EDA	modified selective huffman coding for optimization of test data compression, test application time and area overhead	2010	-6.086052483235588	11.2979068965502	881869
881857	Metrics	spreader classification based on optimal dynamic bit sharing	2013	-4.765921881613592	13.055866811936006	881884
881908	EDA	fine-grained characterization of process variation in fpgas	2010	-5.8575813550606215	13.133384911774723	881935
881915	Arch	phoenix: detecting and recovering from permanent processor design bugs with programmable hardware	2006	-3.859538108023044	13.686863982463358	881942
881927	EDA	technical perspective - where the chips may fall	2009	-5.537591343596462	13.268099704418464	881954
882132	Arch	towards resilient micro-architectures: datapath reliability enhancement using stt-mram	2011	-4.177274889488406	14.06186801017732	882159
882258	EDA	a 1.0ghz multi-banked embedded dram in 65nm cmos featuring concurrent refresh and hierarchical bist	2007	-6.554191002328558	14.10570161069025	882285
882317	EDA	a 128 kb hfo2 reram with novel double-reference and dynamic-tracking scheme for write yield improvement	2016	-6.534044801588505	14.077821140644081	882344
882555	EDA	static component interconnection test technology in practice	1999	-4.255090909290108	11.871290226071755	882582
882643	EDA	interconnect-based design methodologies for three-dimensional integrated circuits	2009	-5.232441005053488	13.458325145453195	882670
882923	EDA	fighting stochastic variability in a d-type flip-flop with transistor-level reconfiguration	2015	-6.1302549908446125	13.272358196767184	882950
883064	EDA	a ternary-valued, floating gate transistor-based circuit design approach	2016	-6.075665402284483	13.90714432631167	883091
883094	Arch	dependence of minimum operating voltage (vddmin) on block size of 90-nm cmos ring oscillators and its implications in low power dfm	2008	-6.646625593410872	13.968010904222956	883121
883248	EDA	nbti degradation: a problem or a scare?	2008	-5.916026364548291	13.14499151582729	883275
883535	Arch	exploiting memristive crossbar memories as dual-use security primitives in iot devices	2017	-5.316167646501156	15.06002130747049	883562
883537	EDA	a fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction	2008	-6.655325796464636	12.625107677677688	883564
883692	EDA	lector based clock gating for low power multi-stage flip flop applications	2016	-6.715736122404536	13.581848215877097	883719
883744	EDA	logic synthesis through local transformations	1981	-4.0858731098798815	11.37973879500495	883771
883930	EDA	low power synthesis methodology with data format optimization applied on a dwt	2003	-3.4428735513638866	12.426365493155732	883957
884234	Arch	a low-cost mechanism exploiting narrow-width values for tolerating hard faults in alu	2015	-4.072619511268911	14.063481556129197	884261
884348	Embedded	dynamic evaluation of hardware trust	2009	-3.966105707245936	13.573674128464804	884375
884477	Embedded	fault injection-based reliability evaluation of sopcs	2006	-3.445244089114308	12.895382061703739	884504
884512	EDA	low power srams for battery operation	1999	-3.97707144613938	13.551638261107948	884539
884590	EDA	comparison of nano-scale complementary metal-oxide semiconductor and 3t-4t double gate fin-shaped field-effect transistors for robust and energy-efficient subthreshold logic	2010	-6.577190913661969	13.883580494856249	884617
884757	EDA	combining advanced process technology and design for systems level integration	2000	-4.2250723766547775	12.481844313934364	884784
884879	EDA	towards ideal arbiter puf design on xilinx fpga: a practitioner's perspective	2015	-4.380331225009935	12.125143784883475	884906
884935	EDA	low power and high performance design challenges in future technologies	2000	-5.253799197439059	13.757362658133314	884962
884948	EDA	low-power fanout optimization using mtcmos and multi-vt techniques	2006	-6.891980722736036	12.767577977925686	884975
885004	EDA	high-speed interface testing	2001	-4.1919852453349415	12.258180191202586	885031
885023	Arch	setting an error detection infrastructure with low cost acoustic wave detectors	2012	-4.4785977844908045	13.84725088549149	885050
885342	EDA	failure localization of logic circuits using voltage contrast considering state of transistors	2013	-5.302085953594224	12.231029876274562	885369
885411	EDA	scalable adaptive spintronic reconfigurable logic using area-matched mtj design	2016	-6.728159488866634	13.818872017457693	885438
885435	EDA	a novel physical defects recovery technique for fpga-ip cores	2012	-4.286728268542123	13.575629380377071	885462
885523	Logic	dft advances in motorola's next-generation 74xx powerpctm microprocessor	2000	-3.62431867741992	13.134673214230665	885550
885759	EDA	low clock-swing tspc flip-flops for low-power applications	2009	-7.160314344412402	13.78424946349574	885786
885877	EDA	generating routing-driven power distribution networks with machine-learning technique	2016	-7.004422569078053	11.912203231664712	885904
886457	EDA	processor-level selective replication	2007	-3.629162121947244	13.942370349019836	886484
886641	EDA	two-dimensional layout synthesis for large-scale cmos circuits	1991	-6.495782840249664	11.518296682484946	886668
886742	EDA	fpga design for decimeter scale integration (dmsi)	1998	-4.905018347525972	12.809289054836707	886769
886825	EDA	yield prediction by sampling ic layout	2000	-5.214036124562741	11.973137270087626	886852
886855	EDA	an empirical study on the effects of physical design in high-level synthesis	1994	-4.73469543814657	12.106860931751614	886882
886952	EDA	substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits	2013	-6.116386132867932	12.70166577310631	886979
886968	Arch	two soft-error mitigation techniques for functional units of dsp processors	2014	-3.9978134717438216	13.516861004383035	886995
886985	ML	special session 4b: panel low-power test and noise-aware test: foes or friends?	2010	-4.511889770095284	12.47509737037524	887012
887133	EDA	max ii: a low-cost, high-performance lut-based cpld	2004	-6.877058982976253	13.714077572783468	887160
887328	Embedded	design of algorithm-based fault-tolerant multiprocessor systems for concurrent error detection and fault diagnosis	1994	-3.947729115060847	12.752195185882472	887355
887336	Arch	self-calibrating networks-on-chip	2005	-5.608287432823988	13.362553964181895	887363
887368	EDA	automated and reusable ip functional test rule development across multiple ip instances within and across asic designs	2016	-4.090562268890161	11.739255575523355	887395
887582	EDA	accurate system-level tsv-to-tsv capacitive coupling fault model for 3d-noc	2015	-5.678376510723182	12.971014128877773	887609
887913	EDA	tutorial t2: validation and debug of security and trust issues in embedded systems	2015	-4.772270092527535	14.82425205541491	887940
888088	EDA	a non-volatile embedded memory for high temperature automotive and high-retention applications	2006	-5.982716230530587	13.961330828745394	888115
888163	EDA	low cost concurrent error detection for on-chip memory based embedded processors	2011	-3.7549897849754337	13.605987687024975	888190
888195	Embedded	pausible clocking: a first step toward heterogeneous systems	1996	-3.689062338196319	13.656085267787653	888222
888467	Arch	a scalable design methodology for energy minimization of sttram: a circuit and architecture perspective	2011	-5.617075086347382	14.088691688657258	888494
888487	EDA	evaluation of sram vmin shift induced by random telegraph noise (rtn): physical understanding and prediction method	2018	-6.204722466385329	13.28951462869208	888514
888534	Arch	on supporting adaptive fault tolerant at run-time with virtual fpgas	2013	-3.970322133440497	13.997300785878718	888561
888555	EDA	testability analysis and multi-frequency atpg for analog circuits and systems	1998	-5.2372140829144085	11.555717714475833	888582
888571	Arch	power aware learning for class ab analogue vlsi neural network	2006	-5.237681132816613	13.7028537291086	888598
888594	EDA	system-level modeling of microprocessor reliability degradation due to bias temperature instability and hot carrier injection	2016	-5.779285327726041	13.5751663903594	888621
888703	EDA	on the characterization of multi-point nets in electronic designs	1998	-6.796094917213639	11.68566943879777	888730
888832	EDA	an efficient technique for leakage current estimation in sub 65nm scaled cmos circuits based on loading effect	2007	-6.588124633846004	13.006201042593574	888859
888852	EDA	fault detection and redundancy design for tsvs in 3d ics	2015	-5.510377502267792	12.276557906494913	888879
888925	Visualization	a hypergraph model for fault-tolerant vlsi processor arrays	1985	-5.056801913673146	13.126520978912945	888952
888943	Embedded	the case for a configure-and-execute paradigm	1999	-3.7122713270912406	13.18781272579101	888970
889040	EDA	efficient buffer allocation for asynchronous linear pipelines by design space localization	2004	-7.033208470875689	11.59159170399202	889067
889343	EDA	reversible binary subtractor design using quantum dot-cellular automata	2017	-7.163690478509129	13.1358913153952	889370
889353	EDA	efficient monte carlo-based analog parametric fault modelling	2014	-5.3373308802643615	11.744736231012554	889380
889524	EDA	analysis of ageing effects on artix7 xilinx fpga	2017	-5.0147795893593665	13.077504163583786	889551
889589	EDA	extended dynamic voltage scaling for low power design	2004	-5.933311943873974	14.024378682394426	889616
889863	Arch	a 40nm 1.0mb pipeline 6t sram with variation-tolerant step-up word-line and adaptive data-aware write-assist	2013	-6.7049187217185535	14.128856803405176	889890
890229	Arch	post-silicon validation and calibration of hardware security primitives	2014	-5.368898787842751	15.054503076945865	890256
890415	SE	the role of test protocols in automated test generation for embedded-core-based system ics	2002	-3.556525402312165	11.370846813440274	890442
890423	EDA	dynamic cmos circuit techniques for delay and power reduction in parallel adders	1995	-6.874328758624951	12.861092594624518	890450
890597	EDA	using fpgas to implement asynchronous pipelines	2014	-4.375903695721068	12.635553741852016	890624
890607	EDA	implementing low-power configurable processors - practical options and tradeoffs	2005	-5.947409030130304	13.859049285609741	890634
890666	EDA	multiple fpga partitioning with performance optimization	1995	-7.1792289103721005	11.680246279636506	890693
890709	EDA	setmap: a soft error tolerant mapping algorithm for fpga designs with low power	2011	-6.3613769700866305	13.767549663686511	890736
890802	EDA	non-volatile flip-flop based on unipolar reram for power-down applications	2012	-6.810863723110852	14.042669908103116	890829
890832	EDA	a consistent scan design system for large-scale asics	1996	-5.4361097641598715	11.919466293515894	890859
890888	EDA	design and implementation of soft-edge flip-flops for x86-64 amd microprocessor modules	2012	-6.550896018158103	13.63228815588609	890915
891371	EDA	dynpack: dynamie multi-objective packing algorithm for optimization of post place-and-route metrics in fpgas	2014	-6.688975893738856	11.57254685451646	891398
891379	Arch	microelectronics trends	1991	-3.9551271245683473	13.148775058254833	891406
891426	Arch	a low-cost, radiation-hardened method for pipeline protection in microprocessors	2016	-4.2575046386889746	13.927607824279391	891453
891588	EDA	addressing test challenges in advanced technology nodes	2012	-4.700405881575841	12.692206582960825	891615
891639	EDA	modeling and verification of high-speed wired links with verilog-ams	2006	-4.663125828077782	11.449460057975795	891666
891688	Robotics	testing issues on high speed synchronous drams	1994	-3.6798029381479234	11.772016394383078	891715
891757	EDA	resilient pipeline under supply noise with programmable time borrowing and delayed clock gating	2014	-6.473873279909236	13.761609741517226	891784
891837	Arch	network on interconnect fabric	2018	-4.289497411025111	13.318706342691748	891864
891861	Arch	ic failure analysis: the importance of test and diagnostics	1997	-4.462212208160099	12.252807498718724	891888
891932	Arch	a new 40-nm fpga and asic common platform	2009	-3.8822934411899914	12.800872593194086	891959
892021	EDA	framework for quantifying and managing accuracy in stochastic circuit design	2017	-6.1045833337925135	12.392016135571726	892048
892068	EDA	analysis of a high-speed pcb design	2017	-3.7918065771281766	11.752421433125168	892095
892193	EDA	watermarking graph partitioning solutions	2001	-4.900903131368081	14.635948338576169	892220
892273	EDA	low-power nanophotonic devices based on photonic crystals towards dense photonic network on chip	2011	-4.679467318989351	13.825589790469616	892300
892378	EDA	exploring the scope of unconstrained via minimization by recursive floorplan bipartitioning	2018	-7.211869731642706	11.631703695300928	892405
892456	EDA	estimating pre-placement fpga interconnection requirements	2004	-6.893120921216334	11.830096562065327	892483
892465	EDA	a structured routing architecture and its design methodology suitable for high-throughput electron beam direct writing with character projection	2013	-6.876822126860165	11.584276155868785	892492
892659	EDA	design space of twin gate junctionless vertical slit field effect transistors	2013	-5.2666037585905245	13.394416504002784	892686
892812	EDA	new directions for learning-based ic design tools and methodologies	2018	-3.864884124305928	12.66633879861408	892839
893126	EDA	impact of cluster size on routability, testability and robustness of a cluster in a mesh fpga	2014	-6.816152053733072	11.739477455217708	893153
893155	EDA	lower power by voltage stacking: a fine-grained system design approach	2016	-5.522209224100523	13.805557519440729	893182
893186	EDA	solving hard instances of floorplacement	2006	-4.721235947823956	11.861123601319832	893213
893309	EDA	analytical reliability analysis of 3d noc under tsv failure	2015	-5.913808632265479	12.653967034572707	893336
894179	EDA	a novel seu, mbu and she handling strategy for xilinx virtex-4 fpgas	2009	-4.335849913201824	13.575596842686696	894206
894262	EDA	handling pattern-dependent delay faults in diagnosis	2007	-5.368548745139028	11.47170408513594	894289
894294	NLP	replica victim caching to improve reliability of in-cache replication	2004	-4.019790415027438	14.248217549636236	894321
894306	EDA	how are we going to test socs on a board? the users viewpoint	2005	-4.153132644548478	11.668840351686935	894333
894339	EDA	what's cool for the future of ultra low power designs?	2010	-3.4402544885525383	14.214305308287232	894366
894466	EDA	a pvt aware accurate statistical logic library for high-κ metal-gate nano-cmos	2009	-5.8476448629849935	13.298600977479248	894493
894542	EDA	high-speed magnetoresistive random-access memory random number generator using error-correcting code	2016	-5.862331749418282	14.964990639794939	894569
894738	EDA	design for testability to achieve high test coverage - a case study	2000	-4.004138509571694	12.11359378232715	894765
895034	EDA	timingsat: timing profile embedded sat attack	2018	-5.2367956759362615	15.112613583425865	895061
895152	EDA	tail-bit tracking circuit with degraded vgs bit-cell mimic array for a 50% search-time and 200mv vmin improvement in a ternary content addressable memory	2013	-6.652070291416773	13.908113507186401	895179
895330	EDA	timing variation-aware high-level synthesis considering accurate yield computation	2009	-6.514957202997652	12.121163209431876	895357
895612	EDA	a new control circuit for asynchronous micropipelines	2001	-5.449617373308997	12.603593361108455	895639
895637	EDA	dp-bist: a built-in self test for dsp datapaths a low overhead and high fault coverage technique	1996	-5.031294869590728	11.92893530586398	895664
895824	EDA	reinventing eda with manycore processors	2008	-3.5701787856547247	12.995667498227265	895851
895920	Arch	technology scaling behavior of optimum reverse body bias for standby leakage power reduction in cmos ic's	1999	-6.345044050868576	13.492226764781964	895947
895926	EDA	boundary-scan testing	1993	-3.7932855503872767	11.44074600351064	895953
896061	Arch	ultra-compact sram design using tfets for low power low voltage applications	2016	-6.521989548148214	14.071010567777732	896088
896157	Arch	gpuburn: a system to test and mitigate gpu hardware failures	2013	-3.5201864496305633	14.129055560322099	896184
896290	EDA	evaluation of the quality of n-detect scan atpg patterns on a processor	2004	-5.089724164489407	11.503041074889207	896317
896502	EDA	an inclusive fault model for network-on-chip	2015	-3.7708135304954284	11.512492969994891	896529
896733	EDA	designing mega-asics in nanogate technologies	2003	-4.0714154135288885	12.864868532080274	896760
896747	SE	a new class of test instrument: the fpga based module	2012	-3.685998140482608	11.775647795445433	896774
896896	SE	complete, contactless i/o testing - reaching the boundary in minimizing digital ic testing cost	2002	-4.666578998857953	12.108885966330837	896923
896979	EDA	integer linear programming-based synthesis of skewed logic circuits	2003	-6.587634689037095	12.182364179694108	897006
896992	EDA	causal probabilistic input dependency learning for switching model in vlsi circuits	2005	-6.000753299843388	11.702159894741163	897019
897009	EDA	statistical modelling of analog circuits for test metrics computation	2013	-6.3504186757207615	12.031750857513053	897036
897197	Embedded	effective scalable ieee 1687 instrumentation network for fault management	2013	-3.6685542310710817	11.505446620435881	897224
897245	EDA	pattern-directed circuit virtual partitioning for test power reduction	2007	-5.8982127976941525	11.975062386490086	897272
897341	EDA	reducing test cost for mixed signal circuits “from toets to elesis”	2012	-3.843109904578627	12.238324583100633	897368
897364	EDA	guest editorial: special section on asynchronous circuits and systems	2009	-5.345671615372083	12.315093557228789	897391
897412	EDA	signature hiding techniques for fpga intellectual property protection	1998	-4.94750364966368	14.875933175192475	897439
897503	EDA	designing, packaging, and testing a 300-mhz, 115 w ecl microprocessor	1994	-4.700032300842847	13.18460431653576	897530
897508	Arch	enhancing dram self-refresh for idle power reduction	2016	-6.663702766105131	14.120654816622649	897535
897624	Arch	characterization and parameterization of a pipeline reconfigurable fpga	1998	-4.261756776287335	12.061947835917987	897651
897687	EDA	generation of puf-keys on fpgas by k-means frequency clustering	2018	-5.694835221815687	15.05438376234776	897714
897765	EDA	power analysis and implementation of a low-power 300 mhz 8-b × 8-b pipelined multiplier	2000	-6.956869580782738	13.867401460375769	897792
897770	EDA	achieving design closure in a typical mixed-signal asic; a design-for-test centric approach.	2005	-4.1336668823581855	12.429731706393182	897797
897831	Arch	logic-based row redundancy technique designed in 7nm finfet technology for embedded srams	2018	-6.433226812063847	13.993306668647426	897858
897962	EDA	statistical analysis of mux-based physical unclonable functions	2014	-5.776510259708643	14.881935400347428	897989
898052	EDA	automatic layout generation for cmos analog transistors	1994	-6.951948370192349	11.432854252942992	898079
898261	EDA	exploring spin-transfer-torque devices for logic applications	2015	-5.530842958802179	13.769549369382815	898288
898598	Embedded	an robdd-based combinatorial method for the evaluation of yield of defect-tolerant systems-on-chip	2009	-5.124672582954016	11.600957287720297	898625
898711	EDA	an optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs	2011	-7.185367347191014	12.275278285090046	898738
898839	SE	implementation of model-based testing for medium to high-resolution nyquist-rate adcs	2002	-4.394063292811375	11.854595400207494	898866
899372	EDA	upf-based formal verification of low power techniques in modern processors	2015	-3.773818363504892	11.432404048621136	899399
899563	Security	securing designs against scan-based side-channel attacks	2007	-5.093738122263205	15.01441555256171	899590
899564	EDA	estimation of simultaneous switching power and ground noise of static cmos combinational circuits	1994	-6.365327368919022	11.878942624869683	899591
899597	EDA	improving test compression with scan feedforward techniques	2014	-5.973542831253827	11.378667273075914	899624
899804	EDA	algorithm for wire sizing of power and ground networks in vlsi designs	1992	-7.150258044695666	11.76907860681275	899831
899847	EDA	flexible 2d layout decomposition framework for spacer-type double pattering lithography	2011	-6.719207916511202	11.835865734840267	899874
899859	EDA	increasing scan compression by using x-chains	2008	-5.475224661276387	11.481059446398294	899886
900054	EDA	one-pass logic synthesis for graphene-based pass-xnor logic circuits	2015	-6.914504770724293	13.313377509681473	900081
900087	EDA	application exploration for 3-d integrated circuits: tcam, fifo, and fft case studies	2009	-4.253084053619219	12.725538180811933	900114
900281	EDA	managing on-chip inductive effects	2002	-5.332964363370682	13.047480492511685	900308
900379	Arch	unlocking the true potential of 3-d cpus with microfluidic cooling	2014	-4.54113327797604	13.789941174772274	900406
900394	EDA	quality-time tradeoffs in simulated annealing for vlsi placement	1991	-6.470223478505912	11.429845903692927	900421
900926	EDA	a high speed ic random number generator based on phase noise in ring oscillators	2010	-6.351241793644488	14.973991859268533	900953
900940	EDA	diagnosis of assembly failures for system-in-package rf tuners	2008	-4.619434063034404	11.96770276827302	900967
901088	Embedded	nonvolatile repair caches repair embedded sram and new nonvolatile memories	2004	-5.022212312379412	12.99149726416301	901115
901160	EDA	ispd placement contest updates and ispd 2007 global routing contest	2007	-7.177899468041471	11.686984034315019	901187
