INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clk_wiz_v3_6_0'...
WARNING:sim - A core named 'clk_wiz_v3_6_0' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'clk_wiz_v3_6_0'...
Delivering associated files for 'clk_wiz_v3_6_0'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clk_wiz_v3_6_0'...
Delivered 3 files into directory
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0
Delivered 1 file into directory
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: clk_wiz_v3_6_0.xco
XMDF file found: clk_wiz_v3_6_0_xmdf.tcl
Adding
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0/example_design/clk_wiz_v3_
6_0_exdes.ucf -view all -origin_type created
Adding
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0/example_design/clk_wiz_v3_
6_0_exdes.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read
   4.srcs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0/example_design/clk_
   wiz_v3_6_0_exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0.asy -view all -origin_type
imported
Adding
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read
   4.srcs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/ADC_Read4/ADC_Read4.sr
cs/sources_1/ip/clk_wiz_v3_6_0/tmp/_cg/clk_wiz_v3_6_0.vho -view all -origin_type
imported
WARNING: This core does not have a top level called "/clk_wiz_v3_6_0"
WARNING: Top level has been set to "/clk_wiz_v3_6_0_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
