-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity uz_NN_3_64_acc_uz_NN_3_64_acc_Pipeline_dense_relu_out is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Observation_load : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
    y1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    y1_ce0 : OUT STD_LOGIC;
    y1_we0 : OUT STD_LOGIC;
    y1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_39_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_38_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_37_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_36_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_35_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_34_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_34_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_33_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_33_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_32_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_32_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_31_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_30_ce0 : OUT STD_LOGIC;
    uz_3_layers_float_float_float_float_float_float_float_float_floa_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0 : OUT STD_LOGIC;
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    L_1_Bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    L_1_Bias_ce0 : OUT STD_LOGIC;
    L_1_Bias_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8066_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8066_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8066_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8066_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8066_p_ce : OUT STD_LOGIC;
    grp_fu_8070_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8070_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8070_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8070_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8070_p_ce : OUT STD_LOGIC;
    grp_fu_8074_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8074_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8074_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8074_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8074_p_ce : OUT STD_LOGIC;
    grp_fu_8078_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8078_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8078_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8078_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8078_p_ce : OUT STD_LOGIC;
    grp_fu_8082_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8082_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8082_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8082_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8082_p_ce : OUT STD_LOGIC;
    grp_fu_8086_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8086_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8086_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8086_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8086_p_ce : OUT STD_LOGIC;
    grp_fu_8090_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8090_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8090_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8090_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8090_p_ce : OUT STD_LOGIC;
    grp_fu_8094_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8094_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8094_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8094_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8094_p_ce : OUT STD_LOGIC;
    grp_fu_8098_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8098_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8098_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8098_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8098_p_ce : OUT STD_LOGIC;
    grp_fu_8102_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8102_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8102_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8102_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8102_p_ce : OUT STD_LOGIC;
    grp_fu_8106_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8106_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8106_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8106_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8106_p_ce : OUT STD_LOGIC;
    grp_fu_8110_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8110_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8110_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8110_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8110_p_ce : OUT STD_LOGIC;
    grp_fu_8114_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8114_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8114_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8114_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8114_p_ce : OUT STD_LOGIC;
    grp_fu_8118_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8118_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8118_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8118_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8118_p_ce : OUT STD_LOGIC;
    grp_fu_8122_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8122_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8122_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8122_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8122_p_ce : OUT STD_LOGIC;
    grp_fu_8126_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8126_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8126_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8126_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8126_p_ce : OUT STD_LOGIC;
    grp_fu_8130_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8130_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8130_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8130_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8130_p_ce : OUT STD_LOGIC;
    grp_fu_8134_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8134_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8134_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8134_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8134_p_ce : OUT STD_LOGIC;
    grp_fu_8138_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8138_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8138_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8138_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8138_p_ce : OUT STD_LOGIC;
    grp_fu_8142_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8142_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8142_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8142_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8142_p_ce : OUT STD_LOGIC;
    grp_fu_8146_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8146_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8146_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8146_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8146_p_ce : OUT STD_LOGIC;
    grp_fu_8150_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8150_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8150_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8150_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8150_p_ce : OUT STD_LOGIC;
    grp_fu_8154_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8154_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8154_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8154_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8154_p_ce : OUT STD_LOGIC;
    grp_fu_8158_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8158_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8158_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_8158_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8158_p_ce : OUT STD_LOGIC;
    grp_fu_8162_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8162_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8162_p_ce : OUT STD_LOGIC;
    grp_fu_8166_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8166_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8166_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8166_p_ce : OUT STD_LOGIC;
    grp_fu_8170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8170_p_ce : OUT STD_LOGIC;
    grp_fu_8174_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8174_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8174_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8174_p_ce : OUT STD_LOGIC;
    grp_fu_8178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8178_p_ce : OUT STD_LOGIC;
    grp_fu_8182_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8182_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8182_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8182_p_ce : OUT STD_LOGIC;
    grp_fu_8186_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8186_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8186_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8186_p_ce : OUT STD_LOGIC;
    grp_fu_8190_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8190_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8190_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8190_p_ce : OUT STD_LOGIC;
    grp_fu_8194_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8194_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8194_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8194_p_ce : OUT STD_LOGIC;
    grp_fu_8198_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8198_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8198_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8198_p_ce : OUT STD_LOGIC;
    grp_fu_8202_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8202_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8202_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8202_p_ce : OUT STD_LOGIC;
    grp_fu_8206_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8206_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8206_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8206_p_ce : OUT STD_LOGIC;
    grp_fu_8210_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8210_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8210_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8210_p_ce : OUT STD_LOGIC;
    grp_fu_8214_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8214_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8214_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8214_p_ce : OUT STD_LOGIC;
    grp_fu_8218_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8218_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8218_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8218_p_ce : OUT STD_LOGIC;
    grp_fu_8222_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8222_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8222_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8222_p_ce : OUT STD_LOGIC;
    grp_fu_8226_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8226_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8226_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8226_p_ce : OUT STD_LOGIC;
    grp_fu_8230_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8230_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8230_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8230_p_ce : OUT STD_LOGIC;
    grp_fu_8234_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8234_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8234_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8234_p_ce : OUT STD_LOGIC;
    grp_fu_8238_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8238_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8238_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8238_p_ce : OUT STD_LOGIC;
    grp_fu_8242_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8242_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8242_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8242_p_ce : OUT STD_LOGIC;
    grp_fu_8246_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8246_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8246_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8246_p_ce : OUT STD_LOGIC;
    grp_fu_8250_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8250_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8250_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8250_p_ce : OUT STD_LOGIC;
    grp_fu_8254_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8254_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8254_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8254_p_ce : OUT STD_LOGIC;
    grp_fu_8258_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8258_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_8258_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_8258_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8258_p_ce : OUT STD_LOGIC );
end;


architecture behav of uz_NN_3_64_acc_uz_NN_3_64_acc_Pipeline_dense_relu_out is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln8_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln13_fu_865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_reg_1031_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_reg_1223 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_2_reg_1228 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_3_reg_1233 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_5_reg_1238 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_6_reg_1243 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_7_reg_1248 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_8_reg_1253 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_9_reg_1258 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_s_reg_1263 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_10_reg_1268 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_11_reg_1273 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_13_reg_1278 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_14_reg_1283 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_16_reg_1288 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_17_reg_1293 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_19_reg_1298 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_21_reg_1303 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_22_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_1_reg_1378 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_4_reg_1383 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_12_reg_1388 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_15_reg_1393 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_18_reg_1398 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul7_i79_i_20_reg_1403 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_1_Bias_load_reg_1408 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_1413 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_reg_1418 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_reg_1423 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_reg_1428 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_reg_1433 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp13_reg_1438 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_reg_1443 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_reg_1448 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp19_reg_1453 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_1458 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_1463 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_reg_1468 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp8_reg_1473 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_reg_1478 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp14_reg_1483 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_reg_1488 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp20_reg_1493 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_1498 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_reg_1503 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp15_reg_1508 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_reg_1513 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_reg_1518 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_reg_1523 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_1_reg_1528 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_1_reg_1528_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_134 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln8_fu_855_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln13_fu_861_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component uz_NN_3_64_acc_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component uz_NN_3_64_acc_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component uz_NN_3_64_acc_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component uz_NN_3_64_acc_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component uz_NN_3_64_acc_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln8_fu_849_p2 = ap_const_lv1_0))) then 
                    j_fu_134 <= add_ln8_fu_855_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_134 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                L_1_Bias_load_reg_1408 <= L_1_Bias_q0;
                acc_1_reg_1528 <= grp_fu_8158_p_dout0;
                acc_1_reg_1528_pp0_iter30_reg <= acc_1_reg_1528;
                acc_reg_1223 <= grp_fu_8162_p_dout0;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                mul7_i79_i_10_reg_1268 <= grp_fu_8198_p_dout0;
                mul7_i79_i_11_reg_1273 <= grp_fu_8202_p_dout0;
                mul7_i79_i_12_reg_1388 <= grp_fu_8242_p_dout0;
                mul7_i79_i_13_reg_1278 <= grp_fu_8206_p_dout0;
                mul7_i79_i_14_reg_1283 <= grp_fu_8210_p_dout0;
                mul7_i79_i_15_reg_1393 <= grp_fu_8246_p_dout0;
                mul7_i79_i_16_reg_1288 <= grp_fu_8214_p_dout0;
                mul7_i79_i_17_reg_1293 <= grp_fu_8218_p_dout0;
                mul7_i79_i_18_reg_1398 <= grp_fu_8250_p_dout0;
                mul7_i79_i_19_reg_1298 <= grp_fu_8222_p_dout0;
                mul7_i79_i_1_reg_1378 <= grp_fu_8234_p_dout0;
                mul7_i79_i_20_reg_1403 <= grp_fu_8254_p_dout0;
                mul7_i79_i_21_reg_1303 <= grp_fu_8226_p_dout0;
                mul7_i79_i_22_reg_1308 <= grp_fu_8230_p_dout0;
                mul7_i79_i_2_reg_1228 <= grp_fu_8166_p_dout0;
                mul7_i79_i_3_reg_1233 <= grp_fu_8170_p_dout0;
                mul7_i79_i_4_reg_1383 <= grp_fu_8238_p_dout0;
                mul7_i79_i_5_reg_1238 <= grp_fu_8174_p_dout0;
                mul7_i79_i_6_reg_1243 <= grp_fu_8178_p_dout0;
                mul7_i79_i_7_reg_1248 <= grp_fu_8182_p_dout0;
                mul7_i79_i_8_reg_1253 <= grp_fu_8186_p_dout0;
                mul7_i79_i_9_reg_1258 <= grp_fu_8190_p_dout0;
                mul7_i79_i_s_reg_1263 <= grp_fu_8194_p_dout0;
                tmp10_reg_1518 <= grp_fu_8150_p_dout0;
                tmp11_reg_1433 <= grp_fu_8082_p_dout0;
                tmp12_reg_1478 <= grp_fu_8118_p_dout0;
                tmp13_reg_1438 <= grp_fu_8086_p_dout0;
                tmp14_reg_1483 <= grp_fu_8122_p_dout0;
                tmp15_reg_1508 <= grp_fu_8142_p_dout0;
                tmp16_reg_1443 <= grp_fu_8090_p_dout0;
                tmp17_reg_1488 <= grp_fu_8126_p_dout0;
                tmp18_reg_1448 <= grp_fu_8094_p_dout0;
                tmp19_reg_1453 <= grp_fu_8098_p_dout0;
                tmp1_reg_1458 <= grp_fu_8102_p_dout0;
                tmp20_reg_1493 <= grp_fu_8130_p_dout0;
                tmp21_reg_1513 <= grp_fu_8146_p_dout0;
                tmp22_reg_1523 <= grp_fu_8154_p_dout0;
                tmp2_reg_1418 <= grp_fu_8070_p_dout0;
                tmp3_reg_1463 <= grp_fu_8106_p_dout0;
                tmp4_reg_1498 <= grp_fu_8134_p_dout0;
                tmp5_reg_1423 <= grp_fu_8074_p_dout0;
                tmp6_reg_1468 <= grp_fu_8110_p_dout0;
                tmp7_reg_1428 <= grp_fu_8078_p_dout0;
                tmp8_reg_1473 <= grp_fu_8114_p_dout0;
                tmp9_reg_1503 <= grp_fu_8138_p_dout0;
                tmp_reg_1413 <= grp_fu_8066_p_dout0;
                    zext_ln13_reg_1031_pp0_iter10_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter9_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter11_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter10_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter12_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter11_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter13_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter12_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter14_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter13_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter15_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter14_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter16_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter15_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter17_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter16_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter18_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter17_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter19_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter18_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter20_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter19_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter21_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter20_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter22_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter21_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter23_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter22_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter24_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter23_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter25_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter24_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter26_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter25_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter27_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter26_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter28_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter27_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter29_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter28_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter2_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter1_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter30_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter29_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter3_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter2_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter4_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter3_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter5_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter4_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter6_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter5_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter7_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter6_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter8_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter7_reg(5 downto 0);
                    zext_ln13_reg_1031_pp0_iter9_reg(5 downto 0) <= zext_ln13_reg_1031_pp0_iter8_reg(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    zext_ln13_reg_1031_pp0_iter1_reg(5 downto 0) <= zext_ln13_reg_1031(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln8_fu_849_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    zext_ln13_reg_1031(5 downto 0) <= zext_ln13_fu_865_p1(5 downto 0);
            end if;
        end if;
    end process;
    zext_ln13_reg_1031(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter1_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter2_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter3_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter4_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter5_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter6_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter7_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter8_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter9_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter10_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter11_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter12_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter13_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter14_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter15_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter16_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter17_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter18_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter19_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter20_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter21_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter22_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter23_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter24_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter25_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter26_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter27_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter28_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter29_reg(31 downto 6) <= "00000000000000000000000000";
    zext_ln13_reg_1031_pp0_iter30_reg(31 downto 6) <= "00000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    L_1_Bias_address0 <= zext_ln13_reg_1031_pp0_iter7_reg(6 - 1 downto 0);

    L_1_Bias_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            L_1_Bias_ce0 <= ap_const_logic_1;
        else 
            L_1_Bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln8_fu_855_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln8_fu_849_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln8_fu_849_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter30_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_134, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_134;
        end if; 
    end process;

    grp_fu_8066_p_ce <= ap_const_logic_1;
    grp_fu_8066_p_din0 <= mul7_i79_i_21_reg_1303;
    grp_fu_8066_p_din1 <= mul7_i79_i_22_reg_1308;
    grp_fu_8066_p_opcode <= ap_const_lv2_0;
    grp_fu_8070_p_ce <= ap_const_logic_1;
    grp_fu_8070_p_din0 <= mul7_i79_i_17_reg_1293;
    grp_fu_8070_p_din1 <= mul7_i79_i_19_reg_1298;
    grp_fu_8070_p_opcode <= ap_const_lv2_0;
    grp_fu_8074_p_ce <= ap_const_logic_1;
    grp_fu_8074_p_din0 <= mul7_i79_i_11_reg_1273;
    grp_fu_8074_p_din1 <= mul7_i79_i_13_reg_1278;
    grp_fu_8074_p_opcode <= ap_const_lv2_0;
    grp_fu_8078_p_ce <= ap_const_logic_1;
    grp_fu_8078_p_din0 <= mul7_i79_i_14_reg_1283;
    grp_fu_8078_p_din1 <= mul7_i79_i_16_reg_1288;
    grp_fu_8078_p_opcode <= ap_const_lv2_0;
    grp_fu_8082_p_ce <= ap_const_logic_1;
    grp_fu_8082_p_din0 <= acc_reg_1223;
    grp_fu_8082_p_din1 <= mul7_i79_i_2_reg_1228;
    grp_fu_8082_p_opcode <= ap_const_lv2_0;
    grp_fu_8086_p_ce <= ap_const_logic_1;
    grp_fu_8086_p_din0 <= mul7_i79_i_3_reg_1233;
    grp_fu_8086_p_din1 <= mul7_i79_i_5_reg_1238;
    grp_fu_8086_p_opcode <= ap_const_lv2_0;
    grp_fu_8090_p_ce <= ap_const_logic_1;
    grp_fu_8090_p_din0 <= mul7_i79_i_6_reg_1243;
    grp_fu_8090_p_din1 <= mul7_i79_i_8_reg_1253;
    grp_fu_8090_p_opcode <= ap_const_lv2_0;
    grp_fu_8094_p_ce <= ap_const_logic_1;
    grp_fu_8094_p_din0 <= mul7_i79_i_7_reg_1248;
    grp_fu_8094_p_din1 <= mul7_i79_i_9_reg_1258;
    grp_fu_8094_p_opcode <= ap_const_lv2_0;
    grp_fu_8098_p_ce <= ap_const_logic_1;
    grp_fu_8098_p_din0 <= mul7_i79_i_10_reg_1268;
    grp_fu_8098_p_din1 <= mul7_i79_i_s_reg_1263;
    grp_fu_8098_p_opcode <= ap_const_lv2_0;
    grp_fu_8102_p_ce <= ap_const_logic_1;
    grp_fu_8102_p_din0 <= tmp_reg_1413;
    grp_fu_8102_p_din1 <= L_1_Bias_load_reg_1408;
    grp_fu_8102_p_opcode <= ap_const_lv2_0;
    grp_fu_8106_p_ce <= ap_const_logic_1;
    grp_fu_8106_p_din0 <= tmp2_reg_1418;
    grp_fu_8106_p_din1 <= mul7_i79_i_20_reg_1403;
    grp_fu_8106_p_opcode <= ap_const_lv2_0;
    grp_fu_8110_p_ce <= ap_const_logic_1;
    grp_fu_8110_p_din0 <= tmp5_reg_1423;
    grp_fu_8110_p_din1 <= mul7_i79_i_18_reg_1398;
    grp_fu_8110_p_opcode <= ap_const_lv2_0;
    grp_fu_8114_p_ce <= ap_const_logic_1;
    grp_fu_8114_p_din0 <= tmp7_reg_1428;
    grp_fu_8114_p_din1 <= mul7_i79_i_12_reg_1388;
    grp_fu_8114_p_opcode <= ap_const_lv2_0;
    grp_fu_8118_p_ce <= ap_const_logic_1;
    grp_fu_8118_p_din0 <= tmp11_reg_1433;
    grp_fu_8118_p_din1 <= mul7_i79_i_15_reg_1393;
    grp_fu_8118_p_opcode <= ap_const_lv2_0;
    grp_fu_8122_p_ce <= ap_const_logic_1;
    grp_fu_8122_p_din0 <= tmp13_reg_1438;
    grp_fu_8122_p_din1 <= mul7_i79_i_1_reg_1378;
    grp_fu_8122_p_opcode <= ap_const_lv2_0;
    grp_fu_8126_p_ce <= ap_const_logic_1;
    grp_fu_8126_p_din0 <= tmp16_reg_1443;
    grp_fu_8126_p_din1 <= mul7_i79_i_4_reg_1383;
    grp_fu_8126_p_opcode <= ap_const_lv2_0;
    grp_fu_8130_p_ce <= ap_const_logic_1;
    grp_fu_8130_p_din0 <= tmp19_reg_1453;
    grp_fu_8130_p_din1 <= tmp18_reg_1448;
    grp_fu_8130_p_opcode <= ap_const_lv2_0;
    grp_fu_8134_p_ce <= ap_const_logic_1;
    grp_fu_8134_p_din0 <= tmp3_reg_1463;
    grp_fu_8134_p_din1 <= tmp1_reg_1458;
    grp_fu_8134_p_opcode <= ap_const_lv2_0;
    grp_fu_8138_p_ce <= ap_const_logic_1;
    grp_fu_8138_p_din0 <= tmp8_reg_1473;
    grp_fu_8138_p_din1 <= tmp6_reg_1468;
    grp_fu_8138_p_opcode <= ap_const_lv2_0;
    grp_fu_8142_p_ce <= ap_const_logic_1;
    grp_fu_8142_p_din0 <= tmp14_reg_1483;
    grp_fu_8142_p_din1 <= tmp12_reg_1478;
    grp_fu_8142_p_opcode <= ap_const_lv2_0;
    grp_fu_8146_p_ce <= ap_const_logic_1;
    grp_fu_8146_p_din0 <= tmp20_reg_1493;
    grp_fu_8146_p_din1 <= tmp17_reg_1488;
    grp_fu_8146_p_opcode <= ap_const_lv2_0;
    grp_fu_8150_p_ce <= ap_const_logic_1;
    grp_fu_8150_p_din0 <= tmp9_reg_1503;
    grp_fu_8150_p_din1 <= tmp4_reg_1498;
    grp_fu_8150_p_opcode <= ap_const_lv2_0;
    grp_fu_8154_p_ce <= ap_const_logic_1;
    grp_fu_8154_p_din0 <= tmp21_reg_1513;
    grp_fu_8154_p_din1 <= tmp15_reg_1508;
    grp_fu_8154_p_opcode <= ap_const_lv2_0;
    grp_fu_8158_p_ce <= ap_const_logic_1;
    grp_fu_8158_p_din0 <= tmp22_reg_1523;
    grp_fu_8158_p_din1 <= tmp10_reg_1518;
    grp_fu_8158_p_opcode <= ap_const_lv2_0;
    grp_fu_8162_p_ce <= ap_const_logic_1;
    grp_fu_8162_p_din0 <= Observation_load;
    grp_fu_8162_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_39_q0;
    grp_fu_8166_p_ce <= ap_const_logic_1;
    grp_fu_8166_p_din0 <= Observation_load_2;
    grp_fu_8166_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_37_q0;
    grp_fu_8170_p_ce <= ap_const_logic_1;
    grp_fu_8170_p_din0 <= Observation_load_3;
    grp_fu_8170_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_36_q0;
    grp_fu_8174_p_ce <= ap_const_logic_1;
    grp_fu_8174_p_din0 <= Observation_load_5;
    grp_fu_8174_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_34_q0;
    grp_fu_8178_p_ce <= ap_const_logic_1;
    grp_fu_8178_p_din0 <= Observation_load_6;
    grp_fu_8178_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_33_q0;
    grp_fu_8182_p_ce <= ap_const_logic_1;
    grp_fu_8182_p_din0 <= Observation_load_7;
    grp_fu_8182_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_32_q0;
    grp_fu_8186_p_ce <= ap_const_logic_1;
    grp_fu_8186_p_din0 <= Observation_load_8;
    grp_fu_8186_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_31_q0;
    grp_fu_8190_p_ce <= ap_const_logic_1;
    grp_fu_8190_p_din0 <= Observation_load_9;
    grp_fu_8190_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_30_q0;
    grp_fu_8194_p_ce <= ap_const_logic_1;
    grp_fu_8194_p_din0 <= Observation_load_10;
    grp_fu_8194_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_q0;
    grp_fu_8198_p_ce <= ap_const_logic_1;
    grp_fu_8198_p_din0 <= Observation_load_11;
    grp_fu_8198_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_q0;
    grp_fu_8202_p_ce <= ap_const_logic_1;
    grp_fu_8202_p_din0 <= Observation_load_12;
    grp_fu_8202_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_q0;
    grp_fu_8206_p_ce <= ap_const_logic_1;
    grp_fu_8206_p_din0 <= Observation_load_14;
    grp_fu_8206_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_q0;
    grp_fu_8210_p_ce <= ap_const_logic_1;
    grp_fu_8210_p_din0 <= Observation_load_15;
    grp_fu_8210_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_q0;
    grp_fu_8214_p_ce <= ap_const_logic_1;
    grp_fu_8214_p_din0 <= Observation_load_17;
    grp_fu_8214_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_q0;
    grp_fu_8218_p_ce <= ap_const_logic_1;
    grp_fu_8218_p_din0 <= Observation_load_18;
    grp_fu_8218_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_q0;
    grp_fu_8222_p_ce <= ap_const_logic_1;
    grp_fu_8222_p_din0 <= Observation_load_20;
    grp_fu_8222_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_q0;
    grp_fu_8226_p_ce <= ap_const_logic_1;
    grp_fu_8226_p_din0 <= Observation_load_22;
    grp_fu_8226_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_q0;
    grp_fu_8230_p_ce <= ap_const_logic_1;
    grp_fu_8230_p_din0 <= Observation_load_23;
    grp_fu_8230_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_q0;
    grp_fu_8234_p_ce <= ap_const_logic_1;
    grp_fu_8234_p_din0 <= Observation_load_1;
    grp_fu_8234_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_38_q0;
    grp_fu_8238_p_ce <= ap_const_logic_1;
    grp_fu_8238_p_din0 <= Observation_load_4;
    grp_fu_8238_p_din1 <= uz_3_layers_float_float_float_float_float_float_float_float_floa_35_q0;
    grp_fu_8242_p_ce <= ap_const_logic_1;
    grp_fu_8242_p_din0 <= Observation_load_13;
    grp_fu_8242_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_q0;
    grp_fu_8246_p_ce <= ap_const_logic_1;
    grp_fu_8246_p_din0 <= Observation_load_16;
    grp_fu_8246_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_q0;
    grp_fu_8250_p_ce <= ap_const_logic_1;
    grp_fu_8250_p_din0 <= Observation_load_19;
    grp_fu_8250_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_q0;
    grp_fu_8254_p_ce <= ap_const_logic_1;
    grp_fu_8254_p_din0 <= Observation_load_21;
    grp_fu_8254_p_din1 <= p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_q0;
    grp_fu_8258_p_ce <= ap_const_logic_1;
    grp_fu_8258_p_din0 <= acc_1_reg_1528;
    grp_fu_8258_p_din1 <= ap_const_lv32_0;
    grp_fu_8258_p_opcode <= ap_const_lv5_2;
    icmp_ln8_fu_849_p2 <= "1" when (ap_sig_allocacmp_j_2 = ap_const_lv7_40) else "0";
    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_address0 <= zext_ln13_reg_1031_pp0_iter4_reg(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_address0 <= zext_ln13_reg_1031_pp0_iter4_reg(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_address0 <= zext_ln13_reg_1031_pp0_iter4_reg(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_address0 <= zext_ln13_reg_1031_pp0_iter4_reg(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11uz_3_layersPfS_S_S_S_S_S_S_S_S_PVbjjS1_S1_S1_E11L_1_Weights_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln13_fu_861_p1 <= ap_sig_allocacmp_j_2(6 - 1 downto 0);
    uz_3_layers_float_float_float_float_float_float_float_float_floa_30_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_30_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_31_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_31_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_32_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_32_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_32_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_33_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_33_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_33_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_34_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_34_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_34_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_35_address0 <= zext_ln13_reg_1031_pp0_iter4_reg(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_35_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_36_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_36_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_36_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_37_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_37_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_37_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_38_address0 <= zext_ln13_reg_1031_pp0_iter4_reg(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_38_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uz_3_layers_float_float_float_float_float_float_float_float_floa_39_address0 <= zext_ln13_fu_865_p1(6 - 1 downto 0);

    uz_3_layers_float_float_float_float_float_float_float_float_floa_39_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_39_ce0 <= ap_const_logic_1;
        else 
            uz_3_layers_float_float_float_float_float_float_float_float_floa_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y1_address0 <= zext_ln13_reg_1031_pp0_iter30_reg(6 - 1 downto 0);

    y1_ce0_assign_proc : process(ap_enable_reg_pp0_iter31, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then 
            y1_ce0 <= ap_const_logic_1;
        else 
            y1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y1_d0 <= 
        acc_1_reg_1528_pp0_iter30_reg when (grp_fu_8258_p_dout0(0) = '1') else 
        ap_const_lv32_0;

    y1_we0_assign_proc : process(ap_enable_reg_pp0_iter31, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then 
            y1_we0 <= ap_const_logic_1;
        else 
            y1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln13_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln13_fu_861_p1),32));
end behav;
