// Seed: 2923726525
program module_0 (
    output tri  id_0,
    output tri1 id_1
);
endprogram
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    output tri0 id_3,
    output logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wor id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri id_13,
    input wor id_14,
    input tri id_15,
    input tri1 id_16,
    input supply0 id_17,
    input wire id_18,
    input wire id_19,
    input uwire id_20,
    output supply0 id_21,
    input wand id_22,
    output tri0 id_23,
    output wor id_24,
    input wire id_25,
    input supply0 id_26,
    input tri1 id_27,
    output logic id_28,
    input uwire id_29,
    output tri1 id_30,
    output wire id_31#(
        .id_40(-1),
        .id_41(1)
    ),
    input tri0 id_32,
    output uwire id_33,
    input tri id_34,
    input supply1 id_35,
    input supply1 id_36,
    input tri id_37,
    input wand id_38
);
  module_0 modCall_1 (
      id_21,
      id_9
  );
  assign modCall_1.id_1 = 0;
  final if (1) if (~-1) id_28 <= "";
  always id_4 <= 1;
endmodule
