{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486481973173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486481973173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 13:39:17 2017 " "Processing started: Tue Feb 07 13:39:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486481973173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486481973173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486481973173 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Quartus II" 0 -1 1486481976243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1486481991372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file projreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjReg " "Found entity 1: ProjReg" {  } { { "ProjReg.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/ProjReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPreg " "Found entity 1: FPreg" {  } { { "FPreg.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FPreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eigenreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file eigenreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EigenReg " "Found entity 1: EigenReg" {  } { { "EigenReg.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/EigenReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_module " "Found entity 1: user_module" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_levelu.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_levelu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_levelu " "Found entity 1: top_levelu" {  } { { "top_levelu.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/top_levelu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008882 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "startdecoder.sv " "Can't analyze file -- file startdecoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1486482008882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputlogic " "Found entity 1: outputlogic" {  } { { "outputlogic.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/outputlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie " "Found entity 1: amm_master_qsys_with_pcie" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_irq_mapper " "Found entity 1: amm_master_qsys_with_pcie_irq_mapper" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008952 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008952 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008952 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008952 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482008962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482008962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482008992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482008992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008992 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_2_router_001 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482008992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482008992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008992 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_2_router " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482008992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482008992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009032 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_1_router_001 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009042 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_1_router " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_006 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_006" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_005_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_005_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_005 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_005" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009102 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_003 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009102 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_001 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009112 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v 16 16 " "Found 16 design units, including 16 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 1: control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 3: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 4: descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "5 amm_master_qsys_with_pcie_sgdma_chain " "Found entity 5: amm_master_qsys_with_pcie_sgdma_chain" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "6 amm_master_qsys_with_pcie_sgdma_command_grabber " "Found entity 6: amm_master_qsys_with_pcie_sgdma_command_grabber" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "7 amm_master_qsys_with_pcie_sgdma_m_read " "Found entity 7: amm_master_qsys_with_pcie_sgdma_m_read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "8 amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo " "Found entity 8: amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "9 amm_master_qsys_with_pcie_sgdma_m_readfifo " "Found entity 9: amm_master_qsys_with_pcie_sgdma_m_readfifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "10 amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo " "Found entity 10: amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "11 amm_master_qsys_with_pcie_sgdma_m_writefifo " "Found entity 11: amm_master_qsys_with_pcie_sgdma_m_writefifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "12 amm_master_qsys_with_pcie_sgdma_m_write " "Found entity 12: amm_master_qsys_with_pcie_sgdma_m_write" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "13 amm_master_qsys_with_pcie_sgdma_command_fifo " "Found entity 13: amm_master_qsys_with_pcie_sgdma_command_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "14 amm_master_qsys_with_pcie_sgdma_desc_address_fifo " "Found entity 14: amm_master_qsys_with_pcie_sgdma_desc_address_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "15 amm_master_qsys_with_pcie_sgdma_status_token_fifo " "Found entity 15: amm_master_qsys_with_pcie_sgdma_status_token_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""} { "Info" "ISGN_ENTITY_NAME" "16 amm_master_qsys_with_pcie_sgdma " "Found entity 16: amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_sdram_input_efifo_module " "Found entity 1: amm_master_qsys_with_pcie_sdram_input_efifo_module" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009132 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_sdram " "Found entity 2: amm_master_qsys_with_pcie_sdram" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_pcie_ip " "Found entity 1: amm_master_qsys_with_pcie_pcie_ip" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1486482009152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009152 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1486482009152 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1486482009152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 " "Found entity 1: amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009222 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_pcie_ip_altgx_internal " "Found entity 2: amm_master_qsys_with_pcie_pcie_ip_altgx_internal" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c " "Found entity 1: amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 " "Found entity 2: amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""} { "Info" "ISGN_ENTITY_NAME" "3 amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2 " "Found entity 3: amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""} { "Info" "ISGN_ENTITY_NAME" "4 amm_master_qsys_with_pcie_altpll_qsys " "Found entity 4: amm_master_qsys_with_pcie_altpll_qsys" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_module " "Found entity 1: user_module" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/SEG_HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 master_example.sv(44) " "Verilog HDL Declaration information at master_example.sv(44): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 master_example.sv(45) " "Verilog HDL Declaration information at master_example.sv(45): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 master_example.sv(46) " "Verilog HDL Declaration information at master_example.sv(46): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 master_example.sv(47) " "Verilog HDL Declaration information at master_example.sv(47): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 master_example.sv(48) " "Verilog HDL Declaration information at master_example.sv(48): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 master_example.sv(49) " "Verilog HDL Declaration information at master_example.sv(49): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 master_example.sv(50) " "Verilog HDL Declaration information at master_example.sv(50): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 master_example.sv(51) " "Verilog HDL Declaration information at master_example.sv(51): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486482009332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_example " "Found entity 1: master_example" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_addsub.v 22 22 " "Found 22 design units, including 22 entities, in source file fp_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_AddSub_altbarrel_shift_t8e " "Found entity 1: FP_AddSub_altbarrel_shift_t8e" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_AddSub_altbarrel_shift_ipb " "Found entity 2: FP_AddSub_altbarrel_shift_ipb" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_AddSub_altpriority_encoder_3v7 " "Found entity 3: FP_AddSub_altpriority_encoder_3v7" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "4 FP_AddSub_altpriority_encoder_3e8 " "Found entity 4: FP_AddSub_altpriority_encoder_3e8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "5 FP_AddSub_altpriority_encoder_6v7 " "Found entity 5: FP_AddSub_altpriority_encoder_6v7" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "6 FP_AddSub_altpriority_encoder_6e8 " "Found entity 6: FP_AddSub_altpriority_encoder_6e8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "7 FP_AddSub_altpriority_encoder_bv7 " "Found entity 7: FP_AddSub_altpriority_encoder_bv7" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "8 FP_AddSub_altpriority_encoder_be8 " "Found entity 8: FP_AddSub_altpriority_encoder_be8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "9 FP_AddSub_altpriority_encoder_r08 " "Found entity 9: FP_AddSub_altpriority_encoder_r08" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "10 FP_AddSub_altpriority_encoder_rf8 " "Found entity 10: FP_AddSub_altpriority_encoder_rf8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "11 FP_AddSub_altpriority_encoder_qb6 " "Found entity 11: FP_AddSub_altpriority_encoder_qb6" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "12 FP_AddSub_altpriority_encoder_nh8 " "Found entity 12: FP_AddSub_altpriority_encoder_nh8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "13 FP_AddSub_altpriority_encoder_qh8 " "Found entity 13: FP_AddSub_altpriority_encoder_qh8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "14 FP_AddSub_altpriority_encoder_vh8 " "Found entity 14: FP_AddSub_altpriority_encoder_vh8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "15 FP_AddSub_altpriority_encoder_fj8 " "Found entity 15: FP_AddSub_altpriority_encoder_fj8" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "16 FP_AddSub_altpriority_encoder_n28 " "Found entity 16: FP_AddSub_altpriority_encoder_n28" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "17 FP_AddSub_altpriority_encoder_q28 " "Found entity 17: FP_AddSub_altpriority_encoder_q28" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "18 FP_AddSub_altpriority_encoder_v28 " "Found entity 18: FP_AddSub_altpriority_encoder_v28" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "19 FP_AddSub_altpriority_encoder_f48 " "Found entity 19: FP_AddSub_altpriority_encoder_f48" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "20 FP_AddSub_altpriority_encoder_e48 " "Found entity 20: FP_AddSub_altpriority_encoder_e48" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "21 FP_AddSub_altfp_add_sub_ork " "Found entity 21: FP_AddSub_altfp_add_sub_ork" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""} { "Info" "ISGN_ENTITY_NAME" "22 FP_AddSub " "Found entity 22: FP_AddSub" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 2558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mult_altfp_mult_pdo " "Found entity 1: FP_Mult_altfp_mult_pdo" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009472 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_Mult " "Found entity 2: FP_Mult" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482009472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482009472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482009472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(669) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(669): created implicit net for \"txrp_tlp_ack\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 669 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482009472 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(41) " "Verilog HDL Parameter Declaration warning at user_module.sv(41): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(42) " "Verilog HDL Parameter Declaration warning at user_module.sv(42): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(43) " "Verilog HDL Parameter Declaration warning at user_module.sv(43): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(44) " "Verilog HDL Parameter Declaration warning at user_module.sv(44): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(45) " "Verilog HDL Parameter Declaration warning at user_module.sv(45): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(47) " "Verilog HDL Parameter Declaration warning at user_module.sv(47): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(48) " "Verilog HDL Parameter Declaration warning at user_module.sv(48): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(49) " "Verilog HDL Parameter Declaration warning at user_module.sv(49): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(51) " "Verilog HDL Parameter Declaration warning at user_module.sv(51): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(52) " "Verilog HDL Parameter Declaration warning at user_module.sv(52): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(53) " "Verilog HDL Parameter Declaration warning at user_module.sv(53): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(54) " "Verilog HDL Parameter Declaration warning at user_module.sv(54): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(55) " "Verilog HDL Parameter Declaration warning at user_module.sv(55): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(56) " "Verilog HDL Parameter Declaration warning at user_module.sv(56): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/user_module.sv" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(41) " "Verilog HDL Parameter Declaration warning at user_module.sv(41): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(42) " "Verilog HDL Parameter Declaration warning at user_module.sv(42): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(43) " "Verilog HDL Parameter Declaration warning at user_module.sv(43): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(44) " "Verilog HDL Parameter Declaration warning at user_module.sv(44): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(45) " "Verilog HDL Parameter Declaration warning at user_module.sv(45): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(47) " "Verilog HDL Parameter Declaration warning at user_module.sv(47): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(48) " "Verilog HDL Parameter Declaration warning at user_module.sv(48): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(49) " "Verilog HDL Parameter Declaration warning at user_module.sv(49): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(51) " "Verilog HDL Parameter Declaration warning at user_module.sv(51): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(52) " "Verilog HDL Parameter Declaration warning at user_module.sv(52): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(53) " "Verilog HDL Parameter Declaration warning at user_module.sv(53): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(54) " "Verilog HDL Parameter Declaration warning at user_module.sv(54): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(55) " "Verilog HDL Parameter Declaration warning at user_module.sv(55): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "user_module user_module.sv(56) " "Verilog HDL Parameter Declaration warning at user_module.sv(56): Parameter Declaration in module \"user_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1486482009502 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(316) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(316): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1486482009602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(326) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(326): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1486482009602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(336) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(336): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1486482009602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(680) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(680): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1486482009612 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sgdma.v(1481) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sgdma.v(1481): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1486482009612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_example " "Elaborating entity \"master_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486482010112 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG master_example.sv(42) " "Output port \"LEDG\" at master_example.sv(42) has no driver" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482010122 "|master_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie amm_master_qsys_with_pcie:amm_master_inst " "Elaborating entity \"amm_master_qsys_with_pcie\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\"" {  } { { "master_example.sv" "amm_master_inst" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482010142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_module amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0 " "Elaborating entity \"user_module\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "user_module_0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482010242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(219) " "Verilog HDL assignment warning at user_module.sv(219): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010252 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(269) " "Verilog HDL assignment warning at user_module.sv(269): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010252 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(304) " "Verilog HDL assignment warning at user_module.sv(304): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(338) " "Verilog HDL assignment warning at user_module.sv(338): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(373) " "Verilog HDL assignment warning at user_module.sv(373): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 user_module.sv(378) " "Verilog HDL assignment warning at user_module.sv(378): truncated value with size 32 to match size of target (4)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(480) " "Verilog HDL assignment warning at user_module.sv(480): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 user_module.sv(485) " "Verilog HDL assignment warning at user_module.sv(485): truncated value with size 32 to match size of target (9)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(490) " "Verilog HDL assignment warning at user_module.sv(490): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(491) " "Verilog HDL assignment warning at user_module.sv(491): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010262 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 user_module.sv(527) " "Verilog HDL assignment warning at user_module.sv(527): truncated value with size 32 to match size of target (9)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010272 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_module.sv(534) " "Verilog HDL assignment warning at user_module.sv(534): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010272 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 user_module.sv(537) " "Verilog HDL assignment warning at user_module.sv(537): truncated value with size 32 to match size of target (9)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482010272 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display_data user_module.sv(18) " "Output port \"display_data\" at user_module.sv(18) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482010292 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|user_module:user_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_levelu amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP " "Elaborating entity \"top_levelu\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "TOP" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482010412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "p_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"p_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482010772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPreg amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|FPreg:RegM " "Elaborating entity \"FPreg\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|FPreg:RegM\"" {  } { { "top_levelu.sv" "RegM" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/top_levelu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482010892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EigenReg amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|EigenReg:RegEig " "Elaborating entity \"EigenReg\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|EigenReg:RegEig\"" {  } { { "top_levelu.sv" "RegEig" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/top_levelu.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482011092 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482012842 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "EigReg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"EigReg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482012842 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482012842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProjReg amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj " "Elaborating entity \"ProjReg\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\"" {  } { { "top_levelu.sv" "RegProj" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/top_levelu.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482013372 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "p_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"p_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482016602 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Reg_P " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Reg_P\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482016602 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "p_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"p_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1486482016602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub " "Elaborating entity \"FP_AddSub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\"" {  } { { "ProjReg.sv" "FPSub" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/ProjReg.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482017542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altfp_add_sub_ork amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component " "Elaborating entity \"FP_AddSub_altfp_add_sub_ork\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\"" {  } { { "FP_AddSub.v" "FP_AddSub_altfp_add_sub_ork_component" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482017782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altbarrel_shift_t8e amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altbarrel_shift_t8e:lbarrel_shift " "Elaborating entity \"FP_AddSub_altbarrel_shift_t8e\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altbarrel_shift_t8e:lbarrel_shift\"" {  } { { "FP_AddSub.v" "lbarrel_shift" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482017932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altbarrel_shift_ipb amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altbarrel_shift_ipb:rbarrel_shift " "Elaborating entity \"FP_AddSub_altbarrel_shift_ipb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altbarrel_shift_ipb:rbarrel_shift\"" {  } { { "FP_AddSub.v" "rbarrel_shift" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482017972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_qb6 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"FP_AddSub_altpriority_encoder_qb6\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "FP_AddSub.v" "leading_zeroes_cnt" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_r08 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"FP_AddSub_altpriority_encoder_r08\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "FP_AddSub.v" "altpriority_encoder10" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_bv7 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"FP_AddSub_altpriority_encoder_bv7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "FP_AddSub.v" "altpriority_encoder12" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_6v7 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"FP_AddSub_altpriority_encoder_6v7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "FP_AddSub.v" "altpriority_encoder14" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_3v7 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6v7:altpriority_encoder14\|FP_AddSub_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"FP_AddSub_altpriority_encoder_3v7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6v7:altpriority_encoder14\|FP_AddSub_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "FP_AddSub.v" "altpriority_encoder16" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_3e8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6v7:altpriority_encoder14\|FP_AddSub_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"FP_AddSub_altpriority_encoder_3e8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6v7:altpriority_encoder14\|FP_AddSub_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "FP_AddSub.v" "altpriority_encoder17" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_6e8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"FP_AddSub_altpriority_encoder_6e8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_bv7:altpriority_encoder12\|FP_AddSub_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "FP_AddSub.v" "altpriority_encoder15" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_be8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"FP_AddSub_altpriority_encoder_be8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_r08:altpriority_encoder10\|FP_AddSub_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "FP_AddSub.v" "altpriority_encoder13" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_rf8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"FP_AddSub_altpriority_encoder_rf8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_qb6:leading_zeroes_cnt\|FP_AddSub_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "FP_AddSub.v" "altpriority_encoder11" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_e48 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"FP_AddSub_altpriority_encoder_e48\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "FP_AddSub.v" "trailing_zeros_cnt" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_fj8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"FP_AddSub_altpriority_encoder_fj8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "FP_AddSub.v" "altpriority_encoder24" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_vh8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\|FP_AddSub_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"FP_AddSub_altpriority_encoder_vh8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\|FP_AddSub_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "FP_AddSub.v" "altpriority_encoder26" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_qh8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\|FP_AddSub_altpriority_encoder_vh8:altpriority_encoder26\|FP_AddSub_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"FP_AddSub_altpriority_encoder_qh8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\|FP_AddSub_altpriority_encoder_vh8:altpriority_encoder26\|FP_AddSub_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "FP_AddSub.v" "altpriority_encoder28" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_nh8 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\|FP_AddSub_altpriority_encoder_vh8:altpriority_encoder26\|FP_AddSub_altpriority_encoder_qh8:altpriority_encoder28\|FP_AddSub_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"FP_AddSub_altpriority_encoder_nh8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_fj8:altpriority_encoder24\|FP_AddSub_altpriority_encoder_vh8:altpriority_encoder26\|FP_AddSub_altpriority_encoder_qh8:altpriority_encoder28\|FP_AddSub_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "FP_AddSub.v" "altpriority_encoder30" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_f48 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"FP_AddSub_altpriority_encoder_f48\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "FP_AddSub.v" "altpriority_encoder25" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_v28 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\|FP_AddSub_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"FP_AddSub_altpriority_encoder_v28\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\|FP_AddSub_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "FP_AddSub.v" "altpriority_encoder33" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482018912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_q28 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\|FP_AddSub_altpriority_encoder_v28:altpriority_encoder33\|FP_AddSub_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"FP_AddSub_altpriority_encoder_q28\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\|FP_AddSub_altpriority_encoder_v28:altpriority_encoder33\|FP_AddSub_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "FP_AddSub.v" "altpriority_encoder35" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_AddSub_altpriority_encoder_n28 amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\|FP_AddSub_altpriority_encoder_v28:altpriority_encoder33\|FP_AddSub_altpriority_encoder_q28:altpriority_encoder35\|FP_AddSub_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"FP_AddSub_altpriority_encoder_n28\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|FP_AddSub_altpriority_encoder_e48:trailing_zeros_cnt\|FP_AddSub_altpriority_encoder_f48:altpriority_encoder25\|FP_AddSub_altpriority_encoder_v28:altpriority_encoder33\|FP_AddSub_altpriority_encoder_q28:altpriority_encoder35\|FP_AddSub_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "FP_AddSub.v" "altpriority_encoder37" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1\"" {  } { { "FP_AddSub.v" "add_sub1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1819 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482019232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019242 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1819 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482019242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44f " "Found entity 1: add_sub_44f" {  } { { "db/add_sub_44f.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_44f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482019302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482019302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44f amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1\|add_sub_44f:auto_generated " "Elaborating entity \"add_sub_44f\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub1\|add_sub_44f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3\"" {  } { { "FP_AddSub.v" "add_sub3" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1869 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482019352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019352 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1869 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482019352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14f " "Found entity 1: add_sub_14f" {  } { { "db/add_sub_14f.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_14f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482019422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482019422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14f amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3\|add_sub_14f:auto_generated " "Elaborating entity \"add_sub_14f\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub3\|add_sub_14f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4\"" {  } { { "FP_AddSub.v" "add_sub4" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1886 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482019462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019462 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1886 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482019462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eri " "Found entity 1: add_sub_eri" {  } { { "db/add_sub_eri.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_eri.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482019522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482019522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eri amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4\|add_sub_eri:auto_generated " "Elaborating entity \"add_sub_eri\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub4\|add_sub_eri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6\"" {  } { { "FP_AddSub.v" "add_sub6" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1930 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482019742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019742 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1930 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482019742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_33f " "Found entity 1: add_sub_33f" {  } { { "db/add_sub_33f.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_33f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482019802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482019802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_33f amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6\|add_sub_33f:auto_generated " "Elaborating entity \"add_sub_33f\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub6\|add_sub_33f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7\"" {  } { { "FP_AddSub.v" "add_sub7" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1955 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019852 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1955 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482019852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4hj " "Found entity 1: add_sub_4hj" {  } { { "db/add_sub_4hj.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_4hj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482019922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482019922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4hj amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7\|add_sub_4hj:auto_generated " "Elaborating entity \"add_sub_4hj\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub7\|add_sub_4hj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8\"" {  } { { "FP_AddSub.v" "add_sub8" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1982 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482019972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482019972 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 1982 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482019972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4f " "Found entity 1: add_sub_i4f" {  } { { "db/add_sub_i4f.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_i4f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i4f amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8\|add_sub_i4f:auto_generated " "Elaborating entity \"add_sub_i4f\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_add_sub:add_sub8\|add_sub_i4f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FP_AddSub.v" "trailing_zeros_limit_comparator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 2033 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482020142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020142 ""}  } { { "FP_AddSub.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_AddSub.v" 2033 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482020142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mig " "Found entity 1: cmpr_mig" {  } { { "db/cmpr_mig.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_mig.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mig amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_mig:auto_generated " "Elaborating entity \"cmpr_mig\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPSub\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_mig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Mult amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0 " "Elaborating entity \"FP_Mult\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\"" {  } { { "ProjReg.sv" "FPMult0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/ProjReg.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Mult_altfp_mult_pdo amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component " "Elaborating entity \"FP_Mult_altfp_mult_pdo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\"" {  } { { "FP_Mult.v" "FP_Mult_altfp_mult_pdo_component" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FP_Mult.v" "exp_add_adder" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482020352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020352 ""}  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482020352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88e " "Found entity 1: add_sub_88e" {  } { { "db/add_sub_88e.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_88e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_88e amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder\|add_sub_88e:auto_generated " "Elaborating entity \"add_sub_88e\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_add_adder\|add_sub_88e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FP_Mult.v" "exp_adj_adder" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 408 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482020482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020482 ""}  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 408 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482020482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sva.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sva.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sva " "Found entity 1: add_sub_sva" {  } { { "db/add_sub_sva.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_sva.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sva amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder\|add_sub_sva:auto_generated " "Elaborating entity \"add_sub_sva\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_adj_adder\|add_sub_sva:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FP_Mult.v" "exp_bias_subtr" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 431 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482020602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020602 ""}  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 431 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482020602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qog " "Found entity 1: add_sub_qog" {  } { { "db/add_sub_qog.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_qog.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qog amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_qog:auto_generated " "Elaborating entity \"add_sub_qog\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_qog:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder\"" {  } { { "FP_Mult.v" "man_round_adder" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder\"" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 457 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482020722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020722 ""}  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 457 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482020722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j1c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j1c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j1c " "Found entity 1: add_sub_j1c" {  } { { "db/add_sub_j1c.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_j1c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j1c amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder\|add_sub_j1c:auto_generated " "Elaborating entity \"add_sub_j1c\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_add_sub:man_round_adder\|add_sub_j1c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult\"" {  } { { "FP_Mult.v" "man_product2_mult" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult\"" {  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020862 ""}  } { { "FP_Mult.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/FP_Mult.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482020862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/mult_16t.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482020932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482020932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_16t amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult\|mult_16t:auto_generated " "Elaborating entity \"mult_16t\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_Mult:FPMult0\|FP_Mult_altfp_mult_pdo:FP_Mult_altfp_mult_pdo_component\|lpm_mult:man_product2_mult\|mult_16t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482020932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputlogic amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|outputlogic:OUT_LOGIC " "Elaborating entity \"outputlogic\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|outputlogic:OUT_LOGIC\"" {  } { { "top_levelu.sv" "OUT_LOGIC" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/top_levelu.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "altpll_qsys" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "stdsync2" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "dffpipe3" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2:sd1 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2:sd1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "sd1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "pcie_internal_hip" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482028772 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482028792 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482029092 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482029092 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482029092 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482029092 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482029092 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482029152 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(414) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(414): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482029162 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029432 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482029462 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029682 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482029682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482029742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482029742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482029772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482029772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_n2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482029872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482029872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482029882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030292 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482030292 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482030302 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030392 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482030392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_r2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482030822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030832 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482030832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482030922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482030922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482030922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031102 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482031122 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031272 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482031272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482031352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482031352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482031372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482031372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_52e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482031462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482031462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482031562 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482031562 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031602 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "payload_limit_cntr altpciexpav_stif_txresp_cntrl.v(342) " "Verilog HDL Always Construct warning at altpciexpav_stif_txresp_cntrl.v(342): inferring latch(es) for variable \"payload_limit_cntr\", which holds its previous value in one or more paths through the always construct" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1486482031602 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(453) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(453): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 453 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482031612 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altpciexpav_stif_txresp_cntrl.v(563) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(563): truncated value with size 9 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482031612 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[0\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[0\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486482031622 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[1\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[1\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486482031622 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[2\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[2\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486482031622 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031722 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482031722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482031802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482031802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482031912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482031912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482031912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032222 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482032222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_13e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482032882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032892 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482032892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482032982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482032982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482032982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482033082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482033082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033232 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482033232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482033322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482033322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482033402 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482033402 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482033402 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482033402 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(437) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(437): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 437 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482033402 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(829) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(829): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 829 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482033422 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1019) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1019): truncated value with size 32 to match size of target (10)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482033422 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033622 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482033622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482033682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482033682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482033712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482033712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_s2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482033832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482033832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482033922 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482033972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034082 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482034082 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1486482034162 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1486482034162 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1486482034162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482034162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482034162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482034222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482034222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482034222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482034222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482034222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1486482034222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cg_num_p2a_mailbox_i altpciexpav_stif_cr_interrupt.v(677) " "Verilog HDL Always Construct warning at altpciexpav_stif_cr_interrupt.v(677): variable \"cg_num_p2a_mailbox_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 677 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1486482034232 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482034322 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip_altgx_internal\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "altgx_internal" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482034782 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482035022 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(107) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482035022 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "pll0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036312 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482036312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482036392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482036392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "reset_controller_internal" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482036412 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482036412 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036422 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1486482036422 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1486482036422 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036422 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "pipe_interface_internal" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036522 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486482036532 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "rst_controller" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sdram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram " "Elaborating entity \"amm_master_qsys_with_pcie_sdram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sdram_input_efifo_module amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module " "Elaborating entity \"amm_master_qsys_with_pcie_sdram_input_efifo_module\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "the_amm_master_qsys_with_pcie_sdram_input_efifo_module" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_chain amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_chain\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_chain" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482036942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037202 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482037202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482037472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482037472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037532 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482037622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482037622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482037782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482037782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_command_grabber amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_command_grabber\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_command_grabber" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_read amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_read\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_read" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037922 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "amm_master_qsys_with_pcie_sgdma.v(1482) " "Verilog HDL Case Statement information at amm_master_qsys_with_pcie_sgdma.v(1482): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486482037932 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_readfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_readfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_readfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482037982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038572 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482038572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482038642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482038642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482038672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482038672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_v2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482038772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482038772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482038901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482038901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_8d41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482038921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482038991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482038991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_8d41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_writefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_writefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_writefifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039181 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482039181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q541 " "Found entity 1: scfifo_q541" {  } { { "db/scfifo_q541.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_q541.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q541 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated " "Elaborating entity \"scfifo_q541\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1c41 " "Found entity 1: a_dpfifo_1c41" {  } { { "db/a_dpfifo_1c41.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1c41 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo " "Elaborating entity \"a_dpfifo_1c41\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\"" {  } { { "db/scfifo_q541.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_q541.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6e1 " "Found entity 1: altsyncram_d6e1" {  } { { "db/altsyncram_d6e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_d6e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram " "Elaborating entity \"altsyncram_d6e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram\"" {  } { { "db/a_dpfifo_1c41.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g09 " "Found entity 1: cmpr_g09" {  } { { "db/cmpr_g09.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_g09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:almost_full_comparer " "Elaborating entity \"cmpr_g09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:almost_full_comparer\"" {  } { { "db/a_dpfifo_1c41.tdf" "almost_full_comparer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:three_comparison " "Elaborating entity \"cmpr_g09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:three_comparison\"" {  } { { "db/a_dpfifo_1c41.tdf" "three_comparison" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_trb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_trb " "Found entity 1: cntr_trb" {  } { { "db/cntr_trb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_trb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_trb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_trb:rd_ptr_msb " "Elaborating entity \"cntr_trb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_trb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1c41.tdf" "rd_ptr_msb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_as7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_as7 " "Found entity 1: cntr_as7" {  } { { "db/cntr_as7.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_as7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_as7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_as7:usedw_counter " "Elaborating entity \"cntr_as7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_as7:usedw_counter\"" {  } { { "db/a_dpfifo_1c41.tdf" "usedw_counter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_urb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_urb " "Found entity 1: cntr_urb" {  } { { "db/cntr_urb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_urb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482039761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482039761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_urb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_urb:wr_ptr " "Elaborating entity \"cntr_urb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_urb:wr_ptr\"" {  } { { "db/a_dpfifo_1c41.tdf" "wr_ptr" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_write amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_write\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_write" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_command_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_command_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_command_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482039991 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482039991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1e1 " "Found entity 1: altsyncram_t1e1" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram " "Elaborating entity \"altsyncram_t1e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_desc_address_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_desc_address_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040671 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482040671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482040811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482040811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_status_token_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_status_token_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_status_token_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482040951 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482040951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482041011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482041011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482041041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482041041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vud1 " "Found entity 1: altsyncram_vud1" {  } { { "db/altsyncram_vud1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_vud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482041131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482041131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vud1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram " "Elaborating entity \"altsyncram_vud1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "mm_interconnect_0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:user_module_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:user_module_0_avalon_master_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "user_module_0_avalon_master_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_read_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482041981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_write_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:user_module_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:user_module_0_avalon_master_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "user_module_0_avalon_master_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_read_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_write_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482042761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_agent_rdata_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router\|amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router\|amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_003:router_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_003" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_003:router_003\|amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_003:router_003\|amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_005 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_005\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_005:router_005\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_005" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_005_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_005:router_005\|amm_master_qsys_with_pcie_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_005_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_005:router_005\|amm_master_qsys_with_pcie_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_006 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_006\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_006" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_limiter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482043801 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482043891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482044361 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482044971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482045251 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_to_sgdma_m_read_rsp_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482045371 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482045371 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482045371 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "crosser" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482045671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045671 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482045671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "crosser_002" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "mm_interconnect_1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482045911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "pcie_ip_bar1_0_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:user_module_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:user_module_0_avalon_slave_0_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "pcie_ip_bar1_0_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:user_module_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:user_module_0_avalon_slave_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:user_module_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:user_module_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:user_module_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:user_module_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:user_module_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:user_module_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "router" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router\|amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router\|amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "router_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482046821 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482046931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:user_module_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:user_module_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:user_module_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482047181 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:user_module_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482047181 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:user_module_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482047181 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:user_module_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:user_module_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:user_module_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "user_module_0_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "crosser" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "mm_interconnect_2" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "sgdma_csr_translator" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_bar2_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_ip_cra_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_agent" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "router" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482047961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router\|amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router\|amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "router_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_bar2_limiter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486482048141 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_rsp_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482048861 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482048861 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486482048861 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_cmd_width_adapter" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482048971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_irq_mapper amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_irq_mapper:irq_mapper " "Elaborating entity \"amm_master_qsys_with_pcie_irq_mapper\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_irq_mapper:irq_mapper\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "irq_mapper" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482049071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482049081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482049111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller_001" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482049141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:hex0 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:hex0\"" {  } { { "master_example.sv" "hex0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482049191 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1486482058841 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1486482058841 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1486482058851 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482058901 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482058901 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482058901 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482058901 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1486482058911 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486482059021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_hep.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hep.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_hep " "Found entity 1: sld_ela_trigger_hep" {  } { { "db/sld_ela_trigger_hep.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/sld_ela_trigger_hep.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482062991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482062991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_master_example_auto_signaltap_0_1_9659.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_master_example_auto_signaltap_0_1_9659.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_master_example_auto_signaltap_0_1_9659 " "Found entity 1: sld_reserved_master_example_auto_signaltap_0_1_9659" {  } { { "db/sld_reserved_master_example_auto_signaltap_0_1_9659.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/sld_reserved_master_example_auto_signaltap_0_1_9659.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482064801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482064801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q524 " "Found entity 1: altsyncram_q524" {  } { { "db/altsyncram_q524.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_q524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482077961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482077961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o0d " "Found entity 1: mux_o0d" {  } { { "db/mux_o0d.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/mux_o0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482078511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482078511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482078661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482078661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mi " "Found entity 1: cntr_6mi" {  } { { "db/cntr_6mi.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_6mi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482078821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482078821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkc " "Found entity 1: cmpr_pkc" {  } { { "db/cmpr_pkc.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_pkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482078901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482078901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_faj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_faj " "Found entity 1: cntr_faj" {  } { { "db/cntr_faj.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_faj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482079021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482079021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bki " "Found entity 1: cntr_bki" {  } { { "db/cntr_bki.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_bki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482079261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482079261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_lkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482079341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482079341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482079461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482079461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482079531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482079531 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482080901 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1486482081481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.02.07.13:41:29 Progress: Loading sld99991719/alt_sld_fab_wrapper_hw.tcl " "2017.02.07.13:41:29 Progress: Loading sld99991719/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482089450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482092450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482092730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482093984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482094014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482094044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482094114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482094124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1486482094134 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1486482094864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99991719/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99991719/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld99991719/alt_sld_fab.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482095114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482095154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482095164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482095174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482095224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482095244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482095244 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 40 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 72 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 104 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2600 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2632 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2664 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2696 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2728 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2760 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2792 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2824 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2856 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2888 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2920 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2952 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 2984 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3016 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3048 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3080 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3112 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3208 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3240 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3272 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3304 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 3336 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_d6e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_d6e1.tdf" 2216 2 0 } } { "db/a_dpfifo_1c41.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_1c41.tdf" 47 2 0 } } { "db/scfifo_q541.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_q541.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1959 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2905 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_v2e1.tdf" 2216 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1716 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2884 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_h3e1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_73e1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_r2e1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_r2e1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_n2e1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_n2e1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 423 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482101904 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1486482101904 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1486482101904 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1264 " "Ignored 1264 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1264 " "Ignored 1264 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1486482116404 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1486482116404 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1486482181723 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1486482181723 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|master_example\|amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|master_example\|amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1486482388379 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 1128 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482410218 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 1096 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482410218 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_t1e1.tdf" 1064 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 479 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482410218 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1486482410218 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1486482410218 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 27 " "Parameter WIDTH set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|infinity_magnitude_sub_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|infinity_magnitude_sub_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 17 " "Parameter WIDTH set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 132 " "Parameter WIDTH set to 132" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1486482419658 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419658 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1486482419658 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|Mult1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "Mult1" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419668 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|Mult2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "Mult2" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 486 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419668 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|Mult0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "Mult0" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419668 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1486482419668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419768 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482419768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9h1 " "Found entity 1: altsyncram_e9h1" {  } { { "db/altsyncram_e9h1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_e9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482419858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482419858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482419978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 27 " "Parameter \"WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482419978 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482419978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dom " "Found entity 1: shift_taps_dom" {  } { { "db/shift_taps_dom.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_dom.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06b1 " "Found entity 1: altsyncram_06b1" {  } { { "db/altsyncram_06b1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_06b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1tf " "Found entity 1: cntr_1tf" {  } { { "db/cntr_1tf.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_1tf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_och.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_och.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_och " "Found entity 1: cntr_och" {  } { { "db/cntr_och.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_och.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482420368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482420368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482420368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 17 " "Parameter \"WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482420368 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482420368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bom " "Found entity 1: shift_taps_bom" {  } { { "db/shift_taps_bom.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_bom.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5b1 " "Found entity 1: altsyncram_s5b1" {  } { { "db/altsyncram_s5b1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_s5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_0tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cmpr_ikc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mch " "Found entity 1: cntr_mch" {  } { { "db/cntr_mch.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_mch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482420808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482420808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482420808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482420808 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482420808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482420948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482420948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482421158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|top_levelu:TOP\|ProjReg:RegProj\|FP_AddSub:FPAdd0\|FP_AddSub_altfp_add_sub_ork:FP_AddSub_altfp_add_sub_ork_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 132 " "Parameter \"WIDTH\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421158 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482421158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_npm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_npm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_npm " "Found entity 1: shift_taps_npm" {  } { { "db/shift_taps_npm.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_npm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf61 " "Found entity 1: altsyncram_pf61" {  } { { "db/altsyncram_pf61.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/altsyncram_pf61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7e " "Found entity 1: add_sub_s7e" {  } { { "db/add_sub_s7e.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_s7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jch " "Found entity 1: cntr_jch" {  } { { "db/cntr_jch.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/cntr_jch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421658 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482421658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482421908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482421908 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482421968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486482422038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486482422038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|altshift:external_latency_ffs amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 376 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 486 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult2 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422128 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 486 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482422128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 307 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422248 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 307 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486482422248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\|multcore:mult_core amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\|altshift:external_latency_ffs amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|user_module:user_module_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/user_module.sv" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486482422358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_RX_P 0 " "Ignored assignment(s) for \"PCIE_RX_P\[0\]\" because \"PCIE_RX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_RX_P" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1486482436438 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_RX_P 1 " "Ignored assignment(s) for \"PCIE_RX_P\[1\]\" because \"PCIE_RX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_RX_P" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1486482436438 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_TX_P 0 " "Ignored assignment(s) for \"PCIE_TX_P\[0\]\" because \"PCIE_TX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_TX_P" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 67 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1486482436438 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_TX_P 1 " "Ignored assignment(s) for \"PCIE_TX_P\[1\]\" because \"PCIE_TX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_TX_P" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 67 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1486482436438 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "26 " "26 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1486482437518 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FAN_CTRL VCC pin " "The pin \"FAN_CTRL\" is fed by VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1486482439397 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1486482439397 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 440 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" 204 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 944 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 304 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "ProjReg.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/ProjReg.sv" 87 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1481 -1 0 } } { "db/shift_taps_dom.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_dom.tdf" 39 2 0 } } { "db/shift_taps_bom.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_bom.tdf" 39 2 0 } } { "db/shift_taps_npm.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_npm.tdf" 42 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 744 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" 218 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3777 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1486482440467 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1486482440467 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FAN_CTRL~synth " "Node \"FAN_CTRL~synth\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482511056 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1486482511056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486482511076 "|master_example|PCIE_WAKE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1486482511076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482518636 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1267 " "1267 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1486482603254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/output_files/master_example.map.smsg " "Generated suppressed messages file C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/output_files/master_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1486482613574 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 671 909 0 0 238 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 671 of its 909 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 238 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1486482624544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486482627374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482627374 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 195 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1486482631974 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_drn2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 195 0 0 } } { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 159 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1486482631974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/henrique/Documents/de2i150-master/demo_advanced/hardware/master_example.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486482638324 "|master_example|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1486482638324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80278 " "Implemented 80278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486482638334 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486482638334 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1486482638334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78519 " "Implemented 78519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486482638334 ""} { "Info" "ICUT_CUT_TM_RAMS" "1521 " "Implemented 1521 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1486482638334 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1486482638334 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "56 " "Implemented 56 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1486482638334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486482638334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 391 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1611 " "Peak virtual memory: 1611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486482639273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 07 13:50:39 2017 " "Processing ended: Tue Feb 07 13:50:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486482639273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:22 " "Elapsed time: 00:11:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486482639273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:20 " "Total CPU time (on all processors): 00:11:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486482639273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486482639273 ""}
