

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Thu Oct  3 12:33:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   640011|   640011|  2.131 ms|  2.131 ms|  640011|  640011|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop2_loop3  |   640009|   640009|        14|          4|          1|  160000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      239|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      478|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      189|    -|
|Register             |        -|     -|      548|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     3|      934|     1034|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U16   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |mul_9ns_10ns_18_1_1_U18            |mul_9ns_10ns_18_1_1            |        0|   0|    0|   62|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  478|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v12_U  |node4_v30_RAM_AUTO_1R1W  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        1|  0|   0|    0|   400|   32|     1|        12800|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_165_p2               |         +|   0|  0|  25|          18|           1|
    |add_ln50_fu_177_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln51_fu_245_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln54_fu_283_p2                 |         +|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_442                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_451                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_455                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_159_p2                |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln51_1_fu_250_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln51_fu_183_p2                |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln56_fu_293_p2                |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln63_fu_216_p2                |      icmp|   0|  0|  16|           9|           8|
    |or_ln50_fu_189_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_133_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln50_1_fu_203_p3            |    select|   0|  0|   9|           1|           9|
    |select_ln50_fu_195_p3              |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 239|         120|          85|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_p_load               |  14|          3|   32|         96|
    |ap_sig_allocacmp_v13_load             |   9|          2|    9|         18|
    |ap_sig_allocacmp_v14_load             |   9|          2|    9|         18|
    |empty_fu_70                           |   9|          2|   32|         64|
    |indvar_flatten_fu_66                  |   9|          2|   18|         36|
    |real_start                            |   9|          2|    1|          2|
    |v12_address0                          |  14|          3|    9|         27|
    |v13_fu_62                             |   9|          2|    9|         18|
    |v14_fu_58                             |   9|          2|    9|         18|
    |v45_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 189|         41|  154|        352|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_70                       |  32|   0|   32|          0|
    |icmp_ln50_reg_335                 |   1|   0|    1|          0|
    |icmp_ln51_1_reg_380               |   1|   0|    1|          0|
    |icmp_ln56_reg_409                 |   1|   0|    1|          0|
    |icmp_ln56_reg_409_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln63_reg_361                 |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |  18|   0|   18|          0|
    |mul_ln54_reg_365                  |  18|   0|   18|          0|
    |or_ln50_reg_339                   |   1|   0|    1|          0|
    |or_ln50_reg_339_pp0_iter1_reg     |   1|   0|    1|          0|
    |select_ln50_1_reg_350             |   9|   0|    9|          0|
    |select_ln50_reg_343               |   9|   0|    9|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v12_addr_reg_370                  |   9|   0|    9|          0|
    |v12_load_reg_389                  |  32|   0|   32|          0|
    |v13_fu_62                         |   9|   0|    9|          0|
    |v14_fu_58                         |   9|   0|    9|          0|
    |v15_reg_414                       |  32|   0|   32|          0|
    |v18_reg_394                       |  32|   0|   32|          0|
    |v19_reg_419                       |  32|   0|   32|          0|
    |v42_load_reg_375                  |  32|   0|   32|          0|
    |icmp_ln50_reg_335                 |  64|  32|    1|          0|
    |icmp_ln51_1_reg_380               |  64|  32|    1|          0|
    |icmp_ln63_reg_361                 |  64|  32|    1|          0|
    |v12_addr_reg_370                  |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 548| 128|  304|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|         node2|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v8_address0         |  out|   18|   ap_memory|            v8|         array|
|v8_ce0              |  out|    1|   ap_memory|            v8|         array|
|v8_q0               |   in|   32|   ap_memory|            v8|         array|
|v42_address0        |  out|    9|   ap_memory|           v42|         array|
|v42_ce0             |  out|    1|   ap_memory|           v42|         array|
|v42_q0              |   in|   32|   ap_memory|           v42|         array|
|v45_din             |  out|   32|     ap_fifo|           v45|       pointer|
|v45_num_data_valid  |   in|   10|     ap_fifo|           v45|       pointer|
|v45_fifo_cap        |   in|   10|     ap_fifo|           v45|       pointer|
|v45_full_n          |   in|    1|     ap_fifo|           v45|       pointer|
|v45_write           |  out|    1|     ap_fifo|           v45|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

