INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/counter_vio/counter_vio.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
