Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Oct 30 17:47:22 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Matteo/Desktop/Sistemi_Digitali/ConvSimd/timing_report_15ns.txt
| Design       : CONV_SIMD_3X3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

RST
SIMD
START
w00[0]
w00[1]
w00[2]
w00[3]
w01[0]
w01[1]
w01[2]
w01[3]
w02[0]
w02[1]
w02[2]
w02[3]
w10[0]
w10[1]
w10[2]
w10[3]
w11[0]
w11[1]
w11[2]
w11[3]
w12[0]
w12[1]
w12[2]
w12[3]
w20[0]
w20[1]
w20[2]
w20[3]
w21[0]
w21[1]
w21[2]
w21[3]
w22[0]
w22[1]
w22[2]
w22[3]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

PIXEL_OUT[0]
PIXEL_OUT[10]
PIXEL_OUT[11]
PIXEL_OUT[12]
PIXEL_OUT[13]
PIXEL_OUT[14]
PIXEL_OUT[15]
PIXEL_OUT[16]
PIXEL_OUT[17]
PIXEL_OUT[18]
PIXEL_OUT[19]
PIXEL_OUT[1]
PIXEL_OUT[20]
PIXEL_OUT[21]
PIXEL_OUT[22]
PIXEL_OUT[23]
PIXEL_OUT[24]
PIXEL_OUT[25]
PIXEL_OUT[26]
PIXEL_OUT[27]
PIXEL_OUT[28]
PIXEL_OUT[29]
PIXEL_OUT[2]
PIXEL_OUT[30]
PIXEL_OUT[31]
PIXEL_OUT[3]
PIXEL_OUT[4]
PIXEL_OUT[5]
PIXEL_OUT[6]
PIXEL_OUT[7]
PIXEL_OUT[8]
PIXEL_OUT[9]
valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.397        0.000                      0                 7982        0.038        0.000                      0                 7982        6.520        0.000                       0                  2698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.397        0.000                      0                 7982        0.038        0.000                      0                 7982        6.520        0.000                       0                  2698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.555ns  (logic 4.013ns (34.729%)  route 7.542ns (65.271%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 19.505 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.396 r  CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[1]/Q
                         net (fo=4, routed)           1.112     6.508    CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3[1]
    SLICE_X11Y44                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I3
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           0.838     7.470    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X12Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.153     7.623 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.593     8.216    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X12Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.324     8.540 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.595     9.136    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X13Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X13Y43         LUT5 (Prop_lut5_I0_O)        0.374     9.510 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.570    10.080    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X13Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.327    10.407 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.281    10.688    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X13Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[31]_i_2/I0
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.328    11.016 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[31]_i_2/O
                         net (fo=7, routed)           0.594    11.610    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X13Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.327    11.937 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.570    12.507    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X13Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.119    12.626 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.570    13.196    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X14Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.324    13.520 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.460    13.980    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X16Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X16Y42         LUT5 (Prop_lut5_I0_O)        0.324    14.304 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.445    14.749    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X15Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.321    15.070 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.471    15.542    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X14Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/I2
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.326    15.868 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/O
                         net (fo=2, routed)           0.441    16.309    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3_n_0
    SLICE_X13Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_1/I4
    SLICE_X13Y43         LUT5 (Prop_lut5_I4_O)        0.124    16.433 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_1/O
                         net (fo=1, routed)           0.000    16.433    CONVOLUTORE/SOMMA_FINALE/Z[23]
    SLICE_X13Y43         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.689    19.505    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]/C
                         clock pessimism              0.331    19.837    
                         clock uncertainty           -0.035    19.801    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.029    19.830    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -16.433    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.534ns  (logic 4.013ns (34.792%)  route 7.521ns (65.208%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 19.504 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.396 r  CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[1]/Q
                         net (fo=4, routed)           1.112     6.508    CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3[1]
    SLICE_X11Y44                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/I3
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[19]_i_2/O
                         net (fo=4, routed)           0.838     7.470    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_2
    SLICE_X12Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/I0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.153     7.623 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[21]_i_2/O
                         net (fo=4, routed)           0.593     8.216    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_4
    SLICE_X12Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/I0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.324     8.540 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_2/O
                         net (fo=4, routed)           0.595     9.136    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_6
    SLICE_X13Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/I0
    SLICE_X13Y43         LUT5 (Prop_lut5_I0_O)        0.374     9.510 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[25]_i_2/O
                         net (fo=4, routed)           0.570    10.080    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_8
    SLICE_X13Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/I0
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.327    10.407 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[27]_i_2/O
                         net (fo=4, routed)           0.281    10.688    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_10
    SLICE_X13Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[31]_i_2/I0
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.328    11.016 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[31]_i_2/O
                         net (fo=7, routed)           0.594    11.610    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cint_11
    SLICE_X13Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/I0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.327    11.937 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[14]_i_3/O
                         net (fo=4, routed)           0.570    12.507    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_1
    SLICE_X13Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/I0
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.119    12.626 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[16]_i_2/O
                         net (fo=4, routed)           0.570    13.196    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_3
    SLICE_X14Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/I0
    SLICE_X14Y42         LUT5 (Prop_lut5_I0_O)        0.324    13.520 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[18]_i_3/O
                         net (fo=4, routed)           0.460    13.980    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_5
    SLICE_X16Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/I0
    SLICE_X16Y42         LUT5 (Prop_lut5_I0_O)        0.324    14.304 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[20]_i_3/O
                         net (fo=4, routed)           0.445    14.749    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_7
    SLICE_X15Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/I0
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.321    15.070 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[22]_i_3/O
                         net (fo=5, routed)           0.471    15.542    CONVOLUTORE/SOMMA_FINALE/FINAL_SUM1_LVL4/cintM_9
    SLICE_X14Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/I2
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.326    15.868 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3/O
                         net (fo=2, routed)           0.420    16.288    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[23]_i_3_n_0
    SLICE_X13Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[11]_i_1/I0
    SLICE_X13Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.412 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT[11]_i_1/O
                         net (fo=1, routed)           0.000    16.412    CONVOLUTORE/SOMMA_FINALE/Z[11]
    SLICE_X13Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.688    19.504    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]/C
                         clock pessimism              0.331    19.836    
                         clock uncertainty           -0.035    19.800    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.029    19.829    CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         19.829    
                         arrival time                         -16.412    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.448ns  (logic 4.343ns (37.936%)  route 7.105ns (62.064%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 19.502 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     5.334 f  CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/Q
                         net (fo=4, routed)           0.972     6.306    CONVOLUTORE/SOMMA_FINALE/PL_3_REG[0]
    SLICE_X13Y47                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I1
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.430 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.529     6.959    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2_n_0
    SLICE_X12Y47                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.153     7.112 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.846     7.958    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2_n_0
    SLICE_X12Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.363     8.321 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.704     9.025    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2_n_0
    SLICE_X13Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.384     9.409 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.280     9.689    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2_n_0
    SLICE_X13Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.321    10.010 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.575    10.585    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2_n_0
    SLICE_X13Y44                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.355    10.940 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.458    11.398    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X15Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.327    11.725 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.599    12.324    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2_n_0
    SLICE_X14Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.150    12.474 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    12.778    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2_n_0
    SLICE_X14Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.343    13.121 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.674    13.796    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2_n_0
    SLICE_X15Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.383    14.179 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    14.459    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2_n_0
    SLICE_X15Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.325    14.784 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.617    15.400    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2_n_0
    SLICE_X17Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/I2
    SLICE_X17Y46         LUT5 (Prop_lut5_I2_O)        0.327    15.727 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/O
                         net (fo=2, routed)           0.267    15.994    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2_n_0
    SLICE_X17Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[12]_i_1/I0
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.332    16.326 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    16.326    CONVOLUTORE/SOMMA_FINALE/PMM_1[12]
    SLICE_X17Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.686    19.502    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/C
                         clock pessimism              0.331    19.834    
                         clock uncertainty           -0.035    19.798    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.031    19.829    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         19.829    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 4.016ns (35.436%)  route 7.317ns (64.564%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     5.334 r  CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/Q
                         net (fo=4, routed)           0.972     6.306    CONVOLUTORE/SOMMA_FINALE/PL_3_REG[0]
    SLICE_X13Y47                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I1
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.430 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.529     6.959    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2_n_0
    SLICE_X12Y47                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.153     7.112 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.846     7.958    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2_n_0
    SLICE_X12Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.363     8.321 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.704     9.025    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2_n_0
    SLICE_X13Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.384     9.409 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.280     9.689    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2_n_0
    SLICE_X13Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.321    10.010 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.575    10.585    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2_n_0
    SLICE_X13Y44                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.355    10.940 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.458    11.398    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X15Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.327    11.725 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.599    12.324    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2_n_0
    SLICE_X14Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.150    12.474 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    12.778    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2_n_0
    SLICE_X14Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.343    13.121 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.674    13.796    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2_n_0
    SLICE_X15Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.383    14.179 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    14.459    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2_n_0
    SLICE_X15Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.325    14.784 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.617    15.400    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2_n_0
    SLICE_X17Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_1/I4
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.332    15.732 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_1/O
                         net (fo=1, routed)           0.478    16.211    CONVOLUTORE/SOMMA_FINALE/PMM_1[11]
    SLICE_X16Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685    19.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/C
                         clock pessimism              0.331    19.833    
                         clock uncertainty           -0.035    19.797    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)       -0.081    19.716    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         19.716    
                         arrival time                         -16.211    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 4.327ns (37.836%)  route 7.109ns (62.164%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     5.297 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/Q
                         net (fo=3, routed)           0.842     6.138    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[1]
    SLICE_X13Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I3
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.296     6.434 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.700     7.135    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2_n_0
    SLICE_X12Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.117     7.252 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.771     8.022    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2_n_0
    SLICE_X12Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.341     8.363 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.595     8.958    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2_n_0
    SLICE_X14Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.377     9.335 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.293     9.628    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2_n_0
    SLICE_X14Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.323     9.951 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    10.390    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2_n_0
    SLICE_X14Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.321    10.711 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.451    11.163    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X15Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.348    11.511 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.617    12.128    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2_n_0
    SLICE_X14Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.116    12.244 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.467    12.710    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2_n_0
    SLICE_X14Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.357    13.067 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    13.525    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2_n_0
    SLICE_X16Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X16Y42         LUT5 (Prop_lut5_I0_O)        0.326    13.851 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.583    14.434    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2_n_0
    SLICE_X15Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.327    14.761 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.592    15.353    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2_n_0
    SLICE_X16Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.327    15.680 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.302    15.982    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2_n_0
    SLICE_X16Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[12]_i_1/I0
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.314 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    16.314    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[12]
    SLICE_X16Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685    19.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]/C
                         clock pessimism              0.331    19.833    
                         clock uncertainty           -0.035    19.797    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.031    19.828    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         19.828    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_0_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 4.247ns (37.081%)  route 7.206ns (62.919%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.817     4.877    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_0_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     5.333 f  CONVOLUTORE/SOMMA_FINALE/PL_0_REG_reg[0]/Q
                         net (fo=4, routed)           0.838     6.170    CONVOLUTORE/SOMMA_FINALE/PL_0_REG[0]
    SLICE_X16Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2/I0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.294 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.425     6.719    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2_n_0
    SLICE_X16Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2/I0
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.117     6.836 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.675     7.511    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2_n_0
    SLICE_X17Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2/I0
    SLICE_X17Y45         LUT5 (Prop_lut5_I0_O)        0.360     7.871 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.579     8.450    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2_n_0
    SLICE_X18Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2/I0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.358     8.808 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2/O
                         net (fo=3, routed)           0.583     9.391    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2_n_0
    SLICE_X21Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2/I0
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.328     9.719 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2/O
                         net (fo=2, routed)           0.570    10.290    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2_n_0
    SLICE_X22Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[1]_i_2/I0
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.353    10.643 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[1]_i_2/O
                         net (fo=5, routed)           0.458    11.101    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_11
    SLICE_X22Y44                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2/I0
    SLICE_X22Y44         LUT6 (Prop_lut6_I0_O)        0.332    11.433 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.704    12.137    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2_n_0
    SLICE_X17Y43                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2/I0
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.119    12.256 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.659    12.916    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2_n_0
    SLICE_X17Y42                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2/I0
    SLICE_X17Y42         LUT5 (Prop_lut5_I0_O)        0.360    13.276 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.280    13.556    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2_n_0
    SLICE_X17Y42                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2/I0
    SLICE_X17Y42         LUT5 (Prop_lut5_I0_O)        0.325    13.881 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.431    14.312    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2_n_0
    SLICE_X17Y41                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2/I0
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.325    14.637 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2/O
                         net (fo=3, routed)           0.448    15.085    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2_n_0
    SLICE_X17Y41                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_2/I2
    SLICE_X17Y41         LUT5 (Prop_lut5_I2_O)        0.358    15.443 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_2/O
                         net (fo=2, routed)           0.555    15.998    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_2_n_0
    SLICE_X18Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[12]_i_1/I0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.330 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    16.330    CONVOLUTORE/SOMMA_FINALE/PMM_0[12]
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685    19.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[12]/C
                         clock pessimism              0.349    19.851    
                         clock uncertainty           -0.035    19.815    
    SLICE_X18Y41         FDRE (Setup_fdre_C_D)        0.029    19.844    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                         -16.330    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.432ns  (logic 4.327ns (37.851%)  route 7.105ns (62.149%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     5.297 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/Q
                         net (fo=3, routed)           0.842     6.138    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[1]
    SLICE_X13Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I3
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.296     6.434 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.700     7.135    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2_n_0
    SLICE_X12Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.117     7.252 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.771     8.022    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2_n_0
    SLICE_X12Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.341     8.363 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.595     8.958    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2_n_0
    SLICE_X14Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.377     9.335 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.293     9.628    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2_n_0
    SLICE_X14Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.323     9.951 r  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    10.390    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2_n_0
    SLICE_X14Y45                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.321    10.711 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.451    11.163    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X15Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.348    11.511 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.617    12.128    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2_n_0
    SLICE_X14Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.116    12.244 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.467    12.710    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2_n_0
    SLICE_X14Y43                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.357    13.067 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    13.525    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2_n_0
    SLICE_X16Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X16Y42         LUT5 (Prop_lut5_I0_O)        0.326    13.851 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.583    14.434    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2_n_0
    SLICE_X15Y42                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.327    14.761 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.592    15.353    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2_n_0
    SLICE_X16Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.327    15.680 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.298    15.977    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2_n_0
    SLICE_X16Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[13]_i_1/I4
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.332    16.309 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    16.309    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[13]
    SLICE_X16Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685    19.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]/C
                         clock pessimism              0.331    19.833    
                         clock uncertainty           -0.035    19.797    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.032    19.829    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         19.829    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 4.339ns (37.914%)  route 7.105ns (62.086%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 19.502 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     5.334 f  CONVOLUTORE/SOMMA_FINALE/PL_3_REG_reg[0]/Q
                         net (fo=4, routed)           0.972     6.306    CONVOLUTORE/SOMMA_FINALE/PL_3_REG[0]
    SLICE_X13Y47                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I1
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.430 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.529     6.959    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2_n_0
    SLICE_X12Y47                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.153     7.112 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.846     7.958    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2_n_0
    SLICE_X12Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.363     8.321 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.704     9.025    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2_n_0
    SLICE_X13Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.384     9.409 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.280     9.689    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2_n_0
    SLICE_X13Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X13Y45         LUT5 (Prop_lut5_I0_O)        0.321    10.010 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.575    10.585    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2_n_0
    SLICE_X13Y44                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.355    10.940 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.458    11.398    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X15Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.327    11.725 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.599    12.324    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2_n_0
    SLICE_X14Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.150    12.474 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    12.778    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2_n_0
    SLICE_X14Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.343    13.121 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.674    13.796    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2_n_0
    SLICE_X15Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.383    14.179 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    14.459    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2_n_0
    SLICE_X15Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.325    14.784 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.617    15.400    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2_n_0
    SLICE_X17Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/I2
    SLICE_X17Y46         LUT5 (Prop_lut5_I2_O)        0.327    15.727 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/O
                         net (fo=2, routed)           0.267    15.994    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2_n_0
    SLICE_X17Y46                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_1/I0
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.328    16.322 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    16.322    CONVOLUTORE/SOMMA_FINALE/PMM_1[13]
    SLICE_X17Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.686    19.502    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/C
                         clock pessimism              0.331    19.834    
                         clock uncertainty           -0.035    19.798    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.075    19.873    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         19.873    
                         arrival time                         -16.322    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_0_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.447ns  (logic 4.241ns (37.048%)  route 7.206ns (62.952%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.817     4.877    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_0_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     5.333 f  CONVOLUTORE/SOMMA_FINALE/PL_0_REG_reg[0]/Q
                         net (fo=4, routed)           0.838     6.170    CONVOLUTORE/SOMMA_FINALE/PL_0_REG[0]
    SLICE_X16Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2/I0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.294 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.425     6.719    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[4]_i_2_n_0
    SLICE_X16Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2/I0
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.117     6.836 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.675     7.511    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[6]_i_2_n_0
    SLICE_X17Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2/I0
    SLICE_X17Y45         LUT5 (Prop_lut5_I0_O)        0.360     7.871 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.579     8.450    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[8]_i_2_n_0
    SLICE_X18Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2/I0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.358     8.808 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2/O
                         net (fo=3, routed)           0.583     9.391    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[10]_i_2_n_0
    SLICE_X21Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2/I0
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.328     9.719 f  CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2/O
                         net (fo=2, routed)           0.570    10.290    CONVOLUTORE/SOMMA_FINALE/PLL_0_REG[11]_i_2_n_0
    SLICE_X22Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[1]_i_2/I0
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.353    10.643 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[1]_i_2/O
                         net (fo=5, routed)           0.458    11.101    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL2/cint_11
    SLICE_X22Y44                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2/I0
    SLICE_X22Y44         LUT6 (Prop_lut6_I0_O)        0.332    11.433 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.704    12.137    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[3]_i_2_n_0
    SLICE_X17Y43                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2/I0
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.119    12.256 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.659    12.916    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[5]_i_2_n_0
    SLICE_X17Y42                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2/I0
    SLICE_X17Y42         LUT5 (Prop_lut5_I0_O)        0.360    13.276 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.280    13.556    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[7]_i_2_n_0
    SLICE_X17Y42                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2/I0
    SLICE_X17Y42         LUT5 (Prop_lut5_I0_O)        0.325    13.881 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.431    14.312    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[9]_i_2_n_0
    SLICE_X17Y41                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2/I0
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.325    14.637 f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2/O
                         net (fo=3, routed)           0.448    15.085    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[11]_i_2_n_0
    SLICE_X17Y41                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_2/I2
    SLICE_X17Y41         LUT5 (Prop_lut5_I2_O)        0.358    15.443 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_2/O
                         net (fo=2, routed)           0.555    15.998    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_2_n_0
    SLICE_X18Y41                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_1/I0
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.326    16.324 r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    16.324    CONVOLUTORE/SOMMA_FINALE/PMM_0[13]
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685    19.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[13]/C
                         clock pessimism              0.349    19.851    
                         clock uncertainty           -0.035    19.815    
    SLICE_X18Y41         FDRE (Setup_fdre_C_D)        0.075    19.890    CONVOLUTORE/SOMMA_FINALE/PMM_0_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         19.890    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        11.425ns  (logic 4.320ns (37.813%)  route 7.105ns (62.187%))
  Logic Levels:           13  (LUT3=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.818     4.878    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     5.297 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG_reg[1]/Q
                         net (fo=3, routed)           0.842     6.138    CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[1]
    SLICE_X13Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/I3
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.296     6.434 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2/O
                         net (fo=3, routed)           0.700     7.135    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[4]_i_2_n_0
    SLICE_X12Y46                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/I0
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.117     7.252 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2/O
                         net (fo=3, routed)           0.771     8.022    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[6]_i_2_n_0
    SLICE_X12Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/I0
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.341     8.363 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2/O
                         net (fo=3, routed)           0.595     8.958    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[8]_i_2_n_0
    SLICE_X14Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/I0
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.377     9.335 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2/O
                         net (fo=3, routed)           0.293     9.628    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[10]_i_2_n_0
    SLICE_X14Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/I0
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.323     9.951 f  CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2/O
                         net (fo=2, routed)           0.440    10.390    CONVOLUTORE/SOMMA_FINALE/LSB_LVL3_REG[11]_i_2_n_0
    SLICE_X14Y45                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/I0
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.321    10.711 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[1]_i_2/O
                         net (fo=6, routed)           0.451    11.163    CONVOLUTORE/SOMMA_FINALE/SUM1_LVL3/cint_11
    SLICE_X15Y43                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/I0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.348    11.511 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2/O
                         net (fo=3, routed)           0.617    12.128    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[3]_i_2_n_0
    SLICE_X14Y43                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/I0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.116    12.244 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2/O
                         net (fo=3, routed)           0.467    12.710    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[5]_i_2_n_0
    SLICE_X14Y43                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/I0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.357    13.067 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2/O
                         net (fo=3, routed)           0.458    13.525    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[7]_i_2_n_0
    SLICE_X16Y42                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/I0
    SLICE_X16Y42         LUT5 (Prop_lut5_I0_O)        0.326    13.851 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2/O
                         net (fo=3, routed)           0.583    14.434    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[9]_i_2_n_0
    SLICE_X15Y42                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/I0
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.327    14.761 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2/O
                         net (fo=3, routed)           0.592    15.353    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[11]_i_2_n_0
    SLICE_X16Y41                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/I0
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.327    15.680 f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2/O
                         net (fo=3, routed)           0.298    15.977    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_2_n_0
    SLICE_X16Y41                                                      f  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_1/I2
    SLICE_X16Y41         LUT5 (Prop_lut5_I2_O)        0.325    16.302 r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG[14]_i_1/O
                         net (fo=1, routed)           0.000    16.302    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3[14]
    SLICE_X16Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    N15                                               0.000    15.000 r  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    15.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    17.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685    19.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]/C
                         clock pessimism              0.331    19.833    
                         clock uncertainty           -0.035    19.797    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.075    19.872    CONVOLUTORE/SOMMA_FINALE/MSB_LVL3_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         19.872    
                         arrival time                         -16.302    
  -------------------------------------------------------------------
                         slack                                  3.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.511%)  route 0.251ns (60.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.638     1.481    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[12]/Q
                         net (fo=1, routed)           0.251     1.896    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.957     2.046    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.562    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.858    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CONVOLUTORE/P02_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/PIXEL02/pix_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.668     1.511    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  CONVOLUTORE/P02_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CONVOLUTORE/P02_reg[10]/Q
                         net (fo=2, routed)           0.155     1.807    CONTROL_UNIT/P02_reg[15][10]
    SLICE_X4Y50                                                       r  CONTROL_UNIT/MUX_PADDING_02_MSB/pix_in[10]_i_1/I1
    SLICE_X4Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.852 r  CONTROL_UNIT/MUX_PADDING_02_MSB/pix_in[10]_i_1/O
                         net (fo=1, routed)           0.000     1.852    CONVOLUTORE/PIXEL02/PADDING_reg[2][10]
    SLICE_X4Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.873     1.962    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[10]/C
                         clock pessimism             -0.251     1.710    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.091     1.801    CONVOLUTORE/PIXEL02/pix_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/PIXEL02/bit8_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.230ns (59.925%)  route 0.154ns (40.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.669     1.512    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  CONVOLUTORE/PIXEL02/pix_in_reg[3]/Q
                         net (fo=4, routed)           0.154     1.794    CONVOLUTORE/PIXEL02/pix_in_reg_n_0_[3]
    SLICE_X2Y50                                                       r  CONVOLUTORE/PIXEL02/bit8_2[3]_i_1__5/I0
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.102     1.896 r  CONVOLUTORE/PIXEL02/bit8_2[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.896    CONVOLUTORE/PIXEL02/p1[3]
    SLICE_X2Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/bit8_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.876     1.965    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/bit8_2_reg[3]/C
                         clock pessimism             -0.251     1.713    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131     1.844    CONVOLUTORE/PIXEL02/bit8_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/PIXEL02/bit8_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.609%)  route 0.154ns (40.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.669     1.512    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  CONVOLUTORE/PIXEL02/pix_in_reg[3]/Q
                         net (fo=4, routed)           0.154     1.794    CONVOLUTORE/PIXEL02/pix_in_reg_n_0_[3]
    SLICE_X2Y50                                                       r  CONVOLUTORE/PIXEL02/bit8_1[3]_i_1__5/I0
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.099     1.893 r  CONVOLUTORE/PIXEL02/bit8_1[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.893    CONVOLUTORE/PIXEL02/p0[3]
    SLICE_X2Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/bit8_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.876     1.965    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/bit8_1_reg[3]/C
                         clock pessimism             -0.251     1.713    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.120     1.833    CONVOLUTORE/PIXEL02/bit8_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL12/RegSum9_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/PIXEL12/Pout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.356%)  route 0.296ns (58.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.569     1.411    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum9_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.575 r  CONVOLUTORE/PIXEL12/RegSum9_reg[21]/Q
                         net (fo=3, routed)           0.296     1.872    CONVOLUTORE/PIXEL12/RegSum9[21]
    SLICE_X33Y46                                                      r  CONVOLUTORE/PIXEL12/Pout[23]_i_1__2/I4
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  CONVOLUTORE/PIXEL12/Pout[23]_i_1__2/O
                         net (fo=1, routed)           0.000     1.917    CONVOLUTORE/PIXEL12/outsum8[23]
    SLICE_X33Y46         FDRE                                         r  CONVOLUTORE/PIXEL12/Pout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.910     1.999    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  CONVOLUTORE/PIXEL12/Pout_reg[23]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.092     1.839    CONVOLUTORE/PIXEL12/Pout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.515%)  route 0.455ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.639     1.482    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[30]/Q
                         net (fo=1, routed)           0.455     2.100    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.881     1.970    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.719    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.015    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CONTROL_UNIT/address_mem_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.079%)  route 0.347ns (67.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.639     1.482    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  CONTROL_UNIT/address_mem_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CONTROL_UNIT/address_mem_out_reg[5]/Q
                         net (fo=6, routed)           0.347     1.993    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.886     1.975    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.724    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.907    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 CONVOLUTORE/P11_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/PIXEL11/pix_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.371%)  route 0.323ns (71.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.570     1.412    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  CONVOLUTORE/P11_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128     1.540 r  CONVOLUTORE/P11_reg[7]/Q
                         net (fo=2, routed)           0.323     1.864    CONVOLUTORE/PIXEL11/Q[7]
    SLICE_X18Y49         FDRE                                         r  CONVOLUTORE/PIXEL11/pix_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.915     2.004    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X18Y49         FDRE                                         r  CONVOLUTORE/PIXEL11/pix_in_reg[7]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.022     1.774    CONVOLUTORE/PIXEL11/pix_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 CONTROL_UNIT/address_mem_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.952%)  route 0.349ns (68.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.640     1.483    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  CONTROL_UNIT/address_mem_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  CONTROL_UNIT/address_mem_out_reg[11]/Q
                         net (fo=6, routed)           0.349     1.996    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.886     1.975    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.724    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.907    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CONTROL_UNIT/address_mem_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.323%)  route 0.192ns (57.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.635     1.478    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  CONTROL_UNIT/address_mem_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CONTROL_UNIT/address_mem_in_reg[8]/Q
                         net (fo=9, routed)           0.192     1.811    CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.954     2.043    CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.538    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.721    CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y10  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y10  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y11  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y11  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y8   CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y8   CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y9   CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y9   CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y12  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y12  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL12/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL12/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL10/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL10/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X30Y48  CONVOLUTORE/FIFO1/my_fifo_reg[31][0]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X34Y46  CONVOLUTORE/FIFO1/my_fifo_reg[31][10]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X30Y40  CONVOLUTORE/FIFO1/my_fifo_reg[31][11]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X34Y44  CONVOLUTORE/FIFO1/my_fifo_reg[31][12]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X34Y46  CONVOLUTORE/FIFO1/my_fifo_reg[31][13]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X30Y40  CONVOLUTORE/FIFO1/my_fifo_reg[31][14]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X30Y46  CONVOLUTORE/PIXEL20/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X30Y46  CONVOLUTORE/PIXEL20/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL12/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL12/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X10Y56  CONVOLUTORE/PIXEL11/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X10Y56  CONVOLUTORE/PIXEL11/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL10/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X14Y53  CONVOLUTORE/PIXEL10/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X30Y48  CONVOLUTORE/FIFO1/my_fifo_reg[31][0]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.500       6.520      SLICE_X30Y50  CONVOLUTORE/FIFO1/my_fifo_reg[31][1]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 3.528ns (43.744%)  route 4.537ns (56.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           4.537    10.340    PIXEL_OUT_OBUF[15]
    J13                                                               r  PIXEL_OUT_OBUF[15]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         2.646    12.985 r  PIXEL_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.985    PIXEL_OUT[15]
    J13                                                               r  PIXEL_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.115ns  (logic 3.548ns (43.722%)  route 4.567ns (56.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.682     4.741    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.623 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           4.567    10.190    PIXEL_OUT_OBUF[31]
    A14                                                               r  PIXEL_OUT_OBUF[31]_inst/I
    A14                  OBUF (Prop_obuf_I_O)         2.666    12.856 r  PIXEL_OUT_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.856    PIXEL_OUT[31]
    A14                                                               r  PIXEL_OUT[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 3.525ns (44.471%)  route 4.402ns (55.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           4.402    10.205    PIXEL_OUT_OBUF[16]
    K13                                                               r  PIXEL_OUT_OBUF[16]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         2.643    12.848 r  PIXEL_OUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.848    PIXEL_OUT[16]
    K13                                                               r  PIXEL_OUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 3.496ns (44.266%)  route 4.402ns (55.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           4.402    10.205    PIXEL_OUT_OBUF[13]
    G17                                                               r  PIXEL_OUT_OBUF[13]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         2.614    12.819 r  PIXEL_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.819    PIXEL_OUT[13]
    G17                                                               r  PIXEL_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 3.542ns (44.964%)  route 4.336ns (55.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           4.336    10.139    PIXEL_OUT_OBUF[10]
    C16                                                               r  PIXEL_OUT_OBUF[10]_inst/I
    C16                  OBUF (Prop_obuf_I_O)         2.660    12.799 r  PIXEL_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.799    PIXEL_OUT[10]
    C16                                                               r  PIXEL_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 3.495ns (44.535%)  route 4.353ns (55.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           4.353    10.156    PIXEL_OUT_OBUF[14]
    H17                                                               r  PIXEL_OUT_OBUF[14]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         2.613    12.770 r  PIXEL_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.770    PIXEL_OUT[14]
    H17                                                               r  PIXEL_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 3.509ns (43.920%)  route 4.481ns (56.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.682     4.741    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.623 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           4.481    10.104    PIXEL_OUT_OBUF[28]
    E15                                                               r  PIXEL_OUT_OBUF[28]_inst/I
    E15                  OBUF (Prop_obuf_I_O)         2.627    12.731 r  PIXEL_OUT_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.731    PIXEL_OUT[28]
    E15                                                               r  PIXEL_OUT[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 3.534ns (44.699%)  route 4.372ns (55.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.682     4.741    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.623 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           4.372     9.995    PIXEL_OUT_OBUF[29]
    A18                                                               r  PIXEL_OUT_OBUF[29]_inst/I
    A18                  OBUF (Prop_obuf_I_O)         2.652    12.647 r  PIXEL_OUT_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.647    PIXEL_OUT[29]
    A18                                                               r  PIXEL_OUT[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 3.514ns (45.688%)  route 4.177ns (54.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           4.177     9.980    PIXEL_OUT_OBUF[11]
    H15                                                               r  PIXEL_OUT_OBUF[11]_inst/I
    H15                  OBUF (Prop_obuf_I_O)         2.632    12.612 r  PIXEL_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.612    PIXEL_OUT[11]
    H15                                                               r  PIXEL_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 3.514ns (45.082%)  route 4.281ns (54.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.686     4.745    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.627 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           4.281     9.908    PIXEL_OUT_OBUF[25]
    C15                                                               r  PIXEL_OUT_OBUF[25]_inst/I
    C15                  OBUF (Prop_obuf_I_O)         2.632    12.539 r  PIXEL_OUT_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.539    PIXEL_OUT[25]
    C15                                                               r  PIXEL_OUT[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL_UNIT/VALID_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.329ns (67.709%)  route 0.634ns (32.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.637     1.480    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  CONTROL_UNIT/VALID_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CONTROL_UNIT/VALID_s_reg/Q
                         net (fo=1, routed)           0.634     2.278    valid_OBUF
    R10                                                               r  valid_OBUF_inst/I
    R10                  OBUF (Prop_obuf_I_O)         1.165     3.443 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.443    valid
    R10                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.307ns (55.846%)  route 1.034ns (44.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.034     2.689    PIXEL_OUT_OBUF[0]
    K16                                                               r  PIXEL_OUT_OBUF[0]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.793 r  PIXEL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.793    PIXEL_OUT[0]
    K16                                                               r  PIXEL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.336ns (55.604%)  route 1.067ns (44.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.608     1.451    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.655 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.067     2.721    PIXEL_OUT_OBUF[21]
    F16                                                               r  PIXEL_OUT_OBUF[21]_inst/I
    F16                  OBUF (Prop_obuf_I_O)         1.132     3.853 r  PIXEL_OUT_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.853    PIXEL_OUT[21]
    F16                                                               r  PIXEL_OUT[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.351ns (55.888%)  route 1.067ns (44.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.608     1.451    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.655 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.067     2.721    PIXEL_OUT_OBUF[18]
    E17                                                               r  PIXEL_OUT_OBUF[18]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         1.147     3.869 r  PIXEL_OUT_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.869    PIXEL_OUT[18]
    E17                                                               r  PIXEL_OUT[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.362ns (55.206%)  route 1.105ns (44.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.105     2.760    PIXEL_OUT_OBUF[8]
    E18                                                               r  PIXEL_OUT_OBUF[8]_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.158     3.918 r  PIXEL_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.918    PIXEL_OUT[8]
    E18                                                               r  PIXEL_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.349ns (54.034%)  route 1.148ns (45.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.148     2.804    PIXEL_OUT_OBUF[3]
    J18                                                               r  PIXEL_OUT_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.145     3.949 r  PIXEL_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.949    PIXEL_OUT[3]
    J18                                                               r  PIXEL_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.367ns (53.756%)  route 1.176ns (46.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.605     1.448    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.652 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.176     2.828    PIXEL_OUT_OBUF[30]
    B18                                                               r  PIXEL_OUT_OBUF[30]_inst/I
    B18                  OBUF (Prop_obuf_I_O)         1.163     3.991 r  PIXEL_OUT_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.991    PIXEL_OUT[30]
    B18                                                               r  PIXEL_OUT[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.360ns (53.456%)  route 1.184ns (46.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.605     1.448    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.652 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.184     2.836    PIXEL_OUT_OBUF[27]
    E16                                                               r  PIXEL_OUT_OBUF[27]_inst/I
    E16                  OBUF (Prop_obuf_I_O)         1.156     3.992 r  PIXEL_OUT_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.992    PIXEL_OUT[27]
    E16                                                               r  PIXEL_OUT[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.366ns (54.736%)  route 1.129ns (45.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.677     1.519    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.723 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.129     2.853    PIXEL_OUT_OBUF[12]
    J14                                                               r  PIXEL_OUT_OBUF[12]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         1.162     4.014 r  PIXEL_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.014    PIXEL_OUT[12]
    J14                                                               r  PIXEL_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            PIXEL_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.379ns (54.967%)  route 1.129ns (45.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.677     1.519    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.723 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.129     2.853    PIXEL_OUT_OBUF[9]
    C17                                                               r  PIXEL_OUT_OBUF[9]_inst/I
    C17                  OBUF (Prop_obuf_I_O)         1.175     4.027 r  PIXEL_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.027    PIXEL_OUT[9]
    C17                                                               r  PIXEL_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1074 Endpoints
Min Delay          1074 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.353ns  (logic 3.315ns (21.592%)  route 12.038ns (78.408%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         5.268     6.261    CONVOLUTORE/PIXEL20/SIMD_IBUF
    SLICE_X21Y45                                                      r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/I1
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.152     6.413 f  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/O
                         net (fo=2, routed)           0.980     7.393    CONVOLUTORE/PIXEL22/Pout_reg[12]_0
    SLICE_X24Y45                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I0
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.598     8.324    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X26Y44                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.448 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.580     9.028    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.152 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.450     9.602    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.726 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    10.191    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X22Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.315 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.565    10.880    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X25Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.004 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.463    11.467    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.591 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.442    12.034    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X22Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.120    12.154 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.586    12.740    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.322    13.062 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.582    13.644    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y38         LUT5 (Prop_lut5_I0_O)        0.326    13.970 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.435    14.405    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_1/I4
    SLICE_X17Y38         LUT5 (Prop_lut5_I4_O)        0.326    14.731 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_1/O
                         net (fo=1, routed)           0.622    15.353    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][8]
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.318ns  (logic 3.638ns (23.750%)  route 11.680ns (76.250%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         5.268     6.261    CONVOLUTORE/PIXEL20/SIMD_IBUF
    SLICE_X21Y45                                                      r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/I1
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.152     6.413 f  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/O
                         net (fo=2, routed)           0.980     7.393    CONVOLUTORE/PIXEL22/Pout_reg[12]_0
    SLICE_X24Y45                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I0
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.598     8.324    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X26Y44                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.448 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.580     9.028    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.152 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.450     9.602    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.726 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    10.191    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X22Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.315 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.565    10.880    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X25Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.004 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.463    11.467    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.591 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.442    12.034    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X22Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.120    12.154 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.586    12.740    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.322    13.062 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.582    13.644    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y38         LUT5 (Prop_lut5_I0_O)        0.326    13.970 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.435    14.405    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/I0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.322    14.727 r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/O
                         net (fo=2, routed)           0.264    14.991    CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2_n_0
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_1/I4
    SLICE_X17Y38         LUT5 (Prop_lut5_I4_O)        0.327    15.318 r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_1/O
                         net (fo=1, routed)           0.000    15.318    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][10]
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.312ns  (logic 3.632ns (23.720%)  route 11.680ns (76.280%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         5.268     6.261    CONVOLUTORE/PIXEL20/SIMD_IBUF
    SLICE_X21Y45                                                      r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/I1
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.152     6.413 f  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/O
                         net (fo=2, routed)           0.980     7.393    CONVOLUTORE/PIXEL22/Pout_reg[12]_0
    SLICE_X24Y45                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I0
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.598     8.324    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X26Y44                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.448 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.580     9.028    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.152 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.450     9.602    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.726 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    10.191    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X22Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.315 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.565    10.880    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X25Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.004 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.463    11.467    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.591 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.442    12.034    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X22Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.120    12.154 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.586    12.740    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.322    13.062 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.582    13.644    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y38         LUT5 (Prop_lut5_I0_O)        0.326    13.970 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.435    14.405    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/I0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.322    14.727 r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/O
                         net (fo=2, routed)           0.264    14.991    CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2_n_0
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[9]_i_1/I0
    SLICE_X17Y38         LUT3 (Prop_lut3_I0_O)        0.321    15.312 r  CONVOLUTORE/PIXEL22/PM_0_REG[9]_i_1/O
                         net (fo=1, routed)           0.000    15.312    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][9]
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.646ns  (logic 2.939ns (20.066%)  route 11.707ns (79.934%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         6.403     7.396    CONVOLUTORE/PIXEL12/SIMD_IBUF
    SLICE_X19Y47                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_4/I1
    SLICE_X19Y47         LUT4 (Prop_lut4_I1_O)        0.152     7.548 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_4/O
                         net (fo=1, routed)           0.713     8.262    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/GEN_FA[4].FAX/p__0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I3
    SLICE_X20Y46         LUT5 (Prop_lut5_I3_O)        0.326     8.588 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.169     8.757    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.881 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.465     9.346    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X21Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.470 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.446     9.916    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X22Y45                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.040 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.596    10.635    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.759 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.465    11.225    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.349 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.468    11.817    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.941 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.410    12.351    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.475 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.459    12.934    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X30Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.058 r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.666    13.724    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X28Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_2/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.150    13.874 r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_2/O
                         net (fo=1, routed)           0.446    14.320    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/cintM_9
    SLICE_X26Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_1/I4
    SLICE_X26Y42         LUT5 (Prop_lut5_I4_O)        0.326    14.646 r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_1/O
                         net (fo=1, routed)           0.000    14.646    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][10]
    SLICE_X26Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.684     4.500    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.625ns  (logic 3.315ns (22.666%)  route 11.310ns (77.334%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         5.268     6.261    CONVOLUTORE/PIXEL20/SIMD_IBUF
    SLICE_X21Y45                                                      r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/I1
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.152     6.413 f  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/O
                         net (fo=2, routed)           0.980     7.393    CONVOLUTORE/PIXEL22/Pout_reg[12]_0
    SLICE_X24Y45                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I0
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.598     8.324    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X26Y44                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.448 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.580     9.028    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.152 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.450     9.602    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.726 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    10.191    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X22Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.315 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.565    10.880    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X25Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.004 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.463    11.467    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.591 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.442    12.034    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X22Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.120    12.154 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.586    12.740    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.322    13.062 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.582    13.644    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y38         LUT5 (Prop_lut5_I0_O)        0.326    13.970 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.329    14.299    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X18Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[7]_i_1/I0
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.326    14.625 r  CONVOLUTORE/PIXEL22/PM_0_REG[7]_i_1/O
                         net (fo=1, routed)           0.000    14.625    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][7]
    SLICE_X18Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X18Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[7]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.511ns  (logic 2.587ns (17.828%)  route 11.924ns (82.172%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         6.403     7.396    CONVOLUTORE/PIXEL12/SIMD_IBUF
    SLICE_X19Y47                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_4/I1
    SLICE_X19Y47         LUT4 (Prop_lut4_I1_O)        0.152     7.548 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_4/O
                         net (fo=1, routed)           0.713     8.262    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/GEN_FA[4].FAX/p__0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I3
    SLICE_X20Y46         LUT5 (Prop_lut5_I3_O)        0.326     8.588 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.169     8.757    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.881 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.465     9.346    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X21Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.470 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.446     9.916    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X22Y45                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.040 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.596    10.635    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.759 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.465    11.225    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.349 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.468    11.817    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.941 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.410    12.351    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.475 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.459    12.934    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X30Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.058 r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.666    13.724    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X28Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_1/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.848 r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_1/O
                         net (fo=1, routed)           0.663    14.511    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][9]
    SLICE_X17Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.395ns  (logic 3.042ns (21.131%)  route 11.353ns (78.869%))
  Logic Levels:           14  (IBUF=1 LUT4=2 LUT5=11)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         5.268     6.261    CONVOLUTORE/PIXEL20/SIMD_IBUF
    SLICE_X21Y45                                                      r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/I1
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.152     6.413 f  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/O
                         net (fo=2, routed)           0.980     7.393    CONVOLUTORE/PIXEL22/Pout_reg[12]_0
    SLICE_X24Y45                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I0
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.332     7.725 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.598     8.324    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X26Y44                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.448 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.580     9.028    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.152 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.450     9.602    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.726 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    10.191    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X22Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.315 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.565    10.880    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X25Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_7/I0
    SLICE_X25Y41         LUT4 (Prop_lut4_I0_O)        0.117    10.997 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_7/O
                         net (fo=1, routed)           0.456    11.453    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/carry_12
    SLICE_X23Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_6/I0
    SLICE_X23Y40         LUT5 (Prop_lut5_I0_O)        0.332    11.785 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_6/O
                         net (fo=1, routed)           0.350    12.135    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_1
    SLICE_X22Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_5/I0
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.259 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_5/O
                         net (fo=1, routed)           0.495    12.754    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_3
    SLICE_X20Y39                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_4/I0
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.124    12.878 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_4/O
                         net (fo=1, routed)           0.302    13.180    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_5
    SLICE_X20Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_3/I0
    SLICE_X20Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.304 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_3/O
                         net (fo=1, routed)           0.436    13.740    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_7
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_2/I0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.864 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_2/O
                         net (fo=2, routed)           0.407    14.271    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X17Y38                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[11]_i_1/I2
    SLICE_X17Y38         LUT5 (Prop_lut5_I2_O)        0.124    14.395 r  CONVOLUTORE/PIXEL22/PM_0_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    14.395    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][11]
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.390ns  (logic 3.037ns (21.104%)  route 11.353ns (78.896%))
  Logic Levels:           14  (IBUF=1 LUT4=2 LUT5=11)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         5.268     6.261    CONVOLUTORE/PIXEL20/SIMD_IBUF
    SLICE_X21Y45                                                      r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/I1
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.152     6.413 r  CONVOLUTORE/PIXEL20/PL_0_REG[3]_i_3/O
                         net (fo=2, routed)           0.980     7.393    CONVOLUTORE/PIXEL22/Pout_reg[12]_0
    SLICE_X24Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I0
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.332     7.725 f  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.598     8.324    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X26Y44                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.448 f  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.580     9.028    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.152 f  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.450     9.602    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X27Y42                                                      f  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.726 f  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    10.191    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X22Y41                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.315 f  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.565    10.880    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X25Y41                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_7/I0
    SLICE_X25Y41         LUT4 (Prop_lut4_I0_O)        0.117    10.997 f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_7/O
                         net (fo=1, routed)           0.456    11.453    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/carry_12
    SLICE_X23Y40                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_6/I0
    SLICE_X23Y40         LUT5 (Prop_lut5_I0_O)        0.332    11.785 f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_6/O
                         net (fo=1, routed)           0.350    12.135    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_1
    SLICE_X22Y40                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_5/I0
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.259 f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_5/O
                         net (fo=1, routed)           0.495    12.754    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_3
    SLICE_X20Y39                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_4/I0
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.124    12.878 f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_4/O
                         net (fo=1, routed)           0.302    13.180    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_5
    SLICE_X20Y38                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_3/I0
    SLICE_X20Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.304 f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_3/O
                         net (fo=1, routed)           0.436    13.740    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_7
    SLICE_X17Y38                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_2/I0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.864 f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_2/O
                         net (fo=2, routed)           0.407    14.271    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X17Y38                                                      f  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_1/I0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.119    14.390 r  CONVOLUTORE/PIXEL22/PM_0_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    14.390    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][12]
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.334ns  (logic 3.038ns (21.194%)  route 11.296ns (78.806%))
  Logic Levels:           14  (IBUF=1 LUT5=12 LUT6=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         4.709     5.702    CONVOLUTORE/PIXEL00/SIMD_IBUF
    SLICE_X10Y44                                                      r  CONVOLUTORE/PIXEL00/PL_3_REG[3]_i_5/I3
    SLICE_X10Y44         LUT5 (Prop_lut5_I3_O)        0.150     5.852 f  CONVOLUTORE/PIXEL00/PL_3_REG[3]_i_5/O
                         net (fo=2, routed)           0.842     6.694    CONVOLUTORE/PIXEL00/PL_3_REG[3]_i_5_n_0
    SLICE_X9Y45                                                       f  CONVOLUTORE/PIXEL00/PL_3_REG[5]_i_5/I0
    SLICE_X9Y45          LUT5 (Prop_lut5_I0_O)        0.328     7.022 r  CONVOLUTORE/PIXEL00/PL_3_REG[5]_i_5/O
                         net (fo=2, routed)           0.528     7.550    CONVOLUTORE/PIXEL00/PL_3_REG[5]_i_5_n_0
    SLICE_X6Y45                                                       r  CONVOLUTORE/PIXEL00/PL_3_REG[7]_i_5/I0
    SLICE_X6Y45          LUT5 (Prop_lut5_I0_O)        0.124     7.674 r  CONVOLUTORE/PIXEL00/PL_3_REG[7]_i_5/O
                         net (fo=2, routed)           0.557     8.231    CONVOLUTORE/PIXEL00/PL_3_REG[7]_i_5_n_0
    SLICE_X8Y44                                                       r  CONVOLUTORE/PIXEL00/PL_3_REG[9]_i_5/I0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.124     8.355 r  CONVOLUTORE/PIXEL00/PL_3_REG[9]_i_5/O
                         net (fo=2, routed)           0.415     8.771    CONVOLUTORE/PIXEL00/PL_3_REG[9]_i_5_n_0
    SLICE_X9Y43                                                       r  CONVOLUTORE/PIXEL00/PL_3_REG[12]_i_3/I0
    SLICE_X9Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.895 r  CONVOLUTORE/PIXEL00/PL_3_REG[12]_i_3/O
                         net (fo=2, routed)           0.416     9.311    CONVOLUTORE/PIXEL00/PL_3_REG[12]_i_3_n_0
    SLICE_X9Y41                                                       r  CONVOLUTORE/PIXEL00/PL_3_REG[12]_i_2/I0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.124     9.435 r  CONVOLUTORE/PIXEL00/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.526     9.961    CONVOLUTORE/PIXEL00/PL_3_REG[12]_i_2_n_0
    SLICE_X8Y42                                                       r  CONVOLUTORE/PIXEL00/PM_3_REG[1]_i_2/I0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.085 r  CONVOLUTORE/PIXEL00/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.607    10.693    CONVOLUTORE/PIXEL02/Pout_reg[12]_0
    SLICE_X8Y47                                                       r  CONVOLUTORE/PIXEL02/PM_3_REG[3]_i_2/I0
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.124    10.817 r  CONVOLUTORE/PIXEL02/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    11.232    CONVOLUTORE/PIXEL02/PM_3_REG[3]_i_2_n_0
    SLICE_X9Y48                                                       r  CONVOLUTORE/PIXEL02/PM_3_REG[5]_i_2/I0
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.124    11.356 r  CONVOLUTORE/PIXEL02/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.492    11.848    CONVOLUTORE/PIXEL02/PM_3_REG[5]_i_2_n_0
    SLICE_X9Y46                                                       r  CONVOLUTORE/PIXEL02/PM_3_REG[7]_i_2/I0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    11.972 r  CONVOLUTORE/PIXEL02/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.307    12.279    CONVOLUTORE/PIXEL02/PM_3_REG[7]_i_2_n_0
    SLICE_X9Y47                                                       r  CONVOLUTORE/PIXEL02/PM_3_REG[9]_i_2/I0
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.124    12.403 r  CONVOLUTORE/PIXEL02/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.418    12.821    CONVOLUTORE/PIXEL02/PM_3_REG[9]_i_2_n_0
    SLICE_X9Y47                                                       r  CONVOLUTORE/PIXEL02/PM_3_REG[10]_i_2/I0
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.119    12.940 r  CONVOLUTORE/PIXEL02/PM_3_REG[10]_i_2/O
                         net (fo=1, routed)           0.546    13.486    CONVOLUTORE/PIXEL02/SOMMA_FINALE/SUM4_LVL1/cintM_9
    SLICE_X9Y47                                                       r  CONVOLUTORE/PIXEL02/PM_3_REG[10]_i_1/I4
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.332    13.818 r  CONVOLUTORE/PIXEL02/PM_3_REG[10]_i_1/O
                         net (fo=1, routed)           0.516    14.334    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23]_2[10]
    SLICE_X12Y47         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.690     4.506    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.309ns  (logic 2.711ns (18.946%)  route 11.598ns (81.054%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         6.403     7.396    CONVOLUTORE/PIXEL12/SIMD_IBUF
    SLICE_X19Y47                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_4/I1
    SLICE_X19Y47         LUT4 (Prop_lut4_I1_O)        0.152     7.548 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_4/O
                         net (fo=1, routed)           0.713     8.262    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/GEN_FA[4].FAX/p__0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I3
    SLICE_X20Y46         LUT5 (Prop_lut5_I3_O)        0.326     8.588 f  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.169     8.757    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.881 f  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.465     9.346    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X21Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.470 f  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.446     9.916    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X22Y45                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.040 f  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.596    10.635    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X22Y46                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.759 f  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.465    11.225    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X26Y45                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.349 f  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.468    11.817    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.941 f  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.410    12.351    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.475 f  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.459    12.934    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X30Y42                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.058 f  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.319    13.376    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X28Y42                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2/I2
    SLICE_X28Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.500 r  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2/O
                         net (fo=2, routed)           0.685    14.185    CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2_n_0
    SLICE_X25Y41                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[11]_i_1/I0
    SLICE_X25Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.309 r  CONVOLUTORE/PIXEL12/PM_1_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    14.309    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][11]
    SLICE_X25Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.684     4.500    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X25Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w00[0]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL00/bit8_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.281ns (39.213%)  route 0.435ns (60.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  w00[0] (IN)
                         net (fo=0)                   0.000     0.000    w00[0]
    T10                                                               r  w00_IBUF[0]_inst/I
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  w00_IBUF[0]_inst/O
                         net (fo=20, routed)          0.435     0.671    CONVOLUTORE/PIXEL00/w00_IBUF[0]
    SLICE_X1Y46                                                       r  CONVOLUTORE/PIXEL00/bit8_1[1]_i_1__7/I1
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.045     0.716 r  CONVOLUTORE/PIXEL00/bit8_1[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.716    CONVOLUTORE/PIXEL00/p0[1]
    SLICE_X1Y46          FDRE                                         r  CONVOLUTORE/PIXEL00/bit8_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.945     2.034    CONVOLUTORE/PIXEL00/CLK_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  CONVOLUTORE/PIXEL00/bit8_1_reg[1]/C

Slack:                    inf
  Source:                 w00[0]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL00/bit8_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.281ns (38.473%)  route 0.449ns (61.527%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  w00[0] (IN)
                         net (fo=0)                   0.000     0.000    w00[0]
    T10                                                               r  w00_IBUF[0]_inst/I
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  w00_IBUF[0]_inst/O
                         net (fo=20, routed)          0.449     0.684    CONVOLUTORE/PIXEL00/w00_IBUF[0]
    SLICE_X0Y46                                                       r  CONVOLUTORE/PIXEL00/bit8_1[3]_i_1__7/I1
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.045     0.729 r  CONVOLUTORE/PIXEL00/bit8_1[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.729    CONVOLUTORE/PIXEL00/p0[3]
    SLICE_X0Y46          FDRE                                         r  CONVOLUTORE/PIXEL00/bit8_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.945     2.034    CONVOLUTORE/PIXEL00/CLK_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  CONVOLUTORE/PIXEL00/bit8_1_reg[3]/C

Slack:                    inf
  Source:                 w01[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL01/bit8_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.260ns (34.781%)  route 0.488ns (65.219%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  w01[1] (IN)
                         net (fo=0)                   0.000     0.000    w01[1]
    U14                                                               r  w01_IBUF[1]_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  w01_IBUF[1]_inst/O
                         net (fo=20, routed)          0.488     0.699    CONVOLUTORE/PIXEL01/w01_IBUF[1]
    SLICE_X1Y48                                                       r  CONVOLUTORE/PIXEL01/bit8_2[1]_i_1__6/I1
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.049     0.748 r  CONVOLUTORE/PIXEL01/bit8_2[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.748    CONVOLUTORE/PIXEL01/p1[1]
    SLICE_X1Y48          FDRE                                         r  CONVOLUTORE/PIXEL01/bit8_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.946     2.035    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  CONVOLUTORE/PIXEL01/bit8_2_reg[1]/C

Slack:                    inf
  Source:                 w02[0]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.274ns (35.752%)  route 0.492ns (64.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  w02[0] (IN)
                         net (fo=0)                   0.000     0.000    w02[0]
    V12                                                               r  w02_IBUF[0]_inst/I
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  w02_IBUF[0]_inst/O
                         net (fo=20, routed)          0.492     0.721    CONVOLUTORE/PIXEL02/w02_IBUF[0]
    SLICE_X3Y52                                                       r  CONVOLUTORE/PIXEL02/o5[6]_i_1__5/I0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  CONVOLUTORE/PIXEL02/o5[6]_i_1__5/O
                         net (fo=1, routed)           0.000     0.766    CONVOLUTORE/PIXEL02/o5[6]_i_1__5_n_0
    SLICE_X3Y52          FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.876     1.965    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[6]/C

Slack:                    inf
  Source:                 w02[0]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.280ns (36.251%)  route 0.492ns (63.749%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  w02[0] (IN)
                         net (fo=0)                   0.000     0.000    w02[0]
    V12                                                               r  w02_IBUF[0]_inst/I
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  w02_IBUF[0]_inst/O
                         net (fo=20, routed)          0.492     0.721    CONVOLUTORE/PIXEL02/w02_IBUF[0]
    SLICE_X3Y52                                                       r  CONVOLUTORE/PIXEL02/o5[7]_i_1__5/I0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.051     0.772 r  CONVOLUTORE/PIXEL02/o5[7]_i_1__5/O
                         net (fo=1, routed)           0.000     0.772    CONVOLUTORE/PIXEL02/o5[7]_i_1__5_n_0
    SLICE_X3Y52          FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.876     1.965    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  CONVOLUTORE/PIXEL02/o5_reg[7]/C

Slack:                    inf
  Source:                 w02[3]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.264ns (32.860%)  route 0.540ns (67.140%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  w02[3] (IN)
                         net (fo=0)                   0.000     0.000    w02[3]
    T11                                                               r  w02_IBUF[3]_inst/I
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  w02_IBUF[3]_inst/O
                         net (fo=22, routed)          0.540     0.760    CONVOLUTORE/PIXEL02/mux20_bit_4/w02_IBUF[0]
    SLICE_X3Y56                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_4/o8[11]_i_1__5/I3
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.045     0.805 r  CONVOLUTORE/PIXEL02/mux20_bit_4/o8[11]_i_1__5/O
                         net (fo=1, routed)           0.000     0.805    CONVOLUTORE/PIXEL02/o4[11]
    SLICE_X3Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o8_reg[11]/C

Slack:                    inf
  Source:                 w11[0]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL11/bit8_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.252ns (31.186%)  route 0.555ns (68.814%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  w11[0] (IN)
                         net (fo=0)                   0.000     0.000    w11[0]
    V16                                                               r  w11_IBUF[0]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  w11_IBUF[0]_inst/O
                         net (fo=20, routed)          0.555     0.761    CONVOLUTORE/PIXEL11/w11_IBUF[0]
    SLICE_X6Y56                                                       r  CONVOLUTORE/PIXEL11/bit8_1[1]_i_1__3/I1
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.045     0.806 r  CONVOLUTORE/PIXEL11/bit8_1[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.806    CONVOLUTORE/PIXEL11/p0[1]
    SLICE_X6Y56          FDRE                                         r  CONVOLUTORE/PIXEL11/bit8_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.872     1.961    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  CONVOLUTORE/PIXEL11/bit8_1_reg[1]/C

Slack:                    inf
  Source:                 w02[3]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o8_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.268ns (33.192%)  route 0.540ns (66.808%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  w02[3] (IN)
                         net (fo=0)                   0.000     0.000    w02[3]
    T11                                                               r  w02_IBUF[3]_inst/I
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  w02_IBUF[3]_inst/O
                         net (fo=22, routed)          0.540     0.760    CONVOLUTORE/PIXEL02/mux20_bit_4/w02_IBUF[0]
    SLICE_X3Y56                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_4/o8[15]_i_1__5/I2
    SLICE_X3Y56          LUT3 (Prop_lut3_I2_O)        0.049     0.809 r  CONVOLUTORE/PIXEL02/mux20_bit_4/o8[15]_i_1__5/O
                         net (fo=1, routed)           0.000     0.809    CONVOLUTORE/PIXEL02/o4[15]
    SLICE_X3Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o8_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o8_reg[15]/C

Slack:                    inf
  Source:                 w01[2]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL01/bit8_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.273ns (33.593%)  route 0.539ns (66.407%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  w01[2] (IN)
                         net (fo=0)                   0.000     0.000    w01[2]
    V11                                                               r  w01_IBUF[2]_inst/I
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  w01_IBUF[2]_inst/O
                         net (fo=20, routed)          0.539     0.767    CONVOLUTORE/PIXEL01/w01_IBUF[2]
    SLICE_X5Y48                                                       r  CONVOLUTORE/PIXEL01/bit8_3[0]_i_1__6/I1
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.812 r  CONVOLUTORE/PIXEL01/bit8_3[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.812    CONVOLUTORE/PIXEL01/p2[0]
    SLICE_X5Y48          FDRE                                         r  CONVOLUTORE/PIXEL01/bit8_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.945     2.034    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  CONVOLUTORE/PIXEL01/bit8_3_reg[0]/C

Slack:                    inf
  Source:                 w00[3]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL00/nove_bit2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.259ns (31.591%)  route 0.560ns (68.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  w00[3] (IN)
                         net (fo=0)                   0.000     0.000    w00[3]
    T13                                                               r  w00_IBUF[3]_inst/I
    T13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  w00_IBUF[3]_inst/O
                         net (fo=22, routed)          0.560     0.776    CONVOLUTORE/PIXEL00/w00_IBUF[3]
    SLICE_X0Y46                                                       r  CONVOLUTORE/PIXEL00/nove_bit2[3]_i_1__7/I1
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.043     0.819 r  CONVOLUTORE/PIXEL00/nove_bit2[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.819    CONVOLUTORE/PIXEL00/temp9_1[3]
    SLICE_X0Y46          FDRE                                         r  CONVOLUTORE/PIXEL00/nove_bit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.945     2.034    CONVOLUTORE/PIXEL00/CLK_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  CONVOLUTORE/PIXEL00/nove_bit2_reg[3]/C





