################################################################################
# IO constraints
################################################################################
# clk200:0.p
set_property LOC AH27 [get_ports {clk200_p}]
set_property IOSTANDARD LVDS_25 [get_ports {clk200_p}]

# clk200:0.n
set_property LOC AH28 [get_ports {clk200_n}]
set_property IOSTANDARD LVDS_25 [get_ports {clk200_n}]

# rst_n:0
set_property LOC R28 [get_ports {rst_n}]
set_property IOSTANDARD LVCMOS18 [get_ports {rst_n}]

# ddram:0.a
set_property LOC AK27 [get_ports {ddram0_a[0]}]
set_property SLEW FAST [get_ports {ddram0_a[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[0]}]

# ddram:0.a
set_property LOC AN23 [get_ports {ddram0_a[1]}]
set_property SLEW FAST [get_ports {ddram0_a[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[1]}]

# ddram:0.a
set_property LOC AL24 [get_ports {ddram0_a[2]}]
set_property SLEW FAST [get_ports {ddram0_a[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[2]}]

# ddram:0.a
set_property LOC AK26 [get_ports {ddram0_a[3]}]
set_property SLEW FAST [get_ports {ddram0_a[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[3]}]

# ddram:0.a
set_property LOC AH24 [get_ports {ddram0_a[4]}]
set_property SLEW FAST [get_ports {ddram0_a[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[4]}]

# ddram:0.a
set_property LOC AH25 [get_ports {ddram0_a[5]}]
set_property SLEW FAST [get_ports {ddram0_a[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[5]}]

# ddram:0.a
set_property LOC AL26 [get_ports {ddram0_a[6]}]
set_property SLEW FAST [get_ports {ddram0_a[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[6]}]

# ddram:0.a
set_property LOC AJ24 [get_ports {ddram0_a[7]}]
set_property SLEW FAST [get_ports {ddram0_a[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[7]}]

# ddram:0.a
set_property LOC AJ25 [get_ports {ddram0_a[8]}]
set_property SLEW FAST [get_ports {ddram0_a[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[8]}]

# ddram:0.a
set_property LOC AM23 [get_ports {ddram0_a[9]}]
set_property SLEW FAST [get_ports {ddram0_a[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[9]}]

# ddram:0.a
set_property LOC AL28 [get_ports {ddram0_a[10]}]
set_property SLEW FAST [get_ports {ddram0_a[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[10]}]

# ddram:0.a
set_property LOC AL25 [get_ports {ddram0_a[11]}]
set_property SLEW FAST [get_ports {ddram0_a[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[11]}]

# ddram:0.a
set_property LOC AM25 [get_ports {ddram0_a[12]}]
set_property SLEW FAST [get_ports {ddram0_a[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[12]}]

# ddram:0.a
set_property LOC AK24 [get_ports {ddram0_a[13]}]
set_property SLEW FAST [get_ports {ddram0_a[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[13]}]

# ddram:0.a
set_property LOC AM27 [get_ports {ddram0_a[14]}]
set_property SLEW FAST [get_ports {ddram0_a[14]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_a[14]}]

# ddram:0.ba
set_property LOC AM26 [get_ports {ddram0_ba[0]}]
set_property SLEW FAST [get_ports {ddram0_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_ba[0]}]

# ddram:0.ba
set_property LOC AP24 [get_ports {ddram0_ba[1]}]
set_property SLEW FAST [get_ports {ddram0_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_ba[1]}]

# ddram:0.ba
set_property LOC AN28 [get_ports {ddram0_ba[2]}]
set_property SLEW FAST [get_ports {ddram0_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_ba[2]}]

# ddram:0.ras_n
set_property LOC AJ29 [get_ports {ddram0_ras_n}]
set_property SLEW FAST [get_ports {ddram0_ras_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_ras_n}]

# ddram:0.cas_n
set_property LOC AP26 [get_ports {ddram0_cas_n}]
set_property SLEW FAST [get_ports {ddram0_cas_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_cas_n}]

# ddram:0.we_n
set_property LOC AN27 [get_ports {ddram0_we_n}]
set_property SLEW FAST [get_ports {ddram0_we_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_we_n}]

# ddram:0.cs_n
set_property LOC AK28 [get_ports {ddram0_cs_n}]
set_property SLEW FAST [get_ports {ddram0_cs_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_cs_n}]

# ddram:0.cke
set_property LOC AP27 [get_ports {ddram0_cke}]
set_property SLEW FAST [get_ports {ddram0_cke}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_cke}]

# ddram:0.odt
set_property LOC AK29 [get_ports {ddram0_odt}]
set_property SLEW FAST [get_ports {ddram0_odt}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_odt}]

# ddram:0.reset_n
set_property LOC AD31 [get_ports {ddram0_reset_n}]
set_property SLEW FAST [get_ports {ddram0_reset_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_reset_n}]

# ddram:0.dq
set_property LOC AG17 [get_ports {ddram0_dq[0]}]
set_property SLEW FAST [get_ports {ddram0_dq[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[0]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[0]}]

# ddram:0.dq
set_property LOC AG16 [get_ports {ddram0_dq[1]}]
set_property SLEW FAST [get_ports {ddram0_dq[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[1]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[1]}]

# ddram:0.dq
set_property LOC AH17 [get_ports {ddram0_dq[2]}]
set_property SLEW FAST [get_ports {ddram0_dq[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[2]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[2]}]

# ddram:0.dq
set_property LOC AJ19 [get_ports {ddram0_dq[3]}]
set_property SLEW FAST [get_ports {ddram0_dq[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[3]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[3]}]

# ddram:0.dq
set_property LOC AH18 [get_ports {ddram0_dq[4]}]
set_property SLEW FAST [get_ports {ddram0_dq[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[4]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[4]}]

# ddram:0.dq
set_property LOC AH19 [get_ports {ddram0_dq[5]}]
set_property SLEW FAST [get_ports {ddram0_dq[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[5]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[5]}]

# ddram:0.dq
set_property LOC AJ16 [get_ports {ddram0_dq[6]}]
set_property SLEW FAST [get_ports {ddram0_dq[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[6]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[6]}]

# ddram:0.dq
set_property LOC AJ17 [get_ports {ddram0_dq[7]}]
set_property SLEW FAST [get_ports {ddram0_dq[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[7]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[7]}]

# ddram:0.dq
set_property LOC AL20 [get_ports {ddram0_dq[8]}]
set_property SLEW FAST [get_ports {ddram0_dq[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[8]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[8]}]

# ddram:0.dq
set_property LOC AN17 [get_ports {ddram0_dq[9]}]
set_property SLEW FAST [get_ports {ddram0_dq[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[9]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[9]}]

# ddram:0.dq
set_property LOC AL19 [get_ports {ddram0_dq[10]}]
set_property SLEW FAST [get_ports {ddram0_dq[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[10]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[10]}]

# ddram:0.dq
set_property LOC AM16 [get_ports {ddram0_dq[11]}]
set_property SLEW FAST [get_ports {ddram0_dq[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[11]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[11]}]

# ddram:0.dq
set_property LOC AL18 [get_ports {ddram0_dq[12]}]
set_property SLEW FAST [get_ports {ddram0_dq[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[12]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[12]}]

# ddram:0.dq
set_property LOC AL16 [get_ports {ddram0_dq[13]}]
set_property SLEW FAST [get_ports {ddram0_dq[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[13]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[13]}]

# ddram:0.dq
set_property LOC AM20 [get_ports {ddram0_dq[14]}]
set_property SLEW FAST [get_ports {ddram0_dq[14]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[14]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[14]}]

# ddram:0.dq
set_property LOC AN18 [get_ports {ddram0_dq[15]}]
set_property SLEW FAST [get_ports {ddram0_dq[15]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[15]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[15]}]

# ddram:0.dq
set_property LOC AL23 [get_ports {ddram0_dq[16]}]
set_property SLEW FAST [get_ports {ddram0_dq[16]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[16]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[16]}]

# ddram:0.dq
set_property LOC AN20 [get_ports {ddram0_dq[17]}]
set_property SLEW FAST [get_ports {ddram0_dq[17]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[17]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[17]}]

# ddram:0.dq
set_property LOC AK23 [get_ports {ddram0_dq[18]}]
set_property SLEW FAST [get_ports {ddram0_dq[18]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[18]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[18]}]

# ddram:0.dq
set_property LOC AP19 [get_ports {ddram0_dq[19]}]
set_property SLEW FAST [get_ports {ddram0_dq[19]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[19]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[19]}]

# ddram:0.dq
set_property LOC AN22 [get_ports {ddram0_dq[20]}]
set_property SLEW FAST [get_ports {ddram0_dq[20]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[20]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[20]}]

# ddram:0.dq
set_property LOC AN19 [get_ports {ddram0_dq[21]}]
set_property SLEW FAST [get_ports {ddram0_dq[21]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[21]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[21]}]

# ddram:0.dq
set_property LOC AM22 [get_ports {ddram0_dq[22]}]
set_property SLEW FAST [get_ports {ddram0_dq[22]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[22]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[22]}]

# ddram:0.dq
set_property LOC AP20 [get_ports {ddram0_dq[23]}]
set_property SLEW FAST [get_ports {ddram0_dq[23]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[23]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[23]}]

# ddram:0.dq
set_property LOC AJ21 [get_ports {ddram0_dq[24]}]
set_property SLEW FAST [get_ports {ddram0_dq[24]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[24]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[24]}]

# ddram:0.dq
set_property LOC AH22 [get_ports {ddram0_dq[25]}]
set_property SLEW FAST [get_ports {ddram0_dq[25]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[25]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[25]}]

# ddram:0.dq
set_property LOC AK21 [get_ports {ddram0_dq[26]}]
set_property SLEW FAST [get_ports {ddram0_dq[26]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[26]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[26]}]

# ddram:0.dq
set_property LOC AG21 [get_ports {ddram0_dq[27]}]
set_property SLEW FAST [get_ports {ddram0_dq[27]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[27]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[27]}]

# ddram:0.dq
set_property LOC AG22 [get_ports {ddram0_dq[28]}]
set_property SLEW FAST [get_ports {ddram0_dq[28]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[28]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[28]}]

# ddram:0.dq
set_property LOC AG20 [get_ports {ddram0_dq[29]}]
set_property SLEW FAST [get_ports {ddram0_dq[29]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[29]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[29]}]

# ddram:0.dq
set_property LOC AH23 [get_ports {ddram0_dq[30]}]
set_property SLEW FAST [get_ports {ddram0_dq[30]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[30]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[30]}]

# ddram:0.dq
set_property LOC AG23 [get_ports {ddram0_dq[31]}]
set_property SLEW FAST [get_ports {ddram0_dq[31]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[31]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[31]}]

# ddram:0.dq
set_property LOC AJ32 [get_ports {ddram0_dq[32]}]
set_property SLEW FAST [get_ports {ddram0_dq[32]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[32]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[32]}]

# ddram:0.dq
set_property LOC AK32 [get_ports {ddram0_dq[33]}]
set_property SLEW FAST [get_ports {ddram0_dq[33]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[33]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[33]}]

# ddram:0.dq
set_property LOC AK31 [get_ports {ddram0_dq[34]}]
set_property SLEW FAST [get_ports {ddram0_dq[34]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[34]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[34]}]

# ddram:0.dq
set_property LOC AL30 [get_ports {ddram0_dq[35]}]
set_property SLEW FAST [get_ports {ddram0_dq[35]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[35]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[35]}]

# ddram:0.dq
set_property LOC AL34 [get_ports {ddram0_dq[36]}]
set_property SLEW FAST [get_ports {ddram0_dq[36]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[36]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[36]}]

# ddram:0.dq
set_property LOC AL31 [get_ports {ddram0_dq[37]}]
set_property SLEW FAST [get_ports {ddram0_dq[37]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[37]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[37]}]

# ddram:0.dq
set_property LOC AK34 [get_ports {ddram0_dq[38]}]
set_property SLEW FAST [get_ports {ddram0_dq[38]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[38]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[38]}]

# ddram:0.dq
set_property LOC AL29 [get_ports {ddram0_dq[39]}]
set_property SLEW FAST [get_ports {ddram0_dq[39]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[39]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[39]}]

# ddram:0.dq
set_property LOC AJ34 [get_ports {ddram0_dq[40]}]
set_property SLEW FAST [get_ports {ddram0_dq[40]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[40]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[40]}]

# ddram:0.dq
set_property LOC AH32 [get_ports {ddram0_dq[41]}]
set_property SLEW FAST [get_ports {ddram0_dq[41]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[41]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[41]}]

# ddram:0.dq
set_property LOC AJ30 [get_ports {ddram0_dq[42]}]
set_property SLEW FAST [get_ports {ddram0_dq[42]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[42]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[42]}]

# ddram:0.dq
set_property LOC AH34 [get_ports {ddram0_dq[43]}]
set_property SLEW FAST [get_ports {ddram0_dq[43]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[43]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[43]}]

# ddram:0.dq
set_property LOC AF31 [get_ports {ddram0_dq[44]}]
set_property SLEW FAST [get_ports {ddram0_dq[44]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[44]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[44]}]

# ddram:0.dq
set_property LOC AG30 [get_ports {ddram0_dq[45]}]
set_property SLEW FAST [get_ports {ddram0_dq[45]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[45]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[45]}]

# ddram:0.dq
set_property LOC AG31 [get_ports {ddram0_dq[46]}]
set_property SLEW FAST [get_ports {ddram0_dq[46]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[46]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[46]}]

# ddram:0.dq
set_property LOC AF30 [get_ports {ddram0_dq[47]}]
set_property SLEW FAST [get_ports {ddram0_dq[47]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[47]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[47]}]

# ddram:0.dq
set_property LOC AE32 [get_ports {ddram0_dq[48]}]
set_property SLEW FAST [get_ports {ddram0_dq[48]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[48]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[48]}]

# ddram:0.dq
set_property LOC AC33 [get_ports {ddram0_dq[49]}]
set_property SLEW FAST [get_ports {ddram0_dq[49]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[49]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[49]}]

# ddram:0.dq
set_property LOC AF33 [get_ports {ddram0_dq[50]}]
set_property SLEW FAST [get_ports {ddram0_dq[50]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[50]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[50]}]

# ddram:0.dq
set_property LOC AC32 [get_ports {ddram0_dq[51]}]
set_property SLEW FAST [get_ports {ddram0_dq[51]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[51]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[51]}]

# ddram:0.dq
set_property LOC AD34 [get_ports {ddram0_dq[52]}]
set_property SLEW FAST [get_ports {ddram0_dq[52]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[52]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[52]}]

# ddram:0.dq
set_property LOC AC34 [get_ports {ddram0_dq[53]}]
set_property SLEW FAST [get_ports {ddram0_dq[53]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[53]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[53]}]

# ddram:0.dq
set_property LOC AE33 [get_ports {ddram0_dq[54]}]
set_property SLEW FAST [get_ports {ddram0_dq[54]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[54]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[54]}]

# ddram:0.dq
set_property LOC AE31 [get_ports {ddram0_dq[55]}]
set_property SLEW FAST [get_ports {ddram0_dq[55]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[55]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[55]}]

# ddram:0.dq
set_property LOC AE26 [get_ports {ddram0_dq[56]}]
set_property SLEW FAST [get_ports {ddram0_dq[56]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[56]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[56]}]

# ddram:0.dq
set_property LOC AF29 [get_ports {ddram0_dq[57]}]
set_property SLEW FAST [get_ports {ddram0_dq[57]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[57]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[57]}]

# ddram:0.dq
set_property LOC AE24 [get_ports {ddram0_dq[58]}]
set_property SLEW FAST [get_ports {ddram0_dq[58]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[58]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[58]}]

# ddram:0.dq
set_property LOC AF28 [get_ports {ddram0_dq[59]}]
set_property SLEW FAST [get_ports {ddram0_dq[59]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[59]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[59]}]

# ddram:0.dq
set_property LOC AF24 [get_ports {ddram0_dq[60]}]
set_property SLEW FAST [get_ports {ddram0_dq[60]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[60]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[60]}]

# ddram:0.dq
set_property LOC AG25 [get_ports {ddram0_dq[61]}]
set_property SLEW FAST [get_ports {ddram0_dq[61]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[61]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[61]}]

# ddram:0.dq
set_property LOC AF26 [get_ports {ddram0_dq[62]}]
set_property SLEW FAST [get_ports {ddram0_dq[62]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[62]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[62]}]

# ddram:0.dq
set_property LOC AF25 [get_ports {ddram0_dq[63]}]
set_property SLEW FAST [get_ports {ddram0_dq[63]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[63]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[63]}]

# ddram:0.dq
set_property LOC AN34 [get_ports {ddram0_dq[64]}]
set_property SLEW FAST [get_ports {ddram0_dq[64]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[64]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[64]}]

# ddram:0.dq
set_property LOC AP30 [get_ports {ddram0_dq[65]}]
set_property SLEW FAST [get_ports {ddram0_dq[65]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[65]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[65]}]

# ddram:0.dq
set_property LOC AM33 [get_ports {ddram0_dq[66]}]
set_property SLEW FAST [get_ports {ddram0_dq[66]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[66]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[66]}]

# ddram:0.dq
set_property LOC AN29 [get_ports {ddram0_dq[67]}]
set_property SLEW FAST [get_ports {ddram0_dq[67]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[67]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[67]}]

# ddram:0.dq
set_property LOC AP32 [get_ports {ddram0_dq[68]}]
set_property SLEW FAST [get_ports {ddram0_dq[68]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[68]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[68]}]

# ddram:0.dq
set_property LOC AP29 [get_ports {ddram0_dq[69]}]
set_property SLEW FAST [get_ports {ddram0_dq[69]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[69]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[69]}]

# ddram:0.dq
set_property LOC AM31 [get_ports {ddram0_dq[70]}]
set_property SLEW FAST [get_ports {ddram0_dq[70]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[70]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[70]}]

# ddram:0.dq
set_property LOC AP31 [get_ports {ddram0_dq[71]}]
set_property SLEW FAST [get_ports {ddram0_dq[71]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram0_dq[71]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dq[71]}]

# ddram:0.dqs_p
set_property LOC AK16 [get_ports {ddram0_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[0]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[0]}]

# ddram:0.dqs_p
set_property LOC AM17 [get_ports {ddram0_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[1]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[1]}]

# ddram:0.dqs_p
set_property LOC AP21 [get_ports {ddram0_dqs_p[2]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[2]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[2]}]

# ddram:0.dqs_p
set_property LOC AH20 [get_ports {ddram0_dqs_p[3]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[3]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[3]}]

# ddram:0.dqs_p
set_property LOC AK33 [get_ports {ddram0_dqs_p[4]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[4]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[4]}]

# ddram:0.dqs_p
set_property LOC AG33 [get_ports {ddram0_dqs_p[5]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[5]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[5]}]

# ddram:0.dqs_p
set_property LOC AE34 [get_ports {ddram0_dqs_p[6]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[6]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[6]}]

# ddram:0.dqs_p
set_property LOC AE27 [get_ports {ddram0_dqs_p[7]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[7]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[7]}]

# ddram:0.dqs_p
set_property LOC AN32 [get_ports {ddram0_dqs_p[8]}]
set_property SLEW FAST [get_ports {ddram0_dqs_p[8]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_p[8]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_p[8]}]

# ddram:0.dqs_n
set_property LOC AK17 [get_ports {ddram0_dqs_n[0]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[0]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[0]}]

# ddram:0.dqs_n
set_property LOC AM18 [get_ports {ddram0_dqs_n[1]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[1]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[1]}]

# ddram:0.dqs_n
set_property LOC AP22 [get_ports {ddram0_dqs_n[2]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[2]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[2]}]

# ddram:0.dqs_n
set_property LOC AJ20 [get_ports {ddram0_dqs_n[3]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[3]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[3]}]

# ddram:0.dqs_n
set_property LOC AL33 [get_ports {ddram0_dqs_n[4]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[4]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[4]}]

# ddram:0.dqs_n
set_property LOC AH33 [get_ports {ddram0_dqs_n[5]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[5]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[5]}]

# ddram:0.dqs_n
set_property LOC AF34 [get_ports {ddram0_dqs_n[6]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[6]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[6]}]

# ddram:0.dqs_n
set_property LOC AE28 [get_ports {ddram0_dqs_n[7]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[7]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[7]}]

# ddram:0.dqs_n
set_property LOC AP33 [get_ports {ddram0_dqs_n[8]}]
set_property SLEW FAST [get_ports {ddram0_dqs_n[8]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_dqs_n[8]}]
set_property IN_TERM UNTUNED_SPLIT_40 [get_ports {ddram0_dqs_n[8]}]

# ddram:0.clk_p
set_property LOC AN25 [get_ports {ddram0_clk_p}]
set_property SLEW FAST [get_ports {ddram0_clk_p}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_clk_p}]

# ddram:0.clk_n
set_property LOC AP25 [get_ports {ddram0_clk_n}]
set_property SLEW FAST [get_ports {ddram0_clk_n}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram0_clk_n}]

################################################################################
# Clock constraints
################################################################################

create_clock -name {name} -period 5.0 [get_ports clk200_p]