// Seed: 2060318857
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6,
    input wor id_7,
    output tri1 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri id_11,
    output tri id_12,
    output supply0 id_13,
    input uwire id_14
);
  assign id_13 = id_14;
  wire id_16;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    input uwire id_9
);
  tri id_11;
  assign id_8  = 1;
  assign id_11 = 1 - (1);
  wire id_12;
  integer id_13;
  module_0(
      id_0, id_5, id_8, id_3, id_2, id_8, id_7, id_9, id_3, id_5, id_1, id_0, id_3, id_8, id_5
  );
endmodule
