#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  8 01:57:13 2017
# Process ID: 13552
# Current directory: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12284 C:\Users\Guille\Documents\Universidad\Sexto\1er Cuatri\DSED\Entrega\DSED\P3\lab3_4_1\lab3_4_1.xpr
# Log file: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/vivado.log
# Journal file: C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/fpga/DSED_G1/P3/lab3_4_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 770.762 ; gain = 95.297
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab3_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sources_1/imports/new/lab3_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sources_1/new/lab3_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_4_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a977aed7b4914ee8bbed400da4ea6dc1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3_2_1_tb_behav xil_defaultlib.lab3_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab3_2_3 [lab3_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3_4_1 [lab3_4_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3_2_1_tb
Built simulation snapshot lab3_2_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guille/Documents/Universidad/Sexto/1er -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Guille/Documents/Universidad/Sexto/1er" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  8 01:59:00 2017...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 801.027 ; gain = 2.480
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_2_1_tb_behav -key {Behavioral:sim_1:Functional:lab3_2_1_tb} -tclbatch {lab3_2_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source lab3_2_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 826.750 ; gain = 25.723
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_2_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 826.750 ; gain = 28.203
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab3_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sources_1/imports/new/lab3_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sources_1/new/lab3_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_4_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a977aed7b4914ee8bbed400da4ea6dc1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3_2_1_tb_behav xil_defaultlib.lab3_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab3_2_3 [lab3_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3_4_1 [lab3_4_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3_2_1_tb
Built simulation snapshot lab3_2_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 829.250 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_2_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab3_2_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sources_1/imports/new/lab3_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sources_1/new/lab3_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_4_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/P3/lab3_4_1/lab3_4_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a977aed7b4914ee8bbed400da4ea6dc1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3_2_1_tb_behav xil_defaultlib.lab3_2_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab3_2_3 [lab3_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3_4_1 [lab3_4_1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3_2_1_tb
Built simulation snapshot lab3_2_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 02:05:16 2017...
