// Seed: 4166319548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  integer id_2;
  assign id_1 = 1;
  wire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2
);
  tri0 id_4;
  wire id_5;
  always_latch @(posedge 1'h0) $display(1, 1, id_4++, id_0);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
