#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ETH_IntClock */
#define ETH_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ETH_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ETH_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ETH_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ETH_IntClock__INDEX 0x00u
#define ETH_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ETH_IntClock__PM_ACT_MSK 0x01u
#define ETH_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ETH_IntClock__PM_STBY_MSK 0x01u

/* URT_IntClock */
#define URT_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define URT_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define URT_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define URT_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define URT_IntClock__INDEX 0x01u
#define URT_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define URT_IntClock__PM_ACT_MSK 0x02u
#define URT_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define URT_IntClock__PM_STBY_MSK 0x02u

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* ETH_BSPIM */
#define ETH_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ETH_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define ETH_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define ETH_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ETH_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ETH_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ETH_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define ETH_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define ETH_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define ETH_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ETH_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ETH_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ETH_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ETH_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ETH_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ETH_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ETH_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ETH_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ETH_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ETH_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define ETH_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ETH_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define ETH_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ETH_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ETH_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define ETH_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ETH_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ETH_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ETH_BSPIM_RxStsReg__4__MASK 0x10u
#define ETH_BSPIM_RxStsReg__4__POS 4
#define ETH_BSPIM_RxStsReg__5__MASK 0x20u
#define ETH_BSPIM_RxStsReg__5__POS 5
#define ETH_BSPIM_RxStsReg__6__MASK 0x40u
#define ETH_BSPIM_RxStsReg__6__POS 6
#define ETH_BSPIM_RxStsReg__MASK 0x70u
#define ETH_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define ETH_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ETH_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define ETH_BSPIM_TxStsReg__0__MASK 0x01u
#define ETH_BSPIM_TxStsReg__0__POS 0
#define ETH_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ETH_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ETH_BSPIM_TxStsReg__1__MASK 0x02u
#define ETH_BSPIM_TxStsReg__1__POS 1
#define ETH_BSPIM_TxStsReg__2__MASK 0x04u
#define ETH_BSPIM_TxStsReg__2__POS 2
#define ETH_BSPIM_TxStsReg__3__MASK 0x08u
#define ETH_BSPIM_TxStsReg__3__POS 3
#define ETH_BSPIM_TxStsReg__4__MASK 0x10u
#define ETH_BSPIM_TxStsReg__4__POS 4
#define ETH_BSPIM_TxStsReg__MASK 0x1Fu
#define ETH_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define ETH_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ETH_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST
#define ETH_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define ETH_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define ETH_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define ETH_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define ETH_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ETH_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define ETH_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define ETH_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define ETH_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB12_A0
#define ETH_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB12_A1
#define ETH_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define ETH_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB12_D0
#define ETH_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB12_D1
#define ETH_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ETH_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define ETH_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB12_F0
#define ETH_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB12_F1
#define ETH_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ETH_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* URT_BUART */
#define URT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define URT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define URT_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define URT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define URT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define URT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define URT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define URT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define URT_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define URT_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define URT_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define URT_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define URT_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define URT_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define URT_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define URT_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define URT_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define URT_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define URT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define URT_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define URT_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define URT_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define URT_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define URT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define URT_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define URT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define URT_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define URT_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define URT_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define URT_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define URT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define URT_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define URT_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define URT_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define URT_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define URT_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define URT_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define URT_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define URT_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define URT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define URT_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define URT_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define URT_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define URT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define URT_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define URT_BUART_sRX_RxSts__3__MASK 0x08u
#define URT_BUART_sRX_RxSts__3__POS 3
#define URT_BUART_sRX_RxSts__4__MASK 0x10u
#define URT_BUART_sRX_RxSts__4__POS 4
#define URT_BUART_sRX_RxSts__5__MASK 0x20u
#define URT_BUART_sRX_RxSts__5__POS 5
#define URT_BUART_sRX_RxSts__MASK 0x38u
#define URT_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define URT_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define URT_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define URT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define URT_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define URT_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define URT_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define URT_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define URT_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define URT_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define URT_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define URT_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define URT_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define URT_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define URT_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define URT_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define URT_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define URT_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define URT_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define URT_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define URT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define URT_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define URT_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define URT_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define URT_BUART_sTX_TxSts__0__MASK 0x01u
#define URT_BUART_sTX_TxSts__0__POS 0
#define URT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define URT_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define URT_BUART_sTX_TxSts__1__MASK 0x02u
#define URT_BUART_sTX_TxSts__1__POS 1
#define URT_BUART_sTX_TxSts__2__MASK 0x04u
#define URT_BUART_sTX_TxSts__2__POS 2
#define URT_BUART_sTX_TxSts__3__MASK 0x08u
#define URT_BUART_sTX_TxSts__3__POS 3
#define URT_BUART_sTX_TxSts__MASK 0x0Fu
#define URT_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define URT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define URT_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define URT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1

/* LDON_CK */
#define LDON_CK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define LDON_CK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define LDON_CK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define LDON_CK__CFG2_SRC_SEL_MASK 0x07u
#define LDON_CK__INDEX 0x03u
#define LDON_CK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LDON_CK__PM_ACT_MSK 0x08u
#define LDON_CK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LDON_CK__PM_STBY_MSK 0x08u

/* LDON_CR */
#define LDON_CR_Sync_ctrl_reg__0__MASK 0x01u
#define LDON_CR_Sync_ctrl_reg__0__POS 0
#define LDON_CR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define LDON_CR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define LDON_CR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define LDON_CR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define LDON_CR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define LDON_CR_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define LDON_CR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define LDON_CR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define LDON_CR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define LDON_CR_Sync_ctrl_reg__1__MASK 0x02u
#define LDON_CR_Sync_ctrl_reg__1__POS 1
#define LDON_CR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define LDON_CR_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define LDON_CR_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define LDON_CR_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define LDON_CR_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define LDON_CR_Sync_ctrl_reg__MASK 0x03u
#define LDON_CR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define LDON_CR_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK
#define LDON_CR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL

/* DMA_RX */
#define DMA_RX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_RX__DRQ_NUMBER 0u
#define DMA_RX__NUMBEROF_TDS 0u
#define DMA_RX__PRIORITY 2u
#define DMA_RX__TERMIN_EN 0u
#define DMA_RX__TERMIN_SEL 0u
#define DMA_RX__TERMOUT0_EN 0u
#define DMA_RX__TERMOUT0_SEL 0u
#define DMA_RX__TERMOUT1_EN 0u
#define DMA_RX__TERMOUT1_SEL 0u

/* DMA_TX */
#define DMA_TX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_TX__DRQ_NUMBER 1u
#define DMA_TX__NUMBEROF_TDS 0u
#define DMA_TX__PRIORITY 2u
#define DMA_TX__TERMIN_EN 0u
#define DMA_TX__TERMIN_SEL 0u
#define DMA_TX__TERMOUT0_EN 0u
#define DMA_TX__TERMOUT0_SEL 0u
#define DMA_TX__TERMOUT1_EN 0u
#define DMA_TX__TERMOUT1_SEL 0u

/* EINT */
#define EINT__0__MASK 0x04u
#define EINT__0__PC CYREG_PRT6_PC2
#define EINT__0__PORT 6u
#define EINT__0__SHIFT 2
#define EINT__AG CYREG_PRT6_AG
#define EINT__AMUX CYREG_PRT6_AMUX
#define EINT__BIE CYREG_PRT6_BIE
#define EINT__BIT_MASK CYREG_PRT6_BIT_MASK
#define EINT__BYP CYREG_PRT6_BYP
#define EINT__CTL CYREG_PRT6_CTL
#define EINT__DM0 CYREG_PRT6_DM0
#define EINT__DM1 CYREG_PRT6_DM1
#define EINT__DM2 CYREG_PRT6_DM2
#define EINT__DR CYREG_PRT6_DR
#define EINT__INP_DIS CYREG_PRT6_INP_DIS
#define EINT__INTSTAT CYREG_PICU6_INTSTAT
#define EINT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EINT__LCD_EN CYREG_PRT6_LCD_EN
#define EINT__MASK 0x04u
#define EINT__PORT 6u
#define EINT__PRT CYREG_PRT6_PRT
#define EINT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EINT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EINT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EINT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EINT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EINT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EINT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EINT__PS CYREG_PRT6_PS
#define EINT__SHIFT 2
#define EINT__SLW CYREG_PRT6_SLW
#define EINT__SNAP CYREG_PICU6_SNAP

/* LDON */
#define LDON__0__MASK 0x80u
#define LDON__0__PC CYREG_PRT12_PC7
#define LDON__0__PORT 12u
#define LDON__0__SHIFT 7
#define LDON__AG CYREG_PRT12_AG
#define LDON__BIE CYREG_PRT12_BIE
#define LDON__BIT_MASK CYREG_PRT12_BIT_MASK
#define LDON__BYP CYREG_PRT12_BYP
#define LDON__DM0 CYREG_PRT12_DM0
#define LDON__DM1 CYREG_PRT12_DM1
#define LDON__DM2 CYREG_PRT12_DM2
#define LDON__DR CYREG_PRT12_DR
#define LDON__INP_DIS CYREG_PRT12_INP_DIS
#define LDON__MASK 0x80u
#define LDON__PORT 12u
#define LDON__PRT CYREG_PRT12_PRT
#define LDON__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LDON__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LDON__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LDON__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LDON__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LDON__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LDON__PS CYREG_PRT12_PS
#define LDON__SHIFT 7
#define LDON__SIO_CFG CYREG_PRT12_SIO_CFG
#define LDON__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LDON__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LDON__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LDON__SLW CYREG_PRT12_SLW

/* MISO */
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT6_PC0
#define MISO__0__PORT 6u
#define MISO__0__SHIFT 0
#define MISO__AG CYREG_PRT6_AG
#define MISO__AMUX CYREG_PRT6_AMUX
#define MISO__BIE CYREG_PRT6_BIE
#define MISO__BIT_MASK CYREG_PRT6_BIT_MASK
#define MISO__BYP CYREG_PRT6_BYP
#define MISO__CTL CYREG_PRT6_CTL
#define MISO__DM0 CYREG_PRT6_DM0
#define MISO__DM1 CYREG_PRT6_DM1
#define MISO__DM2 CYREG_PRT6_DM2
#define MISO__DR CYREG_PRT6_DR
#define MISO__INP_DIS CYREG_PRT6_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT6_LCD_EN
#define MISO__MASK 0x01u
#define MISO__PORT 6u
#define MISO__PRT CYREG_PRT6_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MISO__PS CYREG_PRT6_PS
#define MISO__SHIFT 0
#define MISO__SLW CYREG_PRT6_SLW

/* MOSI */
#define MOSI__0__MASK 0x40u
#define MOSI__0__PC CYREG_PRT6_PC6
#define MOSI__0__PORT 6u
#define MOSI__0__SHIFT 6
#define MOSI__AG CYREG_PRT6_AG
#define MOSI__AMUX CYREG_PRT6_AMUX
#define MOSI__BIE CYREG_PRT6_BIE
#define MOSI__BIT_MASK CYREG_PRT6_BIT_MASK
#define MOSI__BYP CYREG_PRT6_BYP
#define MOSI__CTL CYREG_PRT6_CTL
#define MOSI__DM0 CYREG_PRT6_DM0
#define MOSI__DM1 CYREG_PRT6_DM1
#define MOSI__DM2 CYREG_PRT6_DM2
#define MOSI__DR CYREG_PRT6_DR
#define MOSI__INP_DIS CYREG_PRT6_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT6_LCD_EN
#define MOSI__MASK 0x40u
#define MOSI__PORT 6u
#define MOSI__PRT CYREG_PRT6_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MOSI__PS CYREG_PRT6_PS
#define MOSI__SHIFT 6
#define MOSI__SLW CYREG_PRT6_SLW

/* SCLK */
#define SCLK__0__MASK 0x02u
#define SCLK__0__PC CYREG_PRT6_PC1
#define SCLK__0__PORT 6u
#define SCLK__0__SHIFT 1
#define SCLK__AG CYREG_PRT6_AG
#define SCLK__AMUX CYREG_PRT6_AMUX
#define SCLK__BIE CYREG_PRT6_BIE
#define SCLK__BIT_MASK CYREG_PRT6_BIT_MASK
#define SCLK__BYP CYREG_PRT6_BYP
#define SCLK__CTL CYREG_PRT6_CTL
#define SCLK__DM0 CYREG_PRT6_DM0
#define SCLK__DM1 CYREG_PRT6_DM1
#define SCLK__DM2 CYREG_PRT6_DM2
#define SCLK__DR CYREG_PRT6_DR
#define SCLK__INP_DIS CYREG_PRT6_INP_DIS
#define SCLK__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT6_LCD_EN
#define SCLK__MASK 0x02u
#define SCLK__PORT 6u
#define SCLK__PRT CYREG_PRT6_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SCLK__PS CYREG_PRT6_PS
#define SCLK__SHIFT 1
#define SCLK__SLW CYREG_PRT6_SLW

/* TEST */
#define TEST__0__MASK 0x08u
#define TEST__0__PC CYREG_PRT6_PC3
#define TEST__0__PORT 6u
#define TEST__0__SHIFT 3
#define TEST__AG CYREG_PRT6_AG
#define TEST__AMUX CYREG_PRT6_AMUX
#define TEST__BIE CYREG_PRT6_BIE
#define TEST__BIT_MASK CYREG_PRT6_BIT_MASK
#define TEST__BYP CYREG_PRT6_BYP
#define TEST__CTL CYREG_PRT6_CTL
#define TEST__DM0 CYREG_PRT6_DM0
#define TEST__DM1 CYREG_PRT6_DM1
#define TEST__DM2 CYREG_PRT6_DM2
#define TEST__DR CYREG_PRT6_DR
#define TEST__INP_DIS CYREG_PRT6_INP_DIS
#define TEST__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define TEST__LCD_EN CYREG_PRT6_LCD_EN
#define TEST__MASK 0x08u
#define TEST__PORT 6u
#define TEST__PRT CYREG_PRT6_PRT
#define TEST__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define TEST__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define TEST__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define TEST__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define TEST__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define TEST__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define TEST__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define TEST__PS CYREG_PRT6_PS
#define TEST__SHIFT 3
#define TEST__SLW CYREG_PRT6_SLW

/* ECS */
#define ECS__0__MASK 0x80u
#define ECS__0__PC CYREG_PRT6_PC7
#define ECS__0__PORT 6u
#define ECS__0__SHIFT 7
#define ECS__AG CYREG_PRT6_AG
#define ECS__AMUX CYREG_PRT6_AMUX
#define ECS__BIE CYREG_PRT6_BIE
#define ECS__BIT_MASK CYREG_PRT6_BIT_MASK
#define ECS__BYP CYREG_PRT6_BYP
#define ECS__CTL CYREG_PRT6_CTL
#define ECS__DM0 CYREG_PRT6_DM0
#define ECS__DM1 CYREG_PRT6_DM1
#define ECS__DM2 CYREG_PRT6_DM2
#define ECS__DR CYREG_PRT6_DR
#define ECS__INP_DIS CYREG_PRT6_INP_DIS
#define ECS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define ECS__LCD_EN CYREG_PRT6_LCD_EN
#define ECS__MASK 0x80u
#define ECS__PORT 6u
#define ECS__PRT CYREG_PRT6_PRT
#define ECS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define ECS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define ECS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define ECS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define ECS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define ECS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define ECS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define ECS__PS CYREG_PRT6_PS
#define ECS__SHIFT 7
#define ECS__SLW CYREG_PRT6_SLW

/* ETC */
#define ETC__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ETC__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ETC__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ETC__CFG2_SRC_SEL_MASK 0x07u
#define ETC__INDEX 0x02u
#define ETC__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ETC__PM_ACT_MSK 0x04u
#define ETC__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ETC__PM_STBY_MSK 0x04u

/* ETE */
#define ETE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ETE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ETE__INTC_MASK 0x400u
#define ETE__INTC_NUMBER 10u
#define ETE__INTC_PRIOR_NUM 7u
#define ETE__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define ETE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ETE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ETW */
#define ETW__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ETW__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ETW__INTC_MASK 0x01u
#define ETW__INTC_NUMBER 0u
#define ETW__INTC_PRIOR_NUM 6u
#define ETW__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ETW__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ETW__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* URX */
#define URX__0__MASK 0x10u
#define URX__0__PC CYREG_PRT1_PC4
#define URX__0__PORT 1u
#define URX__0__SHIFT 4
#define URX__AG CYREG_PRT1_AG
#define URX__AMUX CYREG_PRT1_AMUX
#define URX__BIE CYREG_PRT1_BIE
#define URX__BIT_MASK CYREG_PRT1_BIT_MASK
#define URX__BYP CYREG_PRT1_BYP
#define URX__CTL CYREG_PRT1_CTL
#define URX__DM0 CYREG_PRT1_DM0
#define URX__DM1 CYREG_PRT1_DM1
#define URX__DM2 CYREG_PRT1_DM2
#define URX__DR CYREG_PRT1_DR
#define URX__INP_DIS CYREG_PRT1_INP_DIS
#define URX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define URX__LCD_EN CYREG_PRT1_LCD_EN
#define URX__MASK 0x10u
#define URX__PORT 1u
#define URX__PRT CYREG_PRT1_PRT
#define URX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define URX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define URX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define URX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define URX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define URX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define URX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define URX__PS CYREG_PRT1_PS
#define URX__SHIFT 4
#define URX__SLW CYREG_PRT1_SLW

/* UTX */
#define UTX__0__MASK 0x20u
#define UTX__0__PC CYREG_PRT1_PC5
#define UTX__0__PORT 1u
#define UTX__0__SHIFT 5
#define UTX__AG CYREG_PRT1_AG
#define UTX__AMUX CYREG_PRT1_AMUX
#define UTX__BIE CYREG_PRT1_BIE
#define UTX__BIT_MASK CYREG_PRT1_BIT_MASK
#define UTX__BYP CYREG_PRT1_BYP
#define UTX__CTL CYREG_PRT1_CTL
#define UTX__DM0 CYREG_PRT1_DM0
#define UTX__DM1 CYREG_PRT1_DM1
#define UTX__DM2 CYREG_PRT1_DM2
#define UTX__DR CYREG_PRT1_DR
#define UTX__INP_DIS CYREG_PRT1_INP_DIS
#define UTX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define UTX__LCD_EN CYREG_PRT1_LCD_EN
#define UTX__MASK 0x20u
#define UTX__PORT 1u
#define UTX__PRT CYREG_PRT1_PRT
#define UTX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define UTX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define UTX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define UTX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define UTX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define UTX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define UTX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define UTX__PS CYREG_PRT1_PS
#define UTX__SHIFT 5
#define UTX__SLW CYREG_PRT1_SLW

/* HB */
#define HB__0__MASK 0x80u
#define HB__0__PC CYREG_PRT2_PC7
#define HB__0__PORT 2u
#define HB__0__SHIFT 7
#define HB__AG CYREG_PRT2_AG
#define HB__AMUX CYREG_PRT2_AMUX
#define HB__BIE CYREG_PRT2_BIE
#define HB__BIT_MASK CYREG_PRT2_BIT_MASK
#define HB__BYP CYREG_PRT2_BYP
#define HB__CTL CYREG_PRT2_CTL
#define HB__DM0 CYREG_PRT2_DM0
#define HB__DM1 CYREG_PRT2_DM1
#define HB__DM2 CYREG_PRT2_DM2
#define HB__DR CYREG_PRT2_DR
#define HB__INP_DIS CYREG_PRT2_INP_DIS
#define HB__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define HB__LCD_EN CYREG_PRT2_LCD_EN
#define HB__MASK 0x80u
#define HB__PORT 2u
#define HB__PRT CYREG_PRT2_PRT
#define HB__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define HB__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define HB__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define HB__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define HB__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define HB__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define HB__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define HB__PS CYREG_PRT2_PS
#define HB__SHIFT 7
#define HB__SLW CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 44000000U
#define BCLK__BUS_CLK__KHZ 44000U
#define BCLK__BUS_CLK__MHZ 44U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
