strict digraph "" {
	node [label="\N"];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a210>",
		fillcolor=cadetblue,
		label="29:BS
next_state = present_state;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a210>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"29:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd01230a410>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a490>",
		fillcolor=cadetblue,
		label="30:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a490>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:CA" -> "30:BS"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd01230a5d0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a650>",
		fillcolor=cadetblue,
		label="31:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a650>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:CA" -> "31:BS"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd01230a910>",
		fillcolor=turquoise,
		label="26:BL
next_state = present_state;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd01230a790>]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd01230a950>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"28:CS" -> "30:CA"	[cond="['in', 'present_state']",
		label="{ in, present_state }",
		lineno=28];
	"28:CS" -> "31:CA"	[cond="['in', 'present_state']",
		label="{ in, present_state }",
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd01230aa90>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['in', 'present_state']",
		label="{ in, present_state }",
		lineno=28];
	"30:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:BS"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd01230ab90>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
}
