TimeQuest Timing Analyzer report for Doan
Fri Nov 15 11:38:08 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'giaithua:giaithua|delay_1s:delay|clkout'
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'
 14. Slow Model Hold: 'giaithua:giaithua|delay_1s:delay|clkout'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Hold: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'
 17. Slow Model Minimum Pulse Width: 'CLK'
 18. Slow Model Minimum Pulse Width: 'giaithua:giaithua|delay_1s:delay|clkout'
 19. Slow Model Minimum Pulse Width: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'giaithua:giaithua|delay_1s:delay|clkout'
 32. Fast Model Setup: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'
 33. Fast Model Setup: 'CLK'
 34. Fast Model Hold: 'giaithua:giaithua|delay_1s:delay|clkout'
 35. Fast Model Hold: 'CLK'
 36. Fast Model Hold: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'
 37. Fast Model Minimum Pulse Width: 'CLK'
 38. Fast Model Minimum Pulse Width: 'giaithua:giaithua|delay_1s:delay|clkout'
 39. Fast Model Minimum Pulse Width: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Doan                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; CLK                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                              ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { giaithua:giaithua|Control_Unit:CU|c_state.state0 } ;
; giaithua:giaithua|delay_1s:delay|clkout          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { giaithua:giaithua|delay_1s:delay|clkout }          ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 97.35 MHz  ; 97.35 MHz       ; giaithua:giaithua|delay_1s:delay|clkout ;      ;
; 275.03 MHz ; 275.03 MHz      ; CLK                                     ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; giaithua:giaithua|delay_1s:delay|clkout          ; -9.272 ; -314.202      ;
; CLK                                              ; -2.636 ; -43.501       ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -1.874 ; -7.495        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; giaithua:giaithua|delay_1s:delay|clkout          ; -2.853 ; -30.231       ;
; CLK                                              ; -2.530 ; -2.530        ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 1.434  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -1.380 ; -27.380       ;
; giaithua:giaithua|delay_1s:delay|clkout          ; -0.500 ; -52.000       ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'giaithua:giaithua|delay_1s:delay|clkout'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                        ; Launch Clock                                     ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -9.272 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 10.323     ;
; -9.233 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.003      ; 9.772      ;
; -9.198 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.029      ; 9.763      ;
; -8.844 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.895      ;
; -8.778 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.829      ;
; -8.759 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.810      ;
; -8.749 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.800      ;
; -8.735 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.786      ;
; -8.696 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.003      ; 9.235      ;
; -8.661 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.029      ; 9.226      ;
; -8.430 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.012     ; 8.954      ;
; -8.391 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 9.430      ;
; -8.390 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 9.429      ;
; -8.352 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.009     ; 8.879      ;
; -8.351 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.009     ; 8.878      ;
; -8.317 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.017      ; 8.870      ;
; -8.316 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.017      ; 8.869      ;
; -8.307 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.358      ;
; -8.244 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.295      ;
; -8.241 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.292      ;
; -8.231 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 9.277      ;
; -8.222 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.273      ;
; -8.212 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.263      ;
; -8.192 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.002     ; 8.726      ;
; -8.157 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.024      ; 8.717      ;
; -8.106 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 9.152      ;
; -8.099 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.150      ;
; -8.075 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 9.111      ;
; -8.067 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.002     ; 8.601      ;
; -8.063 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.011      ; 9.110      ;
; -8.060 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.003      ; 8.599      ;
; -8.032 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.024      ; 8.592      ;
; -8.025 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.029      ; 8.590      ;
; -8.001 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.014      ; 8.551      ;
; -7.997 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 9.045      ;
; -7.968 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 9.004      ;
; -7.963 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 9.002      ;
; -7.962 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 9.001      ;
; -7.956 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.992      ;
; -7.951 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 9.002      ;
; -7.900 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.012     ; 8.424      ;
; -7.897 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.936      ;
; -7.896 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.935      ;
; -7.878 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.917      ;
; -7.877 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.916      ;
; -7.868 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.907      ;
; -7.867 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.906      ;
; -7.809 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.845      ;
; -7.803 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.849      ;
; -7.737 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.783      ;
; -7.733 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.769      ;
; -7.718 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.764      ;
; -7.708 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.754      ;
; -7.707 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.758      ;
; -7.693 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.739      ;
; -7.678 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.724      ;
; -7.671 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.722      ;
; -7.654 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.002     ; 8.188      ;
; -7.619 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.024      ; 8.179      ;
; -7.612 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.658      ;
; -7.605 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.656      ;
; -7.593 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.639      ;
; -7.586 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.637      ;
; -7.583 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.629      ;
; -7.576 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.627      ;
; -7.573 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.619      ;
; -7.562 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.613      ;
; -7.548 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.008      ; 8.592      ;
; -7.545 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.581      ;
; -7.534 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.002     ; 8.068      ;
; -7.526 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.011      ; 8.573      ;
; -7.523 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.003      ; 8.062      ;
; -7.521 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.006     ; 8.551      ;
; -7.499 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.024      ; 8.059      ;
; -7.488 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.022      ; 8.046      ;
; -7.488 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.029      ; 8.053      ;
; -7.471 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.014      ; 8.021      ;
; -7.460 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 8.508      ;
; -7.454 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.493      ;
; -7.438 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.474      ;
; -7.426 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.462      ;
; -7.415 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.009     ; 7.942      ;
; -7.414 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.465      ;
; -7.406 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 8.451      ;
; -7.400 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.003     ; 8.433      ;
; -7.399 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.003     ; 8.432      ;
; -7.381 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.015      ; 8.432      ;
; -7.380 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.017      ; 7.933      ;
; -7.363 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.000      ; 7.899      ;
; -7.363 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.402      ;
; -7.362 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.401      ;
; -7.354 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 8.393      ;
; -7.339 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.008      ; 8.383      ;
; -7.300 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.004     ; 7.832      ;
; -7.294 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.026      ; 7.856      ;
; -7.279 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 8.315      ;
; -7.265 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.022      ; 7.823      ;
; -7.265 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 8.311      ;
; -7.228 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[6]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.012      ; 7.776      ;
; -7.223 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; -0.004     ; 7.755      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.636 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.666      ;
; -2.602 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.638      ;
; -2.601 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.637      ;
; -2.601 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.631      ;
; -2.529 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.559      ;
; -2.453 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.488      ;
; -2.438 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.467      ;
; -2.427 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.457      ;
; -2.403 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.432      ;
; -2.380 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.416      ;
; -2.379 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.415      ;
; -2.334 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.376      ;
; -2.333 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.375      ;
; -2.331 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.360      ;
; -2.326 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.356      ;
; -2.325 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.355      ;
; -2.309 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.339      ;
; -2.303 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.340      ;
; -2.302 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.339      ;
; -2.294 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.324      ;
; -2.288 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.318      ;
; -2.286 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.322      ;
; -2.285 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.321      ;
; -2.274 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.304      ;
; -2.263 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.299      ;
; -2.262 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.298      ;
; -2.245 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.281      ;
; -2.244 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.280      ;
; -2.242 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.272      ;
; -2.241 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.271      ;
; -2.231 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.266      ;
; -2.231 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.267      ;
; -2.230 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.266      ;
; -2.229 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.258      ;
; -2.205 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[9]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.246      ;
; -2.203 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|clkout      ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.244      ;
; -2.202 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.232      ;
; -2.192 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.222      ;
; -2.177 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.206      ;
; -2.167 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.197      ;
; -2.157 ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.193      ;
; -2.156 ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.192      ;
; -2.154 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.190      ;
; -2.151 ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.182      ;
; -2.139 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.168      ;
; -2.137 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.172      ;
; -2.136 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[10] ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.177      ;
; -2.134 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[8]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.175      ;
; -2.132 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.162      ;
; -2.131 ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.167      ;
; -2.130 ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.166      ;
; -2.114 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.149      ;
; -2.112 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.154      ;
; -2.111 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.153      ;
; -2.100 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.130      ;
; -2.096 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.126      ;
; -2.096 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.131      ;
; -2.094 ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.125      ;
; -2.093 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.122      ;
; -2.082 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.117      ;
; -2.066 ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.097      ;
; -2.061 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.091      ;
; -2.061 ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.092      ;
; -2.060 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.090      ;
; -2.060 ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.091      ;
; -2.058 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.094      ;
; -2.057 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.093      ;
; -2.035 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.078      ;
; -2.034 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.077      ;
; -2.025 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.055      ;
; -2.024 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.054      ;
; -2.020 ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.051      ;
; -2.020 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.056      ;
; -2.019 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.055      ;
; -2.018 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.060      ;
; -2.017 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.059      ;
; -2.008 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.038      ;
; -2.008 ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.043      ;
; -2.002 ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.038      ;
; -2.001 ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.037      ;
; -1.995 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.037      ;
; -1.994 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.007     ; 3.023      ;
; -1.994 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.036      ;
; -1.990 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.020      ;
; -1.989 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.019      ;
; -1.983 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[9]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.024      ;
; -1.982 ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.017      ;
; -1.981 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|clkout      ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.022      ;
; -1.977 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 3.007      ;
; -1.977 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.019      ;
; -1.976 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.018      ;
; -1.974 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.010      ;
; -1.973 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.009      ;
; -1.967 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.997      ;
; -1.963 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.005      ;
; -1.962 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.004      ;
; -1.958 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.988      ;
; -1.953 ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.983      ;
; -1.951 ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.981      ;
; -1.950 ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.980      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'                                                                                                                                                                          ;
+--------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                     ; Launch Clock                            ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.874 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; 0.013      ; 1.404      ;
; -1.781 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; 0.013      ; 1.311      ;
; -1.637 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.013     ; 0.963      ;
; -1.459 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.080     ; 1.013      ;
; -1.266 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.078     ; 1.002      ;
; -1.259 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.078     ; 0.856      ;
+--------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'giaithua:giaithua|delay_1s:delay|clkout'                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                     ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.853 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.994      ; 0.657      ;
; -2.353 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.994      ; 0.657      ;
; -1.416 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.825      ; 0.925      ;
; -1.301 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.008      ; 2.223      ;
; -1.301 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.008      ; 2.223      ;
; -1.301 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.008      ; 2.223      ;
; -1.295 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 2.217      ;
; -1.293 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 2.219      ;
; -1.293 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 2.219      ;
; -1.293 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 2.219      ;
; -1.292 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.000      ; 2.224      ;
; -1.283 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.004      ; 2.237      ;
; -1.191 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.984      ; 2.309      ;
; -1.191 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.984      ; 2.309      ;
; -1.065 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.006      ; 2.457      ;
; -1.065 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.006      ; 2.457      ;
; -0.916 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.825      ; 0.925      ;
; -0.841 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.011      ; 2.686      ;
; -0.841 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.011      ; 2.686      ;
; -0.801 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.008      ; 2.223      ;
; -0.801 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.008      ; 2.223      ;
; -0.801 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.008      ; 2.223      ;
; -0.795 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 2.217      ;
; -0.793 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 2.219      ;
; -0.793 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 2.219      ;
; -0.793 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 2.219      ;
; -0.792 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.000      ; 2.224      ;
; -0.783 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.004      ; 2.237      ;
; -0.762 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.983      ; 2.737      ;
; -0.762 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.983      ; 2.737      ;
; -0.748 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.990      ; 2.758      ;
; -0.710 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.999      ; 2.805      ;
; -0.710 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.999      ; 2.805      ;
; -0.708 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.995      ; 2.803      ;
; -0.708 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.995      ; 2.803      ;
; -0.708 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.995      ; 2.803      ;
; -0.708 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.995      ; 2.803      ;
; -0.691 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.984      ; 2.309      ;
; -0.691 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.984      ; 2.309      ;
; -0.565 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.006      ; 2.457      ;
; -0.565 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.006      ; 2.457      ;
; -0.545 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.002      ; 2.973      ;
; -0.341 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.011      ; 2.686      ;
; -0.341 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.011      ; 2.686      ;
; -0.262 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.983      ; 2.737      ;
; -0.262 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.983      ; 2.737      ;
; -0.248 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.990      ; 2.758      ;
; -0.210 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.999      ; 2.805      ;
; -0.210 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.999      ; 2.805      ;
; -0.208 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.995      ; 2.803      ;
; -0.208 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.995      ; 2.803      ;
; -0.208 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.995      ; 2.803      ;
; -0.208 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.995      ; 2.803      ;
; -0.153 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 3.359      ;
; -0.153 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 3.359      ;
; -0.153 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 3.359      ;
; -0.153 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 3.359      ;
; -0.153 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 2.996      ; 3.359      ;
; -0.141 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.000      ; 3.375      ;
; -0.141 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 3.000      ; 3.375      ;
; -0.045 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.002      ; 2.973      ;
; 0.127  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.170      ; 1.563      ;
; 0.155  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.158      ; 1.579      ;
; 0.298  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.158      ; 1.722      ;
; 0.347  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 3.359      ;
; 0.347  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 3.359      ;
; 0.347  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 3.359      ;
; 0.347  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 3.359      ;
; 0.347  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 2.996      ; 3.359      ;
; 0.359  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.000      ; 3.375      ;
; 0.359  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 3.000      ; 3.375      ;
; 0.388  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.170      ; 1.824      ;
; 0.388  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.170      ; 1.824      ;
; 0.391  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.657      ;
; 0.546  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.170      ; 1.982      ;
; 0.583  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.159      ; 2.008      ;
; 0.673  ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.939      ;
; 0.684  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.170      ; 2.120      ;
; 0.755  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.165      ; 2.186      ;
; 0.844  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.110      ;
; 0.847  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.113      ;
; 0.921  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.187      ;
; 0.924  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.190      ;
; 0.928  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.194      ;
; 0.949  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.170      ; 2.385      ;
; 0.953  ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; -0.001     ; 1.218      ;
; 1.019  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[9]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.285      ;
; 1.021  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[8]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.287      ;
; 1.124  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.390      ;
; 1.131  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.175      ; 2.572      ;
; 1.169  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[3]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; -0.001     ; 1.434      ;
; 1.240  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 1.506      ;
; 1.318  ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3]                    ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 0.079      ; 1.163      ;
; 1.328  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.171      ; 2.765      ;
; 1.337  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.171      ; 2.774      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -2.530 ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout ; CLK         ; 0.000        ; 2.671      ; 0.657      ;
; -2.030 ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout ; CLK         ; -0.500       ; 2.671      ; 0.657      ;
; 0.704  ; giaithua:giaithua|delay_1s:delay|counter[24] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.970      ;
; 0.768  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.034      ;
; 0.778  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.044      ;
; 0.778  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.044      ;
; 0.779  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.045      ;
; 0.801  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.814  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.833  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; giaithua:giaithua|delay_1s:delay|counter[22] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.104      ;
; 0.950  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.216      ;
; 0.954  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.220      ;
; 1.172  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.438      ;
; 1.174  ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.440      ;
; 1.184  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.450      ;
; 1.186  ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.452      ;
; 1.187  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.453      ;
; 1.188  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.455      ;
; 1.219  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.485      ;
; 1.221  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.491      ;
; 1.255  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.521      ;
; 1.256  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.522      ;
; 1.260  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.526      ;
; 1.276  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.536      ;
; 1.281  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.547      ;
; 1.292  ; giaithua:giaithua|delay_1s:delay|counter[22] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.558      ;
; 1.292  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.558      ;
; 1.296  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.562      ;
; 1.329  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.595      ;
; 1.330  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.347  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.607      ;
; 1.352  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.618      ;
; 1.355  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 1.622      ;
; 1.360  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.626      ;
; 1.374  ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 1.641      ;
; 1.380  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.646      ;
; 1.383  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.649      ;
; 1.397  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.663      ;
; 1.398  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.664      ;
; 1.400  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.666      ;
; 1.402  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.668      ;
; 1.418  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.678      ;
; 1.434  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.700      ;
; 1.445  ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 1.712      ;
; 1.445  ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 1.712      ;
; 1.451  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.717      ;
; 1.454  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.720      ;
; 1.455  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.721      ;
; 1.455  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.721      ;
; 1.459  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.725      ;
; 1.469  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.735      ;
; 1.481  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.747      ;
; 1.490  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.756      ;
; 1.490  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.756      ;
; 1.502  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.768      ;
; 1.502  ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 1.769      ;
; 1.507  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.005     ; 1.768      ;
; 1.522  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.788      ;
; 1.522  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.788      ;
; 1.526  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.792      ;
; 1.526  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.792      ;
; 1.539  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.805      ;
; 1.543  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.809      ;
; 1.554  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.814      ;
; 1.555  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[10] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.821      ;
; 1.559  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.825      ;
; 1.560  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.820      ;
; 1.561  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.827      ;
; 1.561  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.827      ;
; 1.564  ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[8]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.830      ;
; 1.578  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; -0.005     ; 1.839      ;
; 1.580  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.846      ;
; 1.597  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.863      ;
; 1.597  ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.005     ; 1.858      ;
; 1.604  ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 1.871      ;
; 1.610  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.876      ;
; 1.619  ; giaithua:giaithua|delay_1s:delay|counter[22] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.885      ;
; 1.625  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.885      ;
; 1.628  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.894      ;
; 1.630  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.896      ;
; 1.632  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.898      ;
; 1.633  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.006     ; 1.893      ;
; 1.644  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.910      ;
; 1.645  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 1.911      ;
; 1.649  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; -0.005     ; 1.910      ;
; 1.653  ; giaithua:giaithua|delay_1s:delay|counter[24] ; giaithua:giaithua|delay_1s:delay|counter[8]  ; CLK                                     ; CLK         ; 0.000        ; 0.005      ; 1.924      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'                                                                                                                                                                          ;
+-------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                     ; Launch Clock                            ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.434 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.078     ; 0.856      ;
; 1.476 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.013     ; 0.963      ;
; 1.580 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.078     ; 1.002      ;
; 1.593 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.080     ; 1.013      ;
; 1.798 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; 0.013      ; 1.311      ;
; 1.891 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; 0.013      ; 1.404      ;
+-------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|clkout|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|clkout|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[16]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[16]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[17]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[17]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[18]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[18]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[19]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[19]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[20]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[20]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[21]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[21]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[22]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[22]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[23]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[23]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[24]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[24]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[4]|clk                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'giaithua:giaithua|delay_1s:delay|clkout'                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAA[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAA[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB[1]|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB[1]|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAB~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAB~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[0]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[0]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[1]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[1]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[3]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[3]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DataIn[*]   ; giaithua:giaithua|delay_1s:delay|clkout ; 5.916 ; 5.916 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[0]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.500 ; 1.500 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[1]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.296 ; 2.296 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[2]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.060 ; 2.060 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[3]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.609 ; 1.609 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[4]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.438 ; 1.438 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[5]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.515 ; 1.515 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[6]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.423 ; 1.423 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[7]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.408 ; 2.408 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[8]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.200 ; 2.200 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[9]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.654 ; 2.654 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[10] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.594 ; 2.594 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[11] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.524 ; 2.524 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[12] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.334 ; 2.334 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[13] ; giaithua:giaithua|delay_1s:delay|clkout ; 5.692 ; 5.692 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[14] ; giaithua:giaithua|delay_1s:delay|clkout ; 5.916 ; 5.916 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[15] ; giaithua:giaithua|delay_1s:delay|clkout ; 5.801 ; 5.801 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
; Start       ; giaithua:giaithua|delay_1s:delay|clkout ; 4.878 ; 4.878 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DataIn[*]   ; giaithua:giaithua|delay_1s:delay|clkout ; -0.275 ; -0.275 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[0]  ; giaithua:giaithua|delay_1s:delay|clkout ; -1.270 ; -1.270 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[1]  ; giaithua:giaithua|delay_1s:delay|clkout ; -1.144 ; -1.144 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[2]  ; giaithua:giaithua|delay_1s:delay|clkout ; -1.304 ; -1.304 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[3]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.573 ; -0.573 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[4]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.530 ; -0.530 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[5]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.275 ; -0.275 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[6]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.494 ; -0.494 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[7]  ; giaithua:giaithua|delay_1s:delay|clkout ; -1.252 ; -1.252 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[8]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.706 ; -0.706 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[9]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.452 ; -0.452 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[10] ; giaithua:giaithua|delay_1s:delay|clkout ; -1.859 ; -1.859 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[11] ; giaithua:giaithua|delay_1s:delay|clkout ; -1.120 ; -1.120 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[12] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.601 ; -0.601 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[13] ; giaithua:giaithua|delay_1s:delay|clkout ; -4.719 ; -4.719 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[14] ; giaithua:giaithua|delay_1s:delay|clkout ; -4.766 ; -4.766 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[15] ; giaithua:giaithua|delay_1s:delay|clkout ; -4.377 ; -4.377 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
; Start       ; giaithua:giaithua|delay_1s:delay|clkout ; -3.479 ; -3.479 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Datapath[*]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 11.369 ; 11.369 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.819  ; 9.819  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 11.369 ; 11.369 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.693 ; 10.693 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.762 ; 10.762 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.393 ; 10.393 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.653 ; 10.653 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 11.006 ; 11.006 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.135 ; 10.135 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.332  ; 9.332  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.549  ; 9.549  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.701  ; 8.701  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.747  ; 9.747  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.907  ; 8.907  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.588  ; 9.588  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.063 ; 10.063 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.644  ; 9.644  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
; Datapath[*]   ; giaithua:giaithua|delay_1s:delay|clkout          ; 13.591 ; 13.591 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.631  ; 9.631  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.929 ; 11.929 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[2]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.368 ; 11.368 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.080 ; 11.080 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.163 ; 11.163 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.114 ; 12.114 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.970 ; 11.970 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.967 ; 11.967 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.169 ; 11.169 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.506 ; 11.506 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[10] ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.207 ; 11.207 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[11] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.264 ; 12.264 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[12] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.685 ; 12.685 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[13] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.554 ; 12.554 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[14] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.909 ; 12.909 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[15] ; giaithua:giaithua|delay_1s:delay|clkout          ; 13.591 ; 13.591 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Done          ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.674  ; 7.674  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX0[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.141 ; 19.141 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.141 ; 19.141 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.088 ; 19.088 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.086 ; 19.086 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.093 ; 19.093 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.096 ; 19.096 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 18.865 ; 18.865 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 18.881 ; 18.881 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX1[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.933 ; 20.933 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.835 ; 20.835 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.933 ; 20.933 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.538 ; 20.538 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.495 ; 20.495 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.555 ; 20.555 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.783 ; 20.783 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.848 ; 20.848 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX2[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.557 ; 21.557 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.531 ; 21.531 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.557 ; 21.557 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.548 ; 21.548 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.493 ; 21.493 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.264 ; 21.264 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.304 ; 21.304 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.253 ; 21.253 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX3[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.476 ; 22.476 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.378 ; 22.378 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.217 ; 22.217 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.263 ; 22.263 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.220 ; 22.220 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.247 ; 22.247 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.454 ; 22.454 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.476 ; 22.476 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX4[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.507 ; 22.507 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.166 ; 22.166 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.191 ; 22.191 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.213 ; 21.213 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.446 ; 21.446 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.965 ; 21.965 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.507 ; 22.507 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.186 ; 22.186 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Out[*]        ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.105  ; 8.105  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[0]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.324  ; 7.324  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[1]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.552  ; 7.552  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[2]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.262  ; 7.262  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[3]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.273  ; 7.273  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[4]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.787  ; 7.787  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[5]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.273  ; 7.273  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[6]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.985  ; 6.985  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[7]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.497  ; 7.497  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[8]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.496  ; 7.496  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[9]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.285  ; 7.285  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[10]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.244  ; 7.244  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[11]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.551  ; 7.551  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[12]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.608  ; 7.608  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[13]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.105  ; 8.105  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[14]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.569  ; 7.569  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[15]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.881  ; 7.881  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Datapath[*]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.701  ; 8.701  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.819  ; 9.819  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.905 ; 10.905 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.693 ; 10.693 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.398 ; 10.398 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.393 ; 10.393 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.653 ; 10.653 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.503 ; 10.503 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.135 ; 10.135 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.066  ; 9.066  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.549  ; 9.549  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.701  ; 8.701  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.585  ; 9.585  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.907  ; 8.907  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.588  ; 9.588  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.271  ; 9.271  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.644  ; 9.644  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
; Datapath[*]   ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.893  ; 6.893  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.641  ; 8.641  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.267  ; 9.267  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[2]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.408  ; 9.408  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.935  ; 8.935  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.131  ; 9.131  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.551  ; 8.551  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.391  ; 9.391  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.271  ; 8.271  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.202  ; 7.202  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.133  ; 7.133  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[10] ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.214  ; 7.214  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[11] ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.000  ; 7.000  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[12] ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.068  ; 7.068  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[13] ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.893  ; 6.893  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[14] ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.391  ; 7.391  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[15] ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.268  ; 7.268  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Done          ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.674  ; 7.674  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX0[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.200  ; 8.200  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.475  ; 8.475  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.425  ; 8.425  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.423  ; 8.423  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.427  ; 8.427  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.430  ; 8.430  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.200  ; 8.200  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.215  ; 8.215  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX1[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.954  ; 9.954  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.304 ; 10.304 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.402 ; 10.402 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.994  ; 9.994  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.954  ; 9.954  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.023 ; 10.023 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.239 ; 10.239 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.304 ; 10.304 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX2[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.603 ; 10.603 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.899 ; 10.899 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.905 ; 10.905 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.904 ; 10.904 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.851 ; 10.851 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.614 ; 10.614 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.660 ; 10.660 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.603 ; 10.603 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX3[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.273 ; 11.273 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.421 ; 11.421 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.273 ; 11.273 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.315 ; 11.315 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.273 ; 11.273 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.317 ; 11.317 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.522 ; 11.522 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.535 ; 11.535 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX4[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.873 ; 10.873 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.595 ; 11.595 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.891 ; 11.891 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.913 ; 10.913 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.873 ; 10.873 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.664 ; 11.664 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.967 ; 11.967 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.610 ; 11.610 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Out[*]        ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.985  ; 6.985  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[0]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.324  ; 7.324  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[1]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.552  ; 7.552  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[2]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.262  ; 7.262  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[3]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.273  ; 7.273  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[4]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.787  ; 7.787  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[5]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.273  ; 7.273  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[6]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.985  ; 6.985  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[7]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.497  ; 7.497  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[8]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.496  ; 7.496  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[9]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.285  ; 7.285  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[10]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.244  ; 7.244  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[11]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.551  ; 7.551  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[12]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.608  ; 7.608  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[13]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.105  ; 8.105  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[14]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.569  ; 7.569  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[15]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.881  ; 7.881  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; DataIn[0]  ; Datapath[0]  ; 8.574  ;    ;    ; 8.574  ;
; DataIn[1]  ; Datapath[1]  ; 9.060  ;    ;    ; 9.060  ;
; DataIn[2]  ; Datapath[2]  ; 8.778  ;    ;    ; 8.778  ;
; DataIn[3]  ; Datapath[3]  ; 8.180  ;    ;    ; 8.180  ;
; DataIn[4]  ; Datapath[4]  ; 7.999  ;    ;    ; 7.999  ;
; DataIn[5]  ; Datapath[5]  ; 7.695  ;    ;    ; 7.695  ;
; DataIn[6]  ; Datapath[6]  ; 8.247  ;    ;    ; 8.247  ;
; DataIn[7]  ; Datapath[7]  ; 8.768  ;    ;    ; 8.768  ;
; DataIn[8]  ; Datapath[8]  ; 7.610  ;    ;    ; 7.610  ;
; DataIn[9]  ; Datapath[9]  ; 7.430  ;    ;    ; 7.430  ;
; DataIn[10] ; Datapath[10] ; 7.450  ;    ;    ; 7.450  ;
; DataIn[11] ; Datapath[11] ; 7.537  ;    ;    ; 7.537  ;
; DataIn[12] ; Datapath[12] ; 7.123  ;    ;    ; 7.123  ;
; DataIn[13] ; Datapath[13] ; 10.928 ;    ;    ; 10.928 ;
; DataIn[14] ; Datapath[14] ; 11.208 ;    ;    ; 11.208 ;
; DataIn[15] ; Datapath[15] ; 11.518 ;    ;    ; 11.518 ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; DataIn[0]  ; Datapath[0]  ; 8.574  ;    ;    ; 8.574  ;
; DataIn[1]  ; Datapath[1]  ; 9.060  ;    ;    ; 9.060  ;
; DataIn[2]  ; Datapath[2]  ; 8.778  ;    ;    ; 8.778  ;
; DataIn[3]  ; Datapath[3]  ; 8.180  ;    ;    ; 8.180  ;
; DataIn[4]  ; Datapath[4]  ; 7.999  ;    ;    ; 7.999  ;
; DataIn[5]  ; Datapath[5]  ; 7.695  ;    ;    ; 7.695  ;
; DataIn[6]  ; Datapath[6]  ; 8.247  ;    ;    ; 8.247  ;
; DataIn[7]  ; Datapath[7]  ; 8.768  ;    ;    ; 8.768  ;
; DataIn[8]  ; Datapath[8]  ; 7.610  ;    ;    ; 7.610  ;
; DataIn[9]  ; Datapath[9]  ; 7.430  ;    ;    ; 7.430  ;
; DataIn[10] ; Datapath[10] ; 7.450  ;    ;    ; 7.450  ;
; DataIn[11] ; Datapath[11] ; 7.537  ;    ;    ; 7.537  ;
; DataIn[12] ; Datapath[12] ; 7.123  ;    ;    ; 7.123  ;
; DataIn[13] ; Datapath[13] ; 10.928 ;    ;    ; 10.928 ;
; DataIn[14] ; Datapath[14] ; 11.208 ;    ;    ; 11.208 ;
; DataIn[15] ; Datapath[15] ; 11.518 ;    ;    ; 11.518 ;
+------------+--------------+--------+----+----+--------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; giaithua:giaithua|delay_1s:delay|clkout          ; -3.502 ; -107.844      ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.844 ; -2.792        ;
; CLK                                              ; -0.731 ; -8.256        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; giaithua:giaithua|delay_1s:delay|clkout          ; -1.675 ; -25.413       ;
; CLK                                              ; -1.574 ; -1.574        ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 1.055  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -1.380 ; -27.380       ;
; giaithua:giaithua|delay_1s:delay|clkout          ; -0.500 ; -52.000       ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'giaithua:giaithua|delay_1s:delay|clkout'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                        ; Launch Clock                                     ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.502 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.122      ; 4.156      ;
; -3.407 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.451      ;
; -3.248 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.122      ; 3.902      ;
; -3.226 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.382      ; 4.140      ;
; -3.204 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.248      ;
; -3.203 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.247      ;
; -3.186 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.109      ; 3.827      ;
; -3.169 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.213      ;
; -3.164 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.208      ;
; -3.153 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.197      ;
; -3.152 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.111      ; 3.795      ;
; -3.151 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.111      ; 3.794      ;
; -3.062 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.713      ;
; -3.057 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 4.090      ;
; -3.056 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 4.089      ;
; -3.016 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.667      ;
; -3.014 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.122      ; 3.668      ;
; -2.972 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.382      ; 3.886      ;
; -2.967 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 4.008      ;
; -2.960 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 4.004      ;
; -2.950 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.994      ;
; -2.949 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.993      ;
; -2.938 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.109      ; 3.579      ;
; -2.922 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.953      ;
; -2.921 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.962      ;
; -2.919 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.963      ;
; -2.915 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.959      ;
; -2.910 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.954      ;
; -2.876 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.371      ; 3.779      ;
; -2.875 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.371      ; 3.778      ;
; -2.875 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.011      ; 3.918      ;
; -2.875 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 3.917      ;
; -2.873 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.904      ;
; -2.854 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.887      ;
; -2.853 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.886      ;
; -2.853 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.886      ;
; -2.852 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.885      ;
; -2.848 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.879      ;
; -2.832 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.876      ;
; -2.819 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.852      ;
; -2.818 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.851      ;
; -2.814 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.847      ;
; -2.813 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.846      ;
; -2.810 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.461      ;
; -2.810 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.841      ;
; -2.786 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.379      ; 3.697      ;
; -2.777 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.111      ; 3.420      ;
; -2.768 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.419      ;
; -2.767 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.798      ;
; -2.764 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.805      ;
; -2.763 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.122      ; 3.417      ;
; -2.763 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.804      ;
; -2.741 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.369      ; 3.642      ;
; -2.740 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.379      ; 3.651      ;
; -2.738 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.382      ; 3.652      ;
; -2.729 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.770      ;
; -2.724 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.765      ;
; -2.718 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.759      ;
; -2.717 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.758      ;
; -2.716 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.760      ;
; -2.715 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.756      ;
; -2.715 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.759      ;
; -2.709 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.360      ;
; -2.707 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.117      ; 3.356      ;
; -2.706 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.750      ;
; -2.692 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.004     ; 3.720      ;
; -2.683 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.724      ;
; -2.682 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.715      ;
; -2.681 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.725      ;
; -2.678 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.719      ;
; -2.676 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.720      ;
; -2.674 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.705      ;
; -2.673 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.714      ;
; -2.668 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.712      ;
; -2.656 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.002     ; 3.686      ;
; -2.655 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.002     ; 3.685      ;
; -2.625 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.656      ;
; -2.621 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.003      ; 3.656      ;
; -2.621 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.011      ; 3.664      ;
; -2.621 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.010      ; 3.663      ;
; -2.612 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.007      ; 3.651      ;
; -2.611 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.655      ;
; -2.610 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.643      ;
; -2.609 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.001      ; 3.642      ;
; -2.601 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.642      ;
; -2.600 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.631      ;
; -2.578 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.012      ; 3.622      ;
; -2.562 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.010     ; 3.584      ;
; -2.562 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.593      ;
; -2.545 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.196      ;
; -2.534 ; giaithua:giaithua|Control_Unit:CU|RAB[1]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.379      ; 3.445      ;
; -2.526 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.008     ; 3.550      ;
; -2.525 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 3.557      ;
; -2.525 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.556      ;
; -2.525 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.008     ; 3.549      ;
; -2.524 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.000      ; 3.556      ;
; -2.524 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.555      ;
; -2.520 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; 0.009      ; 3.561      ;
; -2.519 ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 1.000        ; -0.001     ; 3.550      ;
; -2.517 ; giaithua:giaithua|Control_Unit:CU|RAA[0]                      ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.500        ; 0.119      ; 3.168      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'                                                                                                                                                                          ;
+--------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                     ; Launch Clock                            ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.844 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.369     ; 0.473      ;
; -0.678 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.109     ; 0.660      ;
; -0.626 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.109     ; 0.608      ;
; -0.478 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.138     ; 0.485      ;
; -0.396 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.136     ; 0.485      ;
; -0.396 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0.500        ; -0.136     ; 0.419      ;
+--------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.731 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.759      ;
; -0.709 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.737      ;
; -0.674 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.702      ;
; -0.633 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.665      ;
; -0.631 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.663      ;
; -0.623 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.651      ;
; -0.622 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.649      ;
; -0.600 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.628      ;
; -0.600 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.627      ;
; -0.578 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.606      ;
; -0.572 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.603      ;
; -0.565 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.592      ;
; -0.543 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.571      ;
; -0.540 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.568      ;
; -0.540 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.572      ;
; -0.538 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.570      ;
; -0.530 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.558      ;
; -0.514 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.541      ;
; -0.513 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 1.546      ;
; -0.511 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 1.544      ;
; -0.508 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.536      ;
; -0.503 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.539      ;
; -0.503 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.539      ;
; -0.499 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.531      ;
; -0.497 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.529      ;
; -0.496 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.524      ;
; -0.495 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.523      ;
; -0.492 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.520      ;
; -0.490 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.518      ;
; -0.488 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.520      ;
; -0.486 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.518      ;
; -0.479 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.510      ;
; -0.478 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.506      ;
; -0.476 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.504      ;
; -0.473 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.501      ;
; -0.473 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.501      ;
; -0.471 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.499      ;
; -0.469 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.501      ;
; -0.469 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.497      ;
; -0.468 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.500      ;
; -0.467 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.499      ;
; -0.466 ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.494      ;
; -0.466 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.498      ;
; -0.460 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.488      ;
; -0.452 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[9]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.488      ;
; -0.452 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.484      ;
; -0.449 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|clkout      ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.485      ;
; -0.439 ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.467      ;
; -0.438 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.466      ;
; -0.438 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.466      ;
; -0.438 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.469      ;
; -0.431 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.458      ;
; -0.427 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.458      ;
; -0.422 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.450      ;
; -0.420 ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.452      ;
; -0.418 ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.450      ;
; -0.417 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.444      ;
; -0.416 ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.448      ;
; -0.412 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[10] ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.448      ;
; -0.410 ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[8]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.446      ;
; -0.410 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.446      ;
; -0.410 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.446      ;
; -0.410 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.437      ;
; -0.409 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.437      ;
; -0.408 ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.439      ;
; -0.407 ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.438      ;
; -0.403 ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.431      ;
; -0.398 ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.426      ;
; -0.391 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.419      ;
; -0.388 ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.416      ;
; -0.387 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.414      ;
; -0.387 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.415      ;
; -0.383 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 1.420      ;
; -0.383 ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 1.420      ;
; -0.378 ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.410      ;
; -0.376 ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.408      ;
; -0.372 ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.400      ;
; -0.369 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.397      ;
; -0.369 ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.397      ;
; -0.369 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.405      ;
; -0.369 ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.405      ;
; -0.366 ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.394      ;
; -0.365 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.393      ;
; -0.360 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.392      ;
; -0.360 ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.392      ;
; -0.359 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[9]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.395      ;
; -0.359 ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.390      ;
; -0.358 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.394      ;
; -0.358 ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.394      ;
; -0.357 ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 1.384      ;
; -0.357 ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 1.388      ;
; -0.356 ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|clkout      ; CLK          ; CLK         ; 1.000        ; 0.004      ; 1.392      ;
; -0.355 ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.383      ;
; -0.352 ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.380      ;
; -0.348 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.380      ;
; -0.348 ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.380      ;
; -0.344 ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK          ; CLK         ; 1.000        ; -0.004     ; 1.372      ;
; -0.341 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.373      ;
; -0.341 ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.373      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'giaithua:giaithua|delay_1s:delay|clkout'                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                     ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.675 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.749      ; 0.367      ;
; -1.175 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.749      ; 0.367      ;
; -0.930 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.761      ; 1.124      ;
; -0.930 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.761      ; 1.124      ;
; -0.930 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.761      ; 1.124      ;
; -0.927 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.751      ; 1.117      ;
; -0.922 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.759      ; 1.130      ;
; -0.918 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.127      ;
; -0.918 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.127      ;
; -0.918 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.127      ;
; -0.917 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.754      ; 1.130      ;
; -0.891 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.741      ; 1.143      ;
; -0.891 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.741      ; 1.143      ;
; -0.816 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.761      ; 1.238      ;
; -0.816 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.761      ; 1.238      ;
; -0.785 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.934      ; 0.442      ;
; -0.720 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.764      ; 1.337      ;
; -0.720 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.764      ; 1.337      ;
; -0.699 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.739      ; 1.333      ;
; -0.699 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.739      ; 1.333      ;
; -0.689 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.744      ; 1.348      ;
; -0.681 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.751      ; 1.363      ;
; -0.681 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.751      ; 1.363      ;
; -0.681 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.751      ; 1.363      ;
; -0.681 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.751      ; 1.363      ;
; -0.637 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.753      ; 1.409      ;
; -0.637 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.753      ; 1.409      ;
; -0.585 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.755      ; 1.463      ;
; -0.430 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.761      ; 1.124      ;
; -0.430 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.761      ; 1.124      ;
; -0.430 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.761      ; 1.124      ;
; -0.427 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.751      ; 1.117      ;
; -0.422 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.759      ; 1.130      ;
; -0.418 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.127      ;
; -0.418 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.127      ;
; -0.418 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.127      ;
; -0.417 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.754      ; 1.130      ;
; -0.413 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.632      ;
; -0.413 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.632      ;
; -0.413 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.632      ;
; -0.413 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.632      ;
; -0.413 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.752      ; 1.632      ;
; -0.405 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.754      ; 1.642      ;
; -0.405 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 1.754      ; 1.642      ;
; -0.391 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.741      ; 1.143      ;
; -0.391 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.741      ; 1.143      ;
; -0.316 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.761      ; 1.238      ;
; -0.316 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.761      ; 1.238      ;
; -0.285 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 0.934      ; 0.442      ;
; -0.220 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.764      ; 1.337      ;
; -0.220 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.764      ; 1.337      ;
; -0.220 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.805      ; 0.737      ;
; -0.218 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.817      ; 0.751      ;
; -0.199 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.739      ; 1.333      ;
; -0.199 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.739      ; 1.333      ;
; -0.189 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.744      ; 1.348      ;
; -0.181 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.751      ; 1.363      ;
; -0.181 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.751      ; 1.363      ;
; -0.181 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.751      ; 1.363      ;
; -0.181 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.751      ; 1.363      ;
; -0.137 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.753      ; 1.409      ;
; -0.137 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.753      ; 1.409      ;
; -0.134 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.805      ; 0.823      ;
; -0.125 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.817      ; 0.844      ;
; -0.119 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.817      ; 0.850      ;
; -0.085 ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.755      ; 1.463      ;
; -0.022 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.817      ; 0.947      ;
; -0.009 ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.807      ; 0.950      ;
; 0.024  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.817      ; 0.993      ;
; 0.081  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.810      ; 1.043      ;
; 0.087  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.632      ;
; 0.087  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.632      ;
; 0.087  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.632      ;
; 0.087  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.632      ;
; 0.087  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.752      ; 1.632      ;
; 0.095  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.754      ; 1.642      ;
; 0.095  ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout ; -0.500       ; 1.754      ; 1.642      ;
; 0.157  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.817      ; 1.126      ;
; 0.215  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.820      ; 1.214      ;
; 0.306  ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.458      ;
; 0.325  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.818      ; 1.295      ;
; 0.330  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.818      ; 1.300      ;
; 0.335  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.818      ; 1.305      ;
; 0.376  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.530      ;
; 0.446  ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; -0.002     ; 0.596      ;
; 0.457  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.820      ; 1.429      ;
; 0.463  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.615      ;
; 0.463  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.615      ;
; 0.464  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.807      ; 1.423      ;
; 0.464  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[9]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.616      ;
; 0.464  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[8]   ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.616      ;
; 0.469  ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.000      ; 0.621      ;
; 0.470  ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout ; 0.000        ; 0.818      ; 1.440      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.574 ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout ; CLK         ; 0.000        ; 1.648      ; 0.367      ;
; -1.074 ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout      ; giaithua:giaithua|delay_1s:delay|clkout ; CLK         ; -0.500       ; 1.648      ; 0.367      ;
; 0.321  ; giaithua:giaithua|delay_1s:delay|counter[24] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.473      ;
; 0.357  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.369  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; giaithua:giaithua|delay_1s:delay|counter[22] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.526      ;
; 0.437  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.589      ;
; 0.442  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.594      ;
; 0.497  ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.653      ;
; 0.509  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.661      ;
; 0.514  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.666      ;
; 0.525  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.677      ;
; 0.525  ; giaithua:giaithua|delay_1s:delay|counter[23] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.677      ;
; 0.532  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.686      ;
; 0.536  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.688      ;
; 0.544  ; giaithua:giaithua|delay_1s:delay|counter[22] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.694      ;
; 0.549  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.701      ;
; 0.557  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.709      ;
; 0.568  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.721      ;
; 0.571  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.723      ;
; 0.575  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.727      ;
; 0.577  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.729      ;
; 0.581  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.729      ;
; 0.584  ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 0.737      ;
; 0.592  ; giaithua:giaithua|delay_1s:delay|counter[3]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.744      ;
; 0.602  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.608  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.760      ;
; 0.608  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.760      ;
; 0.614  ; giaithua:giaithua|delay_1s:delay|counter[20] ; giaithua:giaithua|delay_1s:delay|counter[24] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.766      ;
; 0.616  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[14] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.764      ;
; 0.618  ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.770      ;
; 0.619  ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 0.772      ;
; 0.636  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.788      ;
; 0.638  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.790      ;
; 0.638  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.790      ;
; 0.643  ; giaithua:giaithua|delay_1s:delay|counter[2]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.795      ;
; 0.643  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.797      ;
; 0.646  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.798      ;
; 0.658  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.810      ;
; 0.663  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.815      ;
; 0.663  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.815      ;
; 0.665  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.817      ;
; 0.668  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.816      ;
; 0.671  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.823      ;
; 0.672  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.824      ;
; 0.673  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; giaithua:giaithua|delay_1s:delay|counter[6]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.825      ;
; 0.673  ; giaithua:giaithua|delay_1s:delay|counter[18] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.825      ;
; 0.675  ; giaithua:giaithua|delay_1s:delay|counter[22] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.827      ;
; 0.675  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.827      ;
; 0.678  ; giaithua:giaithua|delay_1s:delay|counter[1]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.830      ;
; 0.686  ; giaithua:giaithua|delay_1s:delay|counter[8]  ; giaithua:giaithua|delay_1s:delay|counter[8]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.838      ;
; 0.686  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[10] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.838      ;
; 0.686  ; giaithua:giaithua|delay_1s:delay|counter[11] ; giaithua:giaithua|delay_1s:delay|counter[16] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.834      ;
; 0.697  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.849      ;
; 0.698  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.850      ;
; 0.699  ; giaithua:giaithua|delay_1s:delay|counter[7]  ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.847      ;
; 0.699  ; giaithua:giaithua|delay_1s:delay|counter[21] ; giaithua:giaithua|delay_1s:delay|counter[23] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.851      ;
; 0.700  ; giaithua:giaithua|delay_1s:delay|counter[0]  ; giaithua:giaithua|delay_1s:delay|counter[5]  ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.852      ;
; 0.703  ; giaithua:giaithua|delay_1s:delay|counter[10] ; giaithua:giaithua|delay_1s:delay|counter[13] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.851      ;
; 0.706  ; giaithua:giaithua|delay_1s:delay|counter[19] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.858      ;
; 0.707  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[19] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.859      ;
; 0.709  ; giaithua:giaithua|delay_1s:delay|counter[9]  ; giaithua:giaithua|delay_1s:delay|counter[12] ; CLK                                     ; CLK         ; 0.000        ; -0.004     ; 0.857      ;
; 0.711  ; giaithua:giaithua|delay_1s:delay|counter[24] ; giaithua:giaithua|delay_1s:delay|counter[8]  ; CLK                                     ; CLK         ; 0.000        ; 0.004      ; 0.867      ;
; 0.713  ; giaithua:giaithua|delay_1s:delay|counter[17] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.001      ; 0.866      ;
; 0.713  ; giaithua:giaithua|delay_1s:delay|counter[24] ; giaithua:giaithua|delay_1s:delay|counter[10] ; CLK                                     ; CLK         ; 0.000        ; 0.004      ; 0.869      ;
; 0.715  ; giaithua:giaithua|delay_1s:delay|counter[13] ; giaithua:giaithua|delay_1s:delay|counter[18] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.867      ;
; 0.719  ; giaithua:giaithua|delay_1s:delay|counter[4]  ; giaithua:giaithua|delay_1s:delay|counter[11] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.871      ;
; 0.732  ; giaithua:giaithua|delay_1s:delay|counter[12] ; giaithua:giaithua|delay_1s:delay|counter[15] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.884      ;
; 0.732  ; giaithua:giaithua|delay_1s:delay|counter[14] ; giaithua:giaithua|delay_1s:delay|counter[20] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.884      ;
; 0.732  ; giaithua:giaithua|delay_1s:delay|counter[15] ; giaithua:giaithua|delay_1s:delay|counter[21] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.884      ;
; 0.733  ; giaithua:giaithua|delay_1s:delay|counter[16] ; giaithua:giaithua|delay_1s:delay|counter[22] ; CLK                                     ; CLK         ; 0.000        ; 0.000      ; 0.885      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'                                                                                                                                                                          ;
+-------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                     ; Launch Clock                            ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.055 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.136     ; 0.419      ;
; 1.121 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.136     ; 0.485      ;
; 1.123 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.138     ; 0.485      ;
; 1.217 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.109     ; 0.608      ;
; 1.269 ; giaithua:giaithua|Control_Unit:CU|c_state.state2 ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.109     ; 0.660      ;
; 1.342 ; giaithua:giaithua|Control_Unit:CU|c_state.state3 ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ; giaithua:giaithua|delay_1s:delay|clkout ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -0.500       ; -0.369     ; 0.473      ;
+-------+--------------------------------------------------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua:giaithua|delay_1s:delay|counter[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|clkout|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|clkout|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[16]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[16]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[17]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[17]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[18]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[18]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[19]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[19]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[20]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[20]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[21]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[21]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[22]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[22]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[23]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[23]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[24]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[24]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; giaithua|delay|counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; giaithua|delay|counter[4]|clk                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'giaithua:giaithua|delay_1s:delay|clkout'                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state0               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Control_Unit:CU|c_state.state3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|Register4Bit:Reg1|data_out[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[1][9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; giaithua:giaithua|delay_1s:delay|clkout ; Rise       ; giaithua:giaithua|Data_Path:DP|RegisterFile:Reg|regfile[2][7]  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'giaithua:giaithua|Control_Unit:CU|c_state.state0'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAA[0]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|RAB[1]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua:giaithua|Control_Unit:CU|S_ALU1[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAA[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAA[0]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB[1]|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB[1]|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Fall       ; giaithua|CU|RAB~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAB~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|RAB~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[0]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[0]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[1]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[1]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[3]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|S_ALU1[3]|datad                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; Rise       ; giaithua|CU|c_state.state0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DataIn[*]   ; giaithua:giaithua|delay_1s:delay|clkout ; 3.094 ; 3.094 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[0]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.475 ; 0.475 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[1]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.856 ; 0.856 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[2]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.722 ; 0.722 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[3]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.453 ; 0.453 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[4]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.348 ; 0.348 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[5]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.414 ; 0.414 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[6]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.349 ; 0.349 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[7]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.939 ; 0.939 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[8]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.868 ; 0.868 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[9]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.037 ; 1.037 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[10] ; giaithua:giaithua|delay_1s:delay|clkout ; 0.962 ; 0.962 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[11] ; giaithua:giaithua|delay_1s:delay|clkout ; 0.915 ; 0.915 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[12] ; giaithua:giaithua|delay_1s:delay|clkout ; 0.813 ; 0.813 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[13] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.966 ; 2.966 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[14] ; giaithua:giaithua|delay_1s:delay|clkout ; 3.094 ; 3.094 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[15] ; giaithua:giaithua|delay_1s:delay|clkout ; 3.020 ; 3.020 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
; Start       ; giaithua:giaithua|delay_1s:delay|clkout ; 2.921 ; 2.921 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DataIn[*]   ; giaithua:giaithua|delay_1s:delay|clkout ; 0.153  ; 0.153  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[0]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.355 ; -0.355 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[1]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.319 ; -0.319 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[2]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.403 ; -0.403 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[3]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.023  ; 0.023  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[4]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.048  ; 0.048  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[5]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.153  ; 0.153  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[6]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.069  ; 0.069  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[7]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.418 ; -0.418 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[8]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.207 ; -0.207 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[9]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.062 ; -0.062 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[10] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.655 ; -0.655 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[11] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.297 ; -0.297 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[12] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.065 ; -0.065 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[13] ; giaithua:giaithua|delay_1s:delay|clkout ; -2.531 ; -2.531 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[14] ; giaithua:giaithua|delay_1s:delay|clkout ; -2.568 ; -2.568 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[15] ; giaithua:giaithua|delay_1s:delay|clkout ; -2.384 ; -2.384 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
; Start       ; giaithua:giaithua|delay_1s:delay|clkout ; -1.988 ; -1.988 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Datapath[*]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.469  ; 5.469  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.777  ; 4.777  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.469  ; 5.469  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.139  ; 5.139  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.258  ; 5.258  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.083  ; 5.083  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.197  ; 5.197  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.278  ; 5.278  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.916  ; 4.916  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.516  ; 4.516  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.599  ; 4.599  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.258  ; 4.258  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.719  ; 4.719  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.341  ; 4.341  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.640  ; 4.640  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.869  ; 4.869  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.699  ; 4.699  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
; Datapath[*]   ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.865  ; 6.865  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.112  ; 5.112  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.136  ; 6.136  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[2]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.863  ; 5.863  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.800  ; 5.800  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.861  ; 5.861  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.253  ; 6.253  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.127  ; 6.127  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.158  ; 6.158  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.761  ; 5.761  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.887  ; 5.887  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[10] ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.764  ; 5.764  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[11] ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.233  ; 6.233  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[12] ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.427  ; 6.427  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[13] ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.358  ; 6.358  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[14] ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.533  ; 6.533  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[15] ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.865  ; 6.865  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Done          ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.201  ; 4.201  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX0[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.217  ; 9.217  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.217  ; 9.217  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.170  ; 9.170  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.171  ; 9.171  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.182  ; 9.182  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.184  ; 9.184  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.085  ; 9.085  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.086  ; 9.086  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX1[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.002 ; 10.002 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.955  ; 9.955  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.002 ; 10.002 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.779  ; 9.779  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.753  ; 9.753  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.793  ; 9.793  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.896  ; 9.896  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.933  ; 9.933  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX2[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.266 ; 10.266 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.266 ; 10.266 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.250 ; 10.250 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.260 ; 10.260 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.245 ; 10.245 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.129 ; 10.129 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.151 ; 10.151 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.121 ; 10.121 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX3[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.664 ; 10.664 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.615 ; 10.615 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.558 ; 10.558 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.584 ; 10.584 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.559 ; 10.559 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.572 ; 10.572 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.643 ; 10.643 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.664 ; 10.664 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX4[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.794 ; 10.794 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.535 ; 10.535 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.699 ; 10.699 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.162 ; 10.162 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.237 ; 10.237 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.476 ; 10.476 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.794 ; 10.794 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 10.549 ; 10.549 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Out[*]        ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.428  ; 4.428  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[0]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.066  ; 4.066  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[1]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.162  ; 4.162  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[2]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.025  ; 4.025  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[3]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.020  ; 4.020  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[4]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.290  ; 4.290  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[5]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.019  ; 4.019  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[6]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.892  ; 3.892  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[7]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.119  ; 4.119  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[8]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.122  ; 4.122  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[9]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.028  ; 4.028  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[10]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.000  ; 4.000  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[11]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.154  ; 4.154  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[12]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.194  ; 4.194  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[13]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.428  ; 4.428  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[14]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.167  ; 4.167  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[15]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.328  ; 4.328  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Datapath[*]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.258 ; 4.258 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.777 ; 4.777 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.270 ; 5.270 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.139 ; 5.139 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.070 ; 5.070 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.083 ; 5.083 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.197 ; 5.197 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.069 ; 5.069 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.916 ; 4.916 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.397 ; 4.397 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.599 ; 4.599 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.258 ; 4.258 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.646 ; 4.646 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.341 ; 4.341 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.640 ; 4.640 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.491 ; 4.491 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.699 ; 4.699 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
; Datapath[*]   ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.544 ; 3.544 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.383 ; 4.383 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.658 ; 4.658 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[2]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.695 ; 4.695 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.556 ; 4.556 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.650 ; 4.650 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.358 ; 4.358 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.669 ; 4.669 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.207 ; 4.207 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.690 ; 3.690 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.651 ; 3.651 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[10] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.687 ; 3.687 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[11] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.599 ; 3.599 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[12] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.641 ; 3.641 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[13] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.544 ; 3.544 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[14] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.787 ; 3.787 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[15] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.735 ; 3.735 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Done          ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.201 ; 4.201 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX0[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.450 ; 4.450 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.589 ; 4.589 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.542 ; 4.542 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.545 ; 4.545 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.555 ; 4.555 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.557 ; 4.557 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.450 ; 4.450 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.458 ; 4.458 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX1[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.199 ; 5.199 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.407 ; 5.407 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.456 ; 5.456 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.221 ; 5.221 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.199 ; 5.199 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.248 ; 5.248 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.331 ; 5.331 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.376 ; 5.376 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX2[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.499 ; 5.499 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.641 ; 5.641 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.628 ; 5.628 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.648 ; 5.648 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.633 ; 5.633 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.512 ; 5.512 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.538 ; 5.538 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.499 ; 5.499 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX3[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.759 ; 5.759 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.804 ; 5.804 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.760 ; 5.760 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.782 ; 5.782 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.759 ; 5.759 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.806 ; 5.806 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.856 ; 5.856 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.867 ; 5.867 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX4[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.655 ; 5.655 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.947 ; 5.947 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.219 ; 6.219 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.682 ; 5.682 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.655 ; 5.655 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.996 ; 5.996 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.213 ; 6.213 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.964 ; 5.964 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Out[*]        ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.892 ; 3.892 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[0]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.066 ; 4.066 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[1]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.162 ; 4.162 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[2]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.025 ; 4.025 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[3]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.020 ; 4.020 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[4]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.290 ; 4.290 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[5]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.019 ; 4.019 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[6]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.892 ; 3.892 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[7]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.119 ; 4.119 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[8]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.122 ; 4.122 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[9]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.028 ; 4.028 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[10]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.000 ; 4.000 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[11]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.154 ; 4.154 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[12]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.194 ; 4.194 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[13]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.428 ; 4.428 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[14]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.167 ; 4.167 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[15]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.328 ; 4.328 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; DataIn[0]  ; Datapath[0]  ; 4.408 ;    ;    ; 4.408 ;
; DataIn[1]  ; Datapath[1]  ; 4.642 ;    ;    ; 4.642 ;
; DataIn[2]  ; Datapath[2]  ; 4.486 ;    ;    ; 4.486 ;
; DataIn[3]  ; Datapath[3]  ; 4.208 ;    ;    ; 4.208 ;
; DataIn[4]  ; Datapath[4]  ; 4.132 ;    ;    ; 4.132 ;
; DataIn[5]  ; Datapath[5]  ; 3.963 ;    ;    ; 3.963 ;
; DataIn[6]  ; Datapath[6]  ; 4.143 ;    ;    ; 4.143 ;
; DataIn[7]  ; Datapath[7]  ; 4.544 ;    ;    ; 4.544 ;
; DataIn[8]  ; Datapath[8]  ; 4.031 ;    ;    ; 4.031 ;
; DataIn[9]  ; Datapath[9]  ; 3.933 ;    ;    ; 3.933 ;
; DataIn[10] ; Datapath[10] ; 3.878 ;    ;    ; 3.878 ;
; DataIn[11] ; Datapath[11] ; 3.905 ;    ;    ; 3.905 ;
; DataIn[12] ; Datapath[12] ; 3.728 ;    ;    ; 3.728 ;
; DataIn[13] ; Datapath[13] ; 6.051 ;    ;    ; 6.051 ;
; DataIn[14] ; Datapath[14] ; 6.198 ;    ;    ; 6.198 ;
; DataIn[15] ; Datapath[15] ; 6.337 ;    ;    ; 6.337 ;
+------------+--------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; DataIn[0]  ; Datapath[0]  ; 4.408 ;    ;    ; 4.408 ;
; DataIn[1]  ; Datapath[1]  ; 4.642 ;    ;    ; 4.642 ;
; DataIn[2]  ; Datapath[2]  ; 4.486 ;    ;    ; 4.486 ;
; DataIn[3]  ; Datapath[3]  ; 4.208 ;    ;    ; 4.208 ;
; DataIn[4]  ; Datapath[4]  ; 4.132 ;    ;    ; 4.132 ;
; DataIn[5]  ; Datapath[5]  ; 3.963 ;    ;    ; 3.963 ;
; DataIn[6]  ; Datapath[6]  ; 4.143 ;    ;    ; 4.143 ;
; DataIn[7]  ; Datapath[7]  ; 4.544 ;    ;    ; 4.544 ;
; DataIn[8]  ; Datapath[8]  ; 4.031 ;    ;    ; 4.031 ;
; DataIn[9]  ; Datapath[9]  ; 3.933 ;    ;    ; 3.933 ;
; DataIn[10] ; Datapath[10] ; 3.878 ;    ;    ; 3.878 ;
; DataIn[11] ; Datapath[11] ; 3.905 ;    ;    ; 3.905 ;
; DataIn[12] ; Datapath[12] ; 3.728 ;    ;    ; 3.728 ;
; DataIn[13] ; Datapath[13] ; 6.051 ;    ;    ; 6.051 ;
; DataIn[14] ; Datapath[14] ; 6.198 ;    ;    ; 6.198 ;
; DataIn[15] ; Datapath[15] ; 6.337 ;    ;    ; 6.337 ;
+------------+--------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -9.272   ; -2.853  ; N/A      ; N/A     ; -1.380              ;
;  CLK                                              ; -2.636   ; -2.530  ; N/A      ; N/A     ; -1.380              ;
;  giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -1.874   ; 1.055   ; N/A      ; N/A     ; 0.500               ;
;  giaithua:giaithua|delay_1s:delay|clkout          ; -9.272   ; -2.853  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -365.198 ; -32.761 ; 0.0      ; 0.0     ; -79.38              ;
;  CLK                                              ; -43.501  ; -2.530  ; N/A      ; N/A     ; -27.380             ;
;  giaithua:giaithua|Control_Unit:CU|c_state.state0 ; -7.495   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  giaithua:giaithua|delay_1s:delay|clkout          ; -314.202 ; -30.231 ; N/A      ; N/A     ; -52.000             ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; DataIn[*]   ; giaithua:giaithua|delay_1s:delay|clkout ; 5.916 ; 5.916 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[0]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.500 ; 1.500 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[1]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.296 ; 2.296 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[2]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.060 ; 2.060 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[3]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.609 ; 1.609 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[4]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.438 ; 1.438 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[5]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.515 ; 1.515 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[6]  ; giaithua:giaithua|delay_1s:delay|clkout ; 1.423 ; 1.423 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[7]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.408 ; 2.408 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[8]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.200 ; 2.200 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[9]  ; giaithua:giaithua|delay_1s:delay|clkout ; 2.654 ; 2.654 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[10] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.594 ; 2.594 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[11] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.524 ; 2.524 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[12] ; giaithua:giaithua|delay_1s:delay|clkout ; 2.334 ; 2.334 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[13] ; giaithua:giaithua|delay_1s:delay|clkout ; 5.692 ; 5.692 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[14] ; giaithua:giaithua|delay_1s:delay|clkout ; 5.916 ; 5.916 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[15] ; giaithua:giaithua|delay_1s:delay|clkout ; 5.801 ; 5.801 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
; Start       ; giaithua:giaithua|delay_1s:delay|clkout ; 4.878 ; 4.878 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; DataIn[*]   ; giaithua:giaithua|delay_1s:delay|clkout ; 0.153  ; 0.153  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[0]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.355 ; -0.355 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[1]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.319 ; -0.319 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[2]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.403 ; -0.403 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[3]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.023  ; 0.023  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[4]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.048  ; 0.048  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[5]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.153  ; 0.153  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[6]  ; giaithua:giaithua|delay_1s:delay|clkout ; 0.069  ; 0.069  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[7]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.418 ; -0.418 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[8]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.207 ; -0.207 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[9]  ; giaithua:giaithua|delay_1s:delay|clkout ; -0.062 ; -0.062 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[10] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.655 ; -0.655 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[11] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.297 ; -0.297 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[12] ; giaithua:giaithua|delay_1s:delay|clkout ; -0.065 ; -0.065 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[13] ; giaithua:giaithua|delay_1s:delay|clkout ; -2.531 ; -2.531 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[14] ; giaithua:giaithua|delay_1s:delay|clkout ; -2.568 ; -2.568 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
;  DataIn[15] ; giaithua:giaithua|delay_1s:delay|clkout ; -2.384 ; -2.384 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
; Start       ; giaithua:giaithua|delay_1s:delay|clkout ; -1.988 ; -1.988 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Datapath[*]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 11.369 ; 11.369 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.819  ; 9.819  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 11.369 ; 11.369 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.693 ; 10.693 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.762 ; 10.762 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.393 ; 10.393 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.653 ; 10.653 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 11.006 ; 11.006 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.135 ; 10.135 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.332  ; 9.332  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.549  ; 9.549  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.701  ; 8.701  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.747  ; 9.747  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 8.907  ; 8.907  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.588  ; 9.588  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 10.063 ; 10.063 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 9.644  ; 9.644  ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
; Datapath[*]   ; giaithua:giaithua|delay_1s:delay|clkout          ; 13.591 ; 13.591 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 9.631  ; 9.631  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.929 ; 11.929 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[2]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.368 ; 11.368 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.080 ; 11.080 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.163 ; 11.163 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.114 ; 12.114 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.970 ; 11.970 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.967 ; 11.967 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.169 ; 11.169 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.506 ; 11.506 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[10] ; giaithua:giaithua|delay_1s:delay|clkout          ; 11.207 ; 11.207 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[11] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.264 ; 12.264 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[12] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.685 ; 12.685 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[13] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.554 ; 12.554 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[14] ; giaithua:giaithua|delay_1s:delay|clkout          ; 12.909 ; 12.909 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[15] ; giaithua:giaithua|delay_1s:delay|clkout          ; 13.591 ; 13.591 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Done          ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.674  ; 7.674  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX0[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.141 ; 19.141 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.141 ; 19.141 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.088 ; 19.088 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.086 ; 19.086 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.093 ; 19.093 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 19.096 ; 19.096 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 18.865 ; 18.865 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 18.881 ; 18.881 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX1[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.933 ; 20.933 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.835 ; 20.835 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.933 ; 20.933 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.538 ; 20.538 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.495 ; 20.495 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.555 ; 20.555 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.783 ; 20.783 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 20.848 ; 20.848 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX2[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.557 ; 21.557 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.531 ; 21.531 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.557 ; 21.557 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.548 ; 21.548 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.493 ; 21.493 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.264 ; 21.264 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.304 ; 21.304 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.253 ; 21.253 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX3[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.476 ; 22.476 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.378 ; 22.378 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.217 ; 22.217 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.263 ; 22.263 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.220 ; 22.220 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.247 ; 22.247 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.454 ; 22.454 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.476 ; 22.476 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX4[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.507 ; 22.507 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.166 ; 22.166 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.191 ; 22.191 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.213 ; 21.213 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.446 ; 21.446 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 21.965 ; 21.965 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.507 ; 22.507 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 22.186 ; 22.186 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Out[*]        ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.105  ; 8.105  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[0]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.324  ; 7.324  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[1]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.552  ; 7.552  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[2]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.262  ; 7.262  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[3]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.273  ; 7.273  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[4]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.787  ; 7.787  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[5]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.273  ; 7.273  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[6]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.985  ; 6.985  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[7]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.497  ; 7.497  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[8]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.496  ; 7.496  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[9]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.285  ; 7.285  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[10]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.244  ; 7.244  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[11]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.551  ; 7.551  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[12]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.608  ; 7.608  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[13]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 8.105  ; 8.105  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[14]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.569  ; 7.569  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[15]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 7.881  ; 7.881  ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Datapath[*]   ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.258 ; 4.258 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[0]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.777 ; 4.777 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[1]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.270 ; 5.270 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[2]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.139 ; 5.139 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[3]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.070 ; 5.070 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[4]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.083 ; 5.083 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[5]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.197 ; 5.197 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[6]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 5.069 ; 5.069 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[7]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.916 ; 4.916 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[8]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.397 ; 4.397 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[9]  ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.599 ; 4.599 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[10] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.258 ; 4.258 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[11] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.646 ; 4.646 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[12] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.341 ; 4.341 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[13] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.640 ; 4.640 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[14] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.491 ; 4.491 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
;  Datapath[15] ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 4.699 ; 4.699 ; Fall       ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ;
; Datapath[*]   ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.544 ; 3.544 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[0]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.383 ; 4.383 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[1]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.658 ; 4.658 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[2]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.695 ; 4.695 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[3]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.556 ; 4.556 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[4]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.650 ; 4.650 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[5]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.358 ; 4.358 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[6]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.669 ; 4.669 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[7]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.207 ; 4.207 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[8]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.690 ; 3.690 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[9]  ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.651 ; 3.651 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[10] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.687 ; 3.687 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[11] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.599 ; 3.599 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[12] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.641 ; 3.641 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[13] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.544 ; 3.544 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[14] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.787 ; 3.787 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Datapath[15] ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.735 ; 3.735 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Done          ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.201 ; 4.201 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX0[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.450 ; 4.450 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.589 ; 4.589 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.542 ; 4.542 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.545 ; 4.545 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.555 ; 4.555 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.557 ; 4.557 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.450 ; 4.450 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX0[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.458 ; 4.458 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX1[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.199 ; 5.199 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.407 ; 5.407 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.456 ; 5.456 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.221 ; 5.221 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.199 ; 5.199 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.248 ; 5.248 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.331 ; 5.331 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX1[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.376 ; 5.376 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX2[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.499 ; 5.499 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.641 ; 5.641 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.628 ; 5.628 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.648 ; 5.648 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.633 ; 5.633 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.512 ; 5.512 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.538 ; 5.538 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX2[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.499 ; 5.499 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX3[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.759 ; 5.759 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.804 ; 5.804 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.760 ; 5.760 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.782 ; 5.782 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.759 ; 5.759 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.806 ; 5.806 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.856 ; 5.856 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX3[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.867 ; 5.867 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; HEX4[*]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.655 ; 5.655 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[0]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.947 ; 5.947 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[1]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.219 ; 6.219 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[2]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.682 ; 5.682 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[3]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.655 ; 5.655 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[4]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.996 ; 5.996 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[5]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 6.213 ; 6.213 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  HEX4[6]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 5.964 ; 5.964 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
; Out[*]        ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.892 ; 3.892 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[0]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.066 ; 4.066 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[1]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.162 ; 4.162 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[2]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.025 ; 4.025 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[3]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.020 ; 4.020 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[4]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.290 ; 4.290 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[5]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.019 ; 4.019 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[6]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 3.892 ; 3.892 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[7]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.119 ; 4.119 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[8]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.122 ; 4.122 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[9]       ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.028 ; 4.028 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[10]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.000 ; 4.000 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[11]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.154 ; 4.154 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[12]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.194 ; 4.194 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[13]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.428 ; 4.428 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[14]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.167 ; 4.167 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
;  Out[15]      ; giaithua:giaithua|delay_1s:delay|clkout          ; 4.328 ; 4.328 ; Rise       ; giaithua:giaithua|delay_1s:delay|clkout          ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------+
; Progagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; DataIn[0]  ; Datapath[0]  ; 8.574  ;    ;    ; 8.574  ;
; DataIn[1]  ; Datapath[1]  ; 9.060  ;    ;    ; 9.060  ;
; DataIn[2]  ; Datapath[2]  ; 8.778  ;    ;    ; 8.778  ;
; DataIn[3]  ; Datapath[3]  ; 8.180  ;    ;    ; 8.180  ;
; DataIn[4]  ; Datapath[4]  ; 7.999  ;    ;    ; 7.999  ;
; DataIn[5]  ; Datapath[5]  ; 7.695  ;    ;    ; 7.695  ;
; DataIn[6]  ; Datapath[6]  ; 8.247  ;    ;    ; 8.247  ;
; DataIn[7]  ; Datapath[7]  ; 8.768  ;    ;    ; 8.768  ;
; DataIn[8]  ; Datapath[8]  ; 7.610  ;    ;    ; 7.610  ;
; DataIn[9]  ; Datapath[9]  ; 7.430  ;    ;    ; 7.430  ;
; DataIn[10] ; Datapath[10] ; 7.450  ;    ;    ; 7.450  ;
; DataIn[11] ; Datapath[11] ; 7.537  ;    ;    ; 7.537  ;
; DataIn[12] ; Datapath[12] ; 7.123  ;    ;    ; 7.123  ;
; DataIn[13] ; Datapath[13] ; 10.928 ;    ;    ; 10.928 ;
; DataIn[14] ; Datapath[14] ; 11.208 ;    ;    ; 11.208 ;
; DataIn[15] ; Datapath[15] ; 11.518 ;    ;    ; 11.518 ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Progagation Delay                           ;
+------------+--------------+-------+----+----+-------+
; Input Port ; Output Port  ; RR    ; RF ; FR ; FF    ;
+------------+--------------+-------+----+----+-------+
; DataIn[0]  ; Datapath[0]  ; 4.408 ;    ;    ; 4.408 ;
; DataIn[1]  ; Datapath[1]  ; 4.642 ;    ;    ; 4.642 ;
; DataIn[2]  ; Datapath[2]  ; 4.486 ;    ;    ; 4.486 ;
; DataIn[3]  ; Datapath[3]  ; 4.208 ;    ;    ; 4.208 ;
; DataIn[4]  ; Datapath[4]  ; 4.132 ;    ;    ; 4.132 ;
; DataIn[5]  ; Datapath[5]  ; 3.963 ;    ;    ; 3.963 ;
; DataIn[6]  ; Datapath[6]  ; 4.143 ;    ;    ; 4.143 ;
; DataIn[7]  ; Datapath[7]  ; 4.544 ;    ;    ; 4.544 ;
; DataIn[8]  ; Datapath[8]  ; 4.031 ;    ;    ; 4.031 ;
; DataIn[9]  ; Datapath[9]  ; 3.933 ;    ;    ; 3.933 ;
; DataIn[10] ; Datapath[10] ; 3.878 ;    ;    ; 3.878 ;
; DataIn[11] ; Datapath[11] ; 3.905 ;    ;    ; 3.905 ;
; DataIn[12] ; Datapath[12] ; 3.728 ;    ;    ; 3.728 ;
; DataIn[13] ; Datapath[13] ; 6.051 ;    ;    ; 6.051 ;
; DataIn[14] ; Datapath[14] ; 6.198 ;    ;    ; 6.198 ;
; DataIn[15] ; Datapath[15] ; 6.337 ;    ;    ; 6.337 ;
+------------+--------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLK                                              ; CLK                                              ; 550      ; 0        ; 0        ; 0        ;
; giaithua:giaithua|delay_1s:delay|clkout          ; CLK                                              ; 1        ; 1        ; 0        ; 0        ;
; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0        ; 0        ; 6        ; 0        ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout          ; 34       ; 2322     ; 0        ; 0        ;
; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout          ; 2441     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLK                                              ; CLK                                              ; 550      ; 0        ; 0        ; 0        ;
; giaithua:giaithua|delay_1s:delay|clkout          ; CLK                                              ; 1        ; 1        ; 0        ; 0        ;
; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; 0        ; 0        ; 6        ; 0        ;
; giaithua:giaithua|Control_Unit:CU|c_state.state0 ; giaithua:giaithua|delay_1s:delay|clkout          ; 34       ; 2322     ; 0        ; 0        ;
; giaithua:giaithua|delay_1s:delay|clkout          ; giaithua:giaithua|delay_1s:delay|clkout          ; 2441     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 691   ; 691  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 15 11:38:07 2024
Info: Command: quartus_sta Doan -c Doan
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Doan.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name giaithua:giaithua|Control_Unit:CU|c_state.state0 giaithua:giaithua|Control_Unit:CU|c_state.state0
    Info (332105): create_clock -period 1.000 -name giaithua:giaithua|delay_1s:delay|clkout giaithua:giaithua|delay_1s:delay|clkout
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.272      -314.202 giaithua:giaithua|delay_1s:delay|clkout 
    Info (332119):    -2.636       -43.501 CLK 
    Info (332119):    -1.874        -7.495 giaithua:giaithua|Control_Unit:CU|c_state.state0 
Info (332146): Worst-case hold slack is -2.853
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.853       -30.231 giaithua:giaithua|delay_1s:delay|clkout 
    Info (332119):    -2.530        -2.530 CLK 
    Info (332119):     1.434         0.000 giaithua:giaithua|Control_Unit:CU|c_state.state0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLK 
    Info (332119):    -0.500       -52.000 giaithua:giaithua|delay_1s:delay|clkout 
    Info (332119):     0.500         0.000 giaithua:giaithua|Control_Unit:CU|c_state.state0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.502      -107.844 giaithua:giaithua|delay_1s:delay|clkout 
    Info (332119):    -0.844        -2.792 giaithua:giaithua|Control_Unit:CU|c_state.state0 
    Info (332119):    -0.731        -8.256 CLK 
Info (332146): Worst-case hold slack is -1.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.675       -25.413 giaithua:giaithua|delay_1s:delay|clkout 
    Info (332119):    -1.574        -1.574 CLK 
    Info (332119):     1.055         0.000 giaithua:giaithua|Control_Unit:CU|c_state.state0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLK 
    Info (332119):    -0.500       -52.000 giaithua:giaithua|delay_1s:delay|clkout 
    Info (332119):     0.500         0.000 giaithua:giaithua|Control_Unit:CU|c_state.state0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4559 megabytes
    Info: Processing ended: Fri Nov 15 11:38:08 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


