\section{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{structI2C__TypeDef}\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ O\+A\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ O\+A\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ DR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ S\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ S\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+CR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ T\+R\+I\+SE}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+A\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+A\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ T\+R\+I\+SE}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+L\+TR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

Definition at line \textbf{ 687} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structI2C__TypeDef_a5e1322e27c40bf91d172f9673f205c97}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+CR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+CR}

I2C Clock control register, Address offset\+: 0x1C 

Definition at line \textbf{ 633} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a7ac198788f460fa6379bceecab79c5f7}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+CR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+CR}

I2C Clock control register, Address offset\+: 0x1C 

Definition at line \textbf{ 703} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_ab0ec7102960640751d44e92ddac994f0}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R1}

I2C Control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 626} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R1}

I2C Control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 689} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_afdfa307571967afb1d97943e982b6586}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R2}

I2C Control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 627} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R2}

I2C Control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 691} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{DR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 

Definition at line \textbf{ 630} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a0a1acc0425516ff7969709d118b96a3b}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{DR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 

Definition at line \textbf{ 697} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_aa23ced8246d69edb9261a8de1f1e253f}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!F\+L\+TR@{F\+L\+TR}}
\index{F\+L\+TR@{F\+L\+TR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{F\+L\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+L\+TR}

I2C F\+L\+TR register, Address offset\+: 0x24 

Definition at line \textbf{ 635} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a08b4be0d626a00f26bc295b379b3bba6}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{O\+A\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+A\+R1}

I2C Own address register 1, Address offset\+: 0x08 

Definition at line \textbf{ 628} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_aaab934113da0a8bcacd1ffa148046569}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{O\+A\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t O\+A\+R1}

I2C Own address register 1, Address offset\+: 0x08 

Definition at line \textbf{ 693} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_ab5c57ffed0351fa064038939a6c0bbf6}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{O\+A\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+A\+R2}

I2C Own address register 2, Address offset\+: 0x0C 

Definition at line \textbf{ 629} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a692c0f6e38cde9ec1c3c50c36aa79817}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{O\+A\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t O\+A\+R2}

I2C Own address register 2, Address offset\+: 0x0C 

Definition at line \textbf{ 695} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a149feba01f9c4a49570c6d88619f504f}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line \textbf{ 690} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a8249a3955aace28d92109b391311eb30}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line \textbf{ 692} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a5573848497a716a9947fd87487709feb}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line \textbf{ 694} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line \textbf{ 696} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_aa0223808025f5bf9c056185038c9d545}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D4}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line \textbf{ 698} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_abd36010ac282682d1f3c641b183b1b6f}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D5}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line \textbf{ 700} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D6}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line \textbf{ 702} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_ab1820c97e368d349f5f4121f015d9fab}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D7}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x1E 

Definition at line \textbf{ 704} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_afc22764fbf9ee7ce28174d65d0260f18}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D8}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}

Reserved, 0x22 

Definition at line \textbf{ 706} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R1}

I2C Status register 1, Address offset\+: 0x14 

Definition at line \textbf{ 631} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a1e79a16729e8d1032d9fe552d50dce41}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t S\+R1}

I2C Status register 1, Address offset\+: 0x14 

Definition at line \textbf{ 699} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a89623ee198737b29dc0a803310605a83}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R2}

I2C Status register 2, Address offset\+: 0x18 

Definition at line \textbf{ 632} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a682809d3f8187cdefb9d615e89b67e65}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t S\+R2}

I2C Status register 2, Address offset\+: 0x18 

Definition at line \textbf{ 701} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structI2C__TypeDef_a5d5764c0ec44b661da957e6343f9e7b5}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!T\+R\+I\+SE@{T\+R\+I\+SE}}
\index{T\+R\+I\+SE@{T\+R\+I\+SE}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{T\+R\+I\+SE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t T\+R\+I\+SE}

I2C T\+R\+I\+SE register, Address offset\+: 0x20 

Definition at line \textbf{ 634} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structI2C__TypeDef_a7fbb70132ee565bb179078b6ee20cc2b}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!T\+R\+I\+SE@{T\+R\+I\+SE}}
\index{T\+R\+I\+SE@{T\+R\+I\+SE}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{T\+R\+I\+SE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t T\+R\+I\+SE}

I2C T\+R\+I\+SE register, Address offset\+: 0x20 

Definition at line \textbf{ 705} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
