# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_5  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/ip/car_rom_1/sim/car_rom.v" \
"../../../../final_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../final_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../final_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../final_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../final_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_lmb_bram_1/sim/mb_zoom_lmb_bram_1.v" \

verilog generic_baseblocks_v2_1_0  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_27  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_7  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_26  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_28  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_xbar_0/sim/mb_zoom_xbar_0.v" \

verilog xlconcat_v2_1_4  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_microblaze_0_xlconcat_0/sim/mb_zoom_microblaze_0_xlconcat_0.v" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_clk_wiz.v" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1.v" \

verilog dist_mem_gen_v8_0_13  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.ip_user_files/bd/mb_zoom/sim/mb_zoom.v" \

sv xil_defaultlib  --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/7698" --include "../../../../final_project.gen/sources_1/ip/clk_wiz_0" \
"../../../../final_project.srcs/sources_1/imports/design_source/VGA_controller.sv" \
"../../../../final_project.srcs/sources_1/imports/car/car_palette.sv" \
"../../../../final_project.srcs/sources_1/new/zoom_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
