[0m[[0m[0mdebug[0m] [0m[0mPackaging /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/root-01_warm-up_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/Counter$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Counter$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/Counter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Counter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/ReadSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ReadSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/Controller.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Controller.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/Controller$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/Controller$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/ShiftRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ShiftRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/ReadSerial$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ReadSerial$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	readserial/ShiftRegister$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/readserial/ShiftRegister$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	basicadder[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/basicadder[0m
[0m[[0m[0mdebug[0m] [0m[0m	basicadder/BasicAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/basicadder/BasicAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	basicadder/BasicAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/basicadder/BasicAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder/FullAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FullAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder/HalfAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder/HalfAdder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder/FourBitAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FourBitAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder/FullAdder$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FullAdder$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder/HalfAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder/HalfAdder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	adder/FourBitAdder$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/adder/FourBitAdder$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/ADSProject/01_warm-up/target/scala-2.12/classes/makeverilog/Verilog_Gen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
