Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Jun 25 10:45:56 2018
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file ckong_top_power_routed.rpt -pb ckong_top_power_summary_routed.pb -rpx ckong_top_power_routed.rpx
| Design           : ckong_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 46.406 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 45.907                           |
| Device Static (W)        | 0.498                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     8.085 |     3610 |       --- |             --- |
|   LUT as Logic           |     6.238 |     1875 |     20800 |            9.01 |
|   LUT as Distributed RAM |     1.258 |      224 |      9600 |            2.33 |
|   CARRY4                 |     0.294 |       92 |      8150 |            1.13 |
|   Register               |     0.187 |      943 |     41600 |            2.27 |
|   BUFG                   |     0.061 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |     0.042 |       49 |     32600 |            0.15 |
|   LUT as Shift Register  |     0.005 |        2 |      9600 |            0.02 |
|   Others                 |     0.000 |       59 |       --- |             --- |
| Signals                  |     9.090 |     2923 |       --- |             --- |
| Block RAM                |     1.599 |       18 |        50 |           36.00 |
| MMCM                     |     4.086 |        1 |         5 |           20.00 |
| I/O                      |    23.047 |       43 |       170 |           25.29 |
| Static Power             |     0.498 |          |           |                 |
| Total                    |    46.406 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    19.044 |      18.697 |      0.347 |
| Vccaux    |       1.800 |     3.153 |       3.099 |      0.053 |
| Vcco33    |       3.300 |     6.516 |       6.515 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.147 |       0.131 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| ckong_top                   |    45.907 |
|   el_multiboot              |     0.348 |
|     multiboot               |     0.348 |
|   keyb                      |     0.060 |
|     ps2                     |     0.043 |
|   pm                        |    17.616 |
|     Z80                     |     7.401 |
|       u0                    |     7.380 |
|         Regs                |     3.655 |
|           RegsH_reg_0_7_0_1 |     0.078 |
|           RegsH_reg_0_7_2_3 |     0.016 |
|           RegsH_reg_0_7_4_5 |     0.144 |
|           RegsH_reg_0_7_6_7 |     0.116 |
|           RegsL_reg_0_7_0_1 |     0.013 |
|           RegsL_reg_0_7_2_3 |     0.076 |
|           RegsL_reg_0_7_4_5 |     0.072 |
|           RegsL_reg_0_7_6_7 |     0.130 |
|     big_sprite_palette      |     0.032 |
|     big_sprite_tile_bit0    |     0.156 |
|     big_sprite_tile_bit1    |     0.174 |
|     big_sprite_tile_ram     |     0.150 |
|     ckong_sound             |     1.955 |
|       sample_rom            |     0.221 |
|       ym2149                |     1.465 |
|     color_ram               |     0.265 |
|     debounce                |     0.365 |
|     line_doubler            |     3.672 |
|       ram1_reg_0_63_0_2     |     0.033 |
|       ram1_reg_0_63_3_5     |     0.033 |
|       ram1_reg_0_63_6_6     |     0.016 |
|       ram1_reg_0_63_7_7     |     0.016 |
|       ram1_reg_128_191_0_2  |     0.037 |
|       ram1_reg_128_191_3_5  |     0.023 |
|       ram1_reg_128_191_6_6  |     0.016 |
|       ram1_reg_128_191_7_7  |     0.017 |
|       ram1_reg_192_255_0_2  |     0.035 |
|       ram1_reg_192_255_3_5  |     0.025 |
|       ram1_reg_192_255_6_6  |     0.019 |
|       ram1_reg_192_255_7_7  |     0.020 |
|       ram1_reg_256_319_0_2  |     0.039 |
|       ram1_reg_256_319_3_5  |     0.027 |
|       ram1_reg_256_319_6_6  |     0.018 |
|       ram1_reg_256_319_7_7  |     0.017 |
|       ram1_reg_320_383_0_2  |     0.032 |
|       ram1_reg_320_383_3_5  |     0.030 |
|       ram1_reg_320_383_6_6  |     0.018 |
|       ram1_reg_320_383_7_7  |     0.015 |
|       ram1_reg_384_447_0_2  |     0.035 |
|       ram1_reg_384_447_3_5  |     0.030 |
|       ram1_reg_384_447_6_6  |     0.014 |
|       ram1_reg_384_447_7_7  |     0.015 |
|       ram1_reg_448_511_0_2  |     0.037 |
|       ram1_reg_448_511_3_5  |     0.032 |
|       ram1_reg_448_511_6_6  |     0.015 |
|       ram1_reg_448_511_7_7  |     0.021 |
|       ram1_reg_64_127_0_2   |     0.045 |
|       ram1_reg_64_127_3_5   |     0.031 |
|       ram1_reg_64_127_6_6   |     0.019 |
|       ram1_reg_64_127_7_7   |     0.019 |
|       ram2_reg_0_63_0_2     |     0.037 |
|       ram2_reg_0_63_3_5     |     0.029 |
|       ram2_reg_0_63_6_6     |     0.016 |
|       ram2_reg_0_63_7_7     |     0.018 |
|       ram2_reg_128_191_0_2  |     0.037 |
|       ram2_reg_128_191_3_5  |     0.028 |
|       ram2_reg_128_191_6_6  |     0.018 |
|       ram2_reg_128_191_7_7  |     0.019 |
|       ram2_reg_192_255_0_2  |     0.040 |
|       ram2_reg_192_255_3_5  |     0.029 |
|       ram2_reg_192_255_6_6  |     0.015 |
|       ram2_reg_192_255_7_7  |     0.015 |
|       ram2_reg_256_319_0_2  |     0.035 |
|       ram2_reg_256_319_3_5  |     0.034 |
|       ram2_reg_256_319_6_6  |     0.018 |
|       ram2_reg_256_319_7_7  |     0.017 |
|       ram2_reg_320_383_0_2  |     0.032 |
|       ram2_reg_320_383_3_5  |     0.031 |
|       ram2_reg_320_383_6_6  |     0.015 |
|       ram2_reg_320_383_7_7  |     0.016 |
|       ram2_reg_384_447_0_2  |     0.037 |
|       ram2_reg_384_447_3_5  |     0.024 |
|       ram2_reg_384_447_6_6  |     0.016 |
|       ram2_reg_384_447_7_7  |     0.017 |
|       ram2_reg_448_511_0_2  |     0.034 |
|       ram2_reg_448_511_3_5  |     0.024 |
|       ram2_reg_448_511_6_6  |     0.015 |
|       ram2_reg_448_511_7_7  |     0.016 |
|       ram2_reg_64_127_0_2   |     0.040 |
|       ram2_reg_64_127_3_5   |     0.028 |
|       ram2_reg_64_127_6_6   |     0.022 |
|       ram2_reg_64_127_7_7   |     0.019 |
|     palette                 |     0.073 |
|     program                 |     1.000 |
|     tile_bit0               |     0.016 |
|     tile_bit1               |     0.016 |
|     tile_ram                |     0.171 |
|     u_dac                   |     0.073 |
|     video                   |     0.551 |
|     wram1                   |     0.097 |
|     wram2                   |     0.112 |
+-----------------------------+-----------+


