-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rendering is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    triangle_3ds : IN STD_LOGIC_VECTOR (71 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    num_3d_tri : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of rendering is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "rendering_rendering,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.472000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=39,HLS_SYN_DSP=0,HLS_SYN_FF=5683,HLS_SYN_LUT=6168,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv17_156 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101010110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal z_buffer_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal z_buffer_ce0 : STD_LOGIC;
    signal z_buffer_we0 : STD_LOGIC;
    signal z_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal z_buffer_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_x0_fu_242_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_x0_reg_888 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_y0_fu_246_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_y0_reg_895 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_x1_fu_266_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_x1_reg_902 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_y1_fu_276_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_y1_reg_909 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_x2_fu_296_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_x2_reg_916 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_y2_fu_306_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2d_y2_reg_929 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2ds_z_fu_404_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal triangle_2ds_z_reg_942 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln22_1_fu_436_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln22_1_reg_947 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln22_fu_446_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln22_reg_952 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln23_1_fu_470_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln23_1_reg_958 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln23_fu_480_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln23_reg_963 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub22_i_i_fu_486_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub22_i_i_reg_969 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub31_i_i_fu_492_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub31_i_i_reg_974 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub42_i_i_fu_498_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub42_i_i_reg_979 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub52_i_i_fu_504_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub52_i_i_reg_984 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln144_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln146_fu_531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_reg_998 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_1_fu_537_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_1_reg_1005 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_2_fu_543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_2_reg_1013 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_3_fu_549_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_3_reg_1020 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln62_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_reg_1028 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_1033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1043 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_1_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_1_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_1_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_1_reg_1053 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_1_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_1_reg_1058 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_1_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_1_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln62_fu_607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln62_reg_1073 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln62_1_fu_651_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln62_1_reg_1078 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln154_fu_703_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln154_reg_1083 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln264_fu_731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln264_reg_1088 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln144_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln144_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln264_fu_752_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln264_reg_1104 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal max_min_2_fu_770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_min_2_reg_1109 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_min_4_fu_777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_min_4_reg_1115 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_index_0_fu_784_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_index_0_reg_1121 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln144_fu_790_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln144_reg_1126 : STD_LOGIC_VECTOR (30 downto 0);
    signal max_min_0_fu_795_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_min_0_reg_1131 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln174_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln197_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln197_reg_1141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal fragment_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fragment_x_ce0 : STD_LOGIC;
    signal fragment_x_we0 : STD_LOGIC;
    signal fragment_x_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fragment_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fragment_y_ce0 : STD_LOGIC;
    signal fragment_y_we0 : STD_LOGIC;
    signal fragment_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fragment_z_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fragment_z_ce0 : STD_LOGIC;
    signal fragment_z_we0 : STD_LOGIC;
    signal fragment_z_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fragment_color_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fragment_color_ce0 : STD_LOGIC;
    signal fragment_color_we0 : STD_LOGIC;
    signal fragment_color_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pixels_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixels_x_ce0 : STD_LOGIC;
    signal pixels_x_we0 : STD_LOGIC;
    signal pixels_x_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixels_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixels_y_ce0 : STD_LOGIC;
    signal pixels_y_we0 : STD_LOGIC;
    signal pixels_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixels_color_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixels_color_ce0 : STD_LOGIC;
    signal pixels_color_we0 : STD_LOGIC;
    signal pixels_color_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_ap_start : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_ap_done : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_ap_idle : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_ap_ready : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_i_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_i_1_out_ap_vld : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_idle : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_ap_start : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_ap_done : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_ap_idle : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out_ap_vld : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_idle : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_ap_idle : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0 : STD_LOGIC;
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_fragment_reg_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln264_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm_state10 : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal counter_fu_98 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal max_min_0_016_fu_102 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal max_min_2_018_fu_106 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal max_min_4_020_fu_110 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal max_index_0_021_fu_114 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal triangle_3d_z0_fu_256_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln114_fu_330_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln114_fu_330_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln114_fu_330_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_336_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal triangle_3d_z1_fu_286_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln114_1_fu_354_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln114_1_fu_354_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln114_1_fu_354_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_360_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal triangle_3d_z2_fu_316_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln114_2_fu_378_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln114_2_fu_378_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln114_2_fu_378_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_384_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln114_1_fu_346_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln114_5_fu_394_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln114_fu_398_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln114_3_fu_370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln22_fu_410_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln22_1_fu_414_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln22_fu_418_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln22_2_fu_428_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln22_3_fu_432_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln23_fu_452_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln23_fu_456_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln23_1_fu_466_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cw_fu_515_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_3_fu_523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln64_fu_602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln71_fu_597_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln83_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_fu_627_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln90_fu_618_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln64_1_fu_646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln71_1_fu_641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln83_1_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_1_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln83_1_fu_671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln90_1_fu_662_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln81_fu_633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln154_fu_685_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln154_1_fu_689_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln154_fu_693_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln81_1_fu_677_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln157_fu_707_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln157_1_fu_711_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln157_fu_715_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln157_fu_725_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln264_fu_743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln174_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal mul_ln114_1_fu_354_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln114_2_fu_378_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln114_fu_330_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component rendering_rendering_Pipeline_RAST2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_index_0 : IN STD_LOGIC_VECTOR (30 downto 0);
        fragment_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_x_ce0 : OUT STD_LOGIC;
        fragment_x_we0 : OUT STD_LOGIC;
        fragment_x_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fragment_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_y_ce0 : OUT STD_LOGIC;
        fragment_y_we0 : OUT STD_LOGIC;
        fragment_y_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fragment_z_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_z_ce0 : OUT STD_LOGIC;
        fragment_z_we0 : OUT STD_LOGIC;
        fragment_z_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        triangle_2ds_z : IN STD_LOGIC_VECTOR (7 downto 0);
        fragment_color_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_color_ce0 : OUT STD_LOGIC;
        fragment_color_we0 : OUT STD_LOGIC;
        fragment_color_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        zext_ln174 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_min_0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_min_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln22_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln22_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln22_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln23_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln23_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub22_i_i_cast : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln22_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub31_i_i_cast : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln22 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub42_i_i_cast : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln23 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln146 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        z_buffer_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        z_buffer_ce0 : OUT STD_LOGIC;
        z_buffer_we0 : OUT STD_LOGIC;
        z_buffer_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rendering_rendering_Pipeline_ZCULLING IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        size_fragment : IN STD_LOGIC_VECTOR (31 downto 0);
        fragment_z_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_z_ce0 : OUT STD_LOGIC;
        fragment_z_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fragment_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_y_ce0 : OUT STD_LOGIC;
        fragment_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fragment_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_x_ce0 : OUT STD_LOGIC;
        fragment_x_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixels_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pixels_x_ce0 : OUT STD_LOGIC;
        pixels_x_we0 : OUT STD_LOGIC;
        pixels_x_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixels_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pixels_y_ce0 : OUT STD_LOGIC;
        pixels_y_we0 : OUT STD_LOGIC;
        pixels_y_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fragment_color_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fragment_color_ce0 : OUT STD_LOGIC;
        fragment_color_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        pixels_color_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pixels_color_ce0 : OUT STD_LOGIC;
        pixels_color_we0 : OUT STD_LOGIC;
        pixels_color_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        pixel_cntr_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pixel_cntr_out_ap_vld : OUT STD_LOGIC;
        z_buffer_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        z_buffer_ce0 : OUT STD_LOGIC;
        z_buffer_we0 : OUT STD_LOGIC;
        z_buffer_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        z_buffer_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rendering_rendering_Pipeline_COLORING_FB IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pixel_cntr_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        pixels_color_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pixels_color_ce0 : OUT STD_LOGIC;
        pixels_color_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        pixels_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pixels_x_ce0 : OUT STD_LOGIC;
        pixels_x_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixels_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pixels_y_ce0 : OUT STD_LOGIC;
        pixels_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rendering_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component rendering_mul_9s_9s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component rendering_z_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rendering_fragment_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component rendering_fragment_color_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    z_buffer_U : component rendering_z_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => z_buffer_address0,
        ce0 => z_buffer_ce0,
        we0 => z_buffer_we0,
        d0 => z_buffer_d0,
        q0 => z_buffer_q0);

    fragment_x_U : component rendering_fragment_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fragment_x_address0,
        ce0 => fragment_x_ce0,
        we0 => fragment_x_we0,
        d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0,
        q0 => fragment_x_q0);

    fragment_y_U : component rendering_fragment_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fragment_y_address0,
        ce0 => fragment_y_ce0,
        we0 => fragment_y_we0,
        d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0,
        q0 => fragment_y_q0);

    fragment_z_U : component rendering_fragment_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fragment_z_address0,
        ce0 => fragment_z_ce0,
        we0 => fragment_z_we0,
        d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0,
        q0 => fragment_z_q0);

    fragment_color_U : component rendering_fragment_color_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fragment_color_address0,
        ce0 => fragment_color_ce0,
        we0 => fragment_color_we0,
        d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0,
        q0 => fragment_color_q0);

    pixels_x_U : component rendering_fragment_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pixels_x_address0,
        ce0 => pixels_x_ce0,
        we0 => pixels_x_we0,
        d0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0,
        q0 => pixels_x_q0);

    pixels_y_U : component rendering_fragment_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pixels_y_address0,
        ce0 => pixels_y_ce0,
        we0 => pixels_y_we0,
        d0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0,
        q0 => pixels_y_q0);

    pixels_color_U : component rendering_fragment_color_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pixels_color_address0,
        ce0 => pixels_color_ce0,
        we0 => pixels_color_we0,
        d0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0,
        q0 => pixels_color_q0);

    grp_rendering_Pipeline_RAST2_fu_178 : component rendering_rendering_Pipeline_RAST2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rendering_Pipeline_RAST2_fu_178_ap_start,
        ap_done => grp_rendering_Pipeline_RAST2_fu_178_ap_done,
        ap_idle => grp_rendering_Pipeline_RAST2_fu_178_ap_idle,
        ap_ready => grp_rendering_Pipeline_RAST2_fu_178_ap_ready,
        max_index_0 => trunc_ln144_reg_1126,
        fragment_x_address0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0,
        fragment_x_ce0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0,
        fragment_x_we0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0,
        fragment_x_d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0,
        fragment_y_address0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0,
        fragment_y_ce0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0,
        fragment_y_we0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0,
        fragment_y_d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0,
        fragment_z_address0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0,
        fragment_z_ce0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0,
        fragment_z_we0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0,
        fragment_z_d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0,
        triangle_2ds_z => triangle_2ds_z_reg_942,
        fragment_color_address0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0,
        fragment_color_ce0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0,
        fragment_color_we0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0,
        fragment_color_d0 => grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0,
        zext_ln174 => max_min_4_reg_1115,
        max_min_0 => max_min_0_reg_1131,
        max_min_2 => max_min_2_reg_1109,
        zext_ln22_1 => triangle_2d_x0_reg_888,
        sext_ln22_1 => sub_ln22_1_reg_947,
        zext_ln22_3 => triangle_2d_y0_reg_895,
        sext_ln23_1 => sub_ln23_1_reg_958,
        zext_ln23_1 => triangle_2d_x1_reg_902,
        sub22_i_i_cast => sub22_i_i_reg_969,
        zext_ln22_2 => triangle_2d_y1_reg_909,
        sub31_i_i_cast => sub31_i_i_reg_974,
        zext_ln22 => triangle_2d_x2_reg_916,
        sub42_i_i_cast => sub42_i_i_reg_979,
        zext_ln23 => triangle_2d_y2_reg_929,
        sext_ln146 => sub52_i_i_reg_984,
        i_1_out => grp_rendering_Pipeline_RAST2_fu_178_i_1_out,
        i_1_out_ap_vld => grp_rendering_Pipeline_RAST2_fu_178_i_1_out_ap_vld);

    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204 : component rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start,
        ap_done => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done,
        ap_idle => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_idle,
        ap_ready => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready,
        z_buffer_address0 => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0,
        z_buffer_ce0 => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0,
        z_buffer_we0 => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0,
        z_buffer_d0 => grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0);

    grp_rendering_Pipeline_ZCULLING_fu_210 : component rendering_rendering_Pipeline_ZCULLING
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rendering_Pipeline_ZCULLING_fu_210_ap_start,
        ap_done => grp_rendering_Pipeline_ZCULLING_fu_210_ap_done,
        ap_idle => grp_rendering_Pipeline_ZCULLING_fu_210_ap_idle,
        ap_ready => grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready,
        size_fragment => size_fragment_reg_166,
        fragment_z_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0,
        fragment_z_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0,
        fragment_z_q0 => fragment_z_q0,
        fragment_y_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0,
        fragment_y_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0,
        fragment_y_q0 => fragment_y_q0,
        fragment_x_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0,
        fragment_x_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0,
        fragment_x_q0 => fragment_x_q0,
        pixels_x_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0,
        pixels_x_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0,
        pixels_x_we0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0,
        pixels_x_d0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0,
        pixels_y_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0,
        pixels_y_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0,
        pixels_y_we0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0,
        pixels_y_d0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0,
        fragment_color_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0,
        fragment_color_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0,
        fragment_color_q0 => fragment_color_q0,
        pixels_color_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0,
        pixels_color_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0,
        pixels_color_we0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0,
        pixels_color_d0 => grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0,
        pixel_cntr_out => grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out,
        pixel_cntr_out_ap_vld => grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out_ap_vld,
        z_buffer_address0 => grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0,
        z_buffer_ce0 => grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0,
        z_buffer_we0 => grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0,
        z_buffer_d0 => grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0,
        z_buffer_q0 => z_buffer_q0);

    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226 : component rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start,
        ap_done => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done,
        ap_idle => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_idle,
        ap_ready => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready,
        output_r_address0 => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0,
        output_r_ce0 => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0,
        output_r_we0 => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0,
        output_r_d0 => grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0);

    grp_rendering_Pipeline_COLORING_FB_fu_232 : component rendering_rendering_Pipeline_COLORING_FB
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start,
        ap_done => grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done,
        ap_idle => grp_rendering_Pipeline_COLORING_FB_fu_232_ap_idle,
        ap_ready => grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready,
        pixel_cntr_reload => grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out,
        pixels_color_address0 => grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0,
        pixels_color_ce0 => grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0,
        pixels_color_q0 => pixels_color_q0,
        pixels_x_address0 => grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0,
        pixels_x_ce0 => grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0,
        pixels_x_q0 => pixels_x_q0,
        pixels_y_address0 => grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0,
        pixels_y_ce0 => grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0,
        pixels_y_q0 => pixels_y_q0,
        output_r_address0 => grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0,
        output_r_ce0 => grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0,
        output_r_we0 => grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0,
        output_r_d0 => grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0);

    mul_8ns_10ns_17_1_1_U52 : component rendering_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln114_fu_330_p0,
        din1 => mul_ln114_fu_330_p1,
        dout => mul_ln114_fu_330_p2);

    mul_8ns_10ns_17_1_1_U53 : component rendering_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln114_1_fu_354_p0,
        din1 => mul_ln114_1_fu_354_p1,
        dout => mul_ln114_1_fu_354_p2);

    mul_8ns_10ns_17_1_1_U54 : component rendering_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln114_2_fu_378_p0,
        din1 => mul_ln114_2_fu_378_p1,
        dout => mul_ln114_2_fu_378_p2);

    mul_9s_9s_18_1_1_U55 : component rendering_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => sub_ln22_1_fu_436_p2,
        din1 => sub_ln22_fu_418_p2,
        dout => mul_ln22_fu_446_p2);

    mul_9s_9s_18_1_1_U56 : component rendering_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => sub_ln23_1_fu_470_p2,
        din1 => sub_ln23_fu_456_p2,
        dout => mul_ln23_fu_480_p2);

    mul_9s_9s_18_1_1_U57 : component rendering_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => sub_ln154_fu_693_p2,
        din1 => sub_ln157_fu_715_p2,
        dout => mul_ln157_fu_725_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state10) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
                    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready = ap_const_logic_1)) then 
                    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready = ap_const_logic_1)) then 
                    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln264_fu_747_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln174_fu_808_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rendering_Pipeline_RAST2_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln197_fu_817_p2 = ap_const_lv1_1))) then 
                    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    counter_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                counter_fu_98 <= ap_const_lv31_0;
            elsif (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                counter_fu_98 <= add_ln264_reg_1104;
            end if; 
        end if;
    end process;

    size_fragment_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln174_fu_808_p2) and (icmp_ln264_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                size_fragment_reg_166 <= ap_const_lv32_0;
            elsif (((ap_const_lv1_1 = and_ln174_reg_1137) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                size_fragment_reg_166 <= grp_rendering_Pipeline_RAST2_fu_178_i_1_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln264_reg_1104 <= add_ln264_fu_752_p2;
                and_ln174_reg_1137 <= and_ln174_fu_808_p2;
                max_index_0_reg_1121 <= max_index_0_fu_784_p3;
                max_min_0_reg_1131 <= max_min_0_fu_795_p3;
                max_min_2_reg_1109 <= max_min_2_fu_770_p3;
                max_min_4_reg_1115 <= max_min_4_fu_777_p3;
                trunc_ln144_reg_1126 <= trunc_ln144_fu_790_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln144_reg_989 <= icmp_ln144_fu_519_p2;
                icmp_ln62_1_reg_1048 <= icmp_ln62_1_fu_576_p2;
                icmp_ln62_reg_1028 <= icmp_ln62_fu_555_p2;
                icmp_ln64_1_reg_1058 <= icmp_ln64_1_fu_587_p2;
                icmp_ln64_reg_1038 <= icmp_ln64_fu_566_p2;
                icmp_ln71_1_reg_1053 <= icmp_ln71_1_fu_582_p2;
                icmp_ln71_reg_1033 <= icmp_ln71_fu_561_p2;
                icmp_ln90_1_reg_1063 <= icmp_ln90_1_fu_592_p2;
                icmp_ln90_reg_1043 <= icmp_ln90_fu_571_p2;
                select_ln146_1_reg_1005 <= select_ln146_1_fu_537_p3;
                select_ln146_2_reg_1013 <= select_ln146_2_fu_543_p3;
                select_ln146_3_reg_1020 <= select_ln146_3_fu_549_p3;
                select_ln146_reg_998 <= select_ln146_fu_531_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln197_reg_1141 <= icmp_ln197_fu_817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                max_index_0_021_fu_114 <= max_index_0_reg_1121;
                max_min_0_016_fu_102 <= max_min_0_reg_1131;
                max_min_2_018_fu_106 <= max_min_2_reg_1109;
                max_min_4_020_fu_110 <= max_min_4_reg_1115;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mul_ln22_reg_952 <= mul_ln22_fu_446_p2;
                mul_ln23_reg_963 <= mul_ln23_fu_480_p2;
                sub22_i_i_reg_969 <= sub22_i_i_fu_486_p2;
                sub31_i_i_reg_974 <= sub31_i_i_fu_492_p2;
                sub42_i_i_reg_979 <= sub42_i_i_fu_498_p2;
                sub52_i_i_reg_984 <= sub52_i_i_fu_504_p2;
                sub_ln22_1_reg_947 <= sub_ln22_1_fu_436_p2;
                sub_ln23_1_reg_958 <= sub_ln23_1_fu_470_p2;
                triangle_2d_x0_reg_888 <= triangle_2d_x0_fu_242_p1;
                triangle_2d_x1_reg_902 <= triangle_3ds(31 downto 24);
                triangle_2d_x2_reg_916 <= triangle_3ds(55 downto 48);
                triangle_2d_y0_reg_895 <= triangle_3ds(15 downto 8);
                triangle_2d_y1_reg_909 <= triangle_3ds(39 downto 32);
                triangle_2d_y2_reg_929 <= triangle_3ds(63 downto 56);
                triangle_2ds_z_reg_942 <= triangle_2ds_z_fu_404_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                select_ln62_1_reg_1078 <= select_ln62_1_fu_651_p3;
                select_ln62_reg_1073 <= select_ln62_fu_607_p3;
                sext_ln264_reg_1088 <= sext_ln264_fu_731_p1;
                trunc_ln154_reg_1083 <= trunc_ln154_fu_703_p1;
                xor_ln144_reg_1093 <= xor_ln144_fu_735_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, and_ln174_fu_808_p2, grp_rendering_Pipeline_RAST2_fu_178_ap_done, grp_rendering_Pipeline_ZCULLING_fu_210_ap_done, grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done, icmp_ln264_fu_747_p2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_state11_on_subcall_done, ap_block_state7_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln264_fu_747_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_lv1_0 = and_ln174_fu_808_p2) and (icmp_ln264_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_rendering_Pipeline_RAST2_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_rendering_Pipeline_ZCULLING_fu_210_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln114_fu_398_p2 <= std_logic_vector(unsigned(zext_ln114_1_fu_346_p1) + unsigned(zext_ln114_5_fu_394_p1));
    add_ln264_fu_752_p2 <= std_logic_vector(unsigned(counter_fu_98) + unsigned(ap_const_lv31_1));
    and_ln174_fu_808_p2 <= (xor_ln144_reg_1093 and icmp_ln174_fu_802_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state10 <= ap_NS_fsm(9);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done)
    begin
        if ((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_ap_done)
    begin
        if ((grp_rendering_Pipeline_RAST2_fu_178_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_ap_done)
    begin
        if ((grp_rendering_Pipeline_ZCULLING_fu_210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done = ap_const_logic_0) and (icmp_ln197_reg_1141 = ap_const_lv1_1));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done = ap_const_logic_0) and (icmp_ln197_reg_1141 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state4, icmp_ln264_fu_747_p2)
    begin
        if (((icmp_ln264_fu_747_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, icmp_ln264_fu_747_p2)
    begin
        if (((icmp_ln264_fu_747_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cw_fu_515_p2 <= std_logic_vector(unsigned(mul_ln22_reg_952) - unsigned(mul_ln23_reg_963));

    fragment_color_address0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_color_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_color_address0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0;
        else 
            fragment_color_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fragment_color_ce0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_color_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_color_ce0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0;
        else 
            fragment_color_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_color_we0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_color_we0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0;
        else 
            fragment_color_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_x_address0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_x_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_x_address0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0;
        else 
            fragment_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fragment_x_ce0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_x_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_x_ce0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0;
        else 
            fragment_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_x_we0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_x_we0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0;
        else 
            fragment_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_y_address0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_y_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_y_address0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0;
        else 
            fragment_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fragment_y_ce0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_y_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_y_ce0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0;
        else 
            fragment_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_y_we0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_y_we0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0;
        else 
            fragment_y_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_z_address0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_z_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_z_address0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0;
        else 
            fragment_z_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fragment_z_ce0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0, grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fragment_z_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_z_ce0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0;
        else 
            fragment_z_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fragment_z_we0_assign_proc : process(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fragment_z_we0 <= grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0;
        else 
            fragment_z_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start <= grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg;
    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start <= grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg;
    grp_rendering_Pipeline_RAST2_fu_178_ap_start <= grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg;
    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start <= grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg;
    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start <= grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg;
    icmp_ln144_fu_519_p2 <= "1" when (mul_ln22_reg_952 = mul_ln23_reg_963) else "0";
    icmp_ln174_fu_802_p2 <= "1" when (signed(max_index_0_fu_784_p3) > signed(ap_const_lv32_0)) else "0";
    icmp_ln197_fu_817_p2 <= "1" when (counter_fu_98 = ap_const_lv31_0) else "0";
    icmp_ln264_fu_747_p2 <= "1" when (signed(zext_ln264_fu_743_p1) < signed(num_3d_tri)) else "0";
    icmp_ln62_1_fu_576_p2 <= "1" when (unsigned(select_ln146_1_fu_537_p3) < unsigned(select_ln146_fu_531_p3)) else "0";
    icmp_ln62_fu_555_p2 <= "1" when (unsigned(select_ln146_3_fu_549_p3) < unsigned(select_ln146_2_fu_543_p3)) else "0";
    icmp_ln64_1_fu_587_p2 <= "1" when (unsigned(select_ln146_1_fu_537_p3) < unsigned(triangle_2d_y2_reg_929)) else "0";
    icmp_ln64_fu_566_p2 <= "1" when (unsigned(select_ln146_3_fu_549_p3) < unsigned(triangle_2d_x2_reg_916)) else "0";
    icmp_ln71_1_fu_582_p2 <= "1" when (unsigned(select_ln146_fu_531_p3) < unsigned(triangle_2d_y2_reg_929)) else "0";
    icmp_ln71_fu_561_p2 <= "1" when (unsigned(select_ln146_2_fu_543_p3) < unsigned(triangle_2d_x2_reg_916)) else "0";
    icmp_ln81_1_fu_658_p2 <= "1" when (unsigned(select_ln146_1_reg_1005) > unsigned(select_ln146_reg_998)) else "0";
    icmp_ln81_fu_614_p2 <= "1" when (unsigned(select_ln146_3_reg_1020) > unsigned(select_ln146_2_reg_1013)) else "0";
    icmp_ln83_1_fu_667_p2 <= "1" when (unsigned(select_ln146_1_reg_1005) > unsigned(triangle_2d_y2_reg_929)) else "0";
    icmp_ln83_fu_623_p2 <= "1" when (unsigned(select_ln146_3_reg_1020) > unsigned(triangle_2d_x2_reg_916)) else "0";
    icmp_ln90_1_fu_592_p2 <= "1" when (unsigned(select_ln146_fu_531_p3) > unsigned(triangle_2d_y2_reg_929)) else "0";
    icmp_ln90_fu_571_p2 <= "1" when (unsigned(select_ln146_2_fu_543_p3) > unsigned(triangle_2d_x2_reg_916)) else "0";
    max_index_0_fu_784_p3 <= 
        max_index_0_021_fu_114 when (icmp_ln144_reg_989(0) = '1') else 
        sext_ln264_reg_1088;
    max_min_0_fu_795_p3 <= 
        max_min_0_016_fu_102 when (icmp_ln144_reg_989(0) = '1') else 
        select_ln62_reg_1073;
    max_min_2_fu_770_p3 <= 
        max_min_2_018_fu_106 when (icmp_ln144_reg_989(0) = '1') else 
        select_ln62_1_reg_1078;
    max_min_4_fu_777_p3 <= 
        max_min_4_020_fu_110 when (icmp_ln144_reg_989(0) = '1') else 
        trunc_ln154_reg_1083;
    mul_ln114_1_fu_354_p0 <= mul_ln114_1_fu_354_p00(8 - 1 downto 0);
    mul_ln114_1_fu_354_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_3d_z1_fu_286_p4),17));
    mul_ln114_1_fu_354_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln114_2_fu_378_p0 <= mul_ln114_2_fu_378_p00(8 - 1 downto 0);
    mul_ln114_2_fu_378_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_3d_z2_fu_316_p4),17));
    mul_ln114_2_fu_378_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln114_fu_330_p0 <= mul_ln114_fu_330_p00(8 - 1 downto 0);
    mul_ln114_fu_330_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_3d_z0_fu_256_p4),17));
    mul_ln114_fu_330_p1 <= ap_const_lv17_156(10 - 1 downto 0);

    output_r_address0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0, grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_r_address0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            output_r_address0 <= grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0;
        else 
            output_r_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0, grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_r_ce0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            output_r_ce0 <= grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0, grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_r_d0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            output_r_d0 <= grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0;
        else 
            output_r_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0, grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_r_we0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            output_r_we0 <= grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_color_address0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0, grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pixels_color_address0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_color_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0;
        else 
            pixels_color_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pixels_color_ce0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0, grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pixels_color_ce0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_color_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0;
        else 
            pixels_color_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_color_we0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_color_we0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0;
        else 
            pixels_color_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_x_address0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0, grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pixels_x_address0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_x_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0;
        else 
            pixels_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pixels_x_ce0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0, grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pixels_x_ce0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_x_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0;
        else 
            pixels_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_x_we0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_x_we0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0;
        else 
            pixels_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_y_address0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0, grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pixels_y_address0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_y_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0;
        else 
            pixels_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pixels_y_ce0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0, grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pixels_y_ce0 <= grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_y_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0;
        else 
            pixels_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_y_we0_assign_proc : process(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pixels_y_we0 <= grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0;
        else 
            pixels_y_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln146_1_fu_537_p3 <= 
        triangle_2d_y1_reg_909 when (tmp_3_fu_523_p3(0) = '1') else 
        triangle_2d_y0_reg_895;
    select_ln146_2_fu_543_p3 <= 
        triangle_2d_x0_reg_888 when (tmp_3_fu_523_p3(0) = '1') else 
        triangle_2d_x1_reg_902;
    select_ln146_3_fu_549_p3 <= 
        triangle_2d_x1_reg_902 when (tmp_3_fu_523_p3(0) = '1') else 
        triangle_2d_x0_reg_888;
    select_ln146_fu_531_p3 <= 
        triangle_2d_y0_reg_895 when (tmp_3_fu_523_p3(0) = '1') else 
        triangle_2d_y1_reg_909;
    select_ln62_1_fu_651_p3 <= 
        select_ln64_1_fu_646_p3 when (icmp_ln62_1_reg_1048(0) = '1') else 
        select_ln71_1_fu_641_p3;
    select_ln62_fu_607_p3 <= 
        select_ln64_fu_602_p3 when (icmp_ln62_reg_1028(0) = '1') else 
        select_ln71_fu_597_p3;
    select_ln64_1_fu_646_p3 <= 
        select_ln146_1_reg_1005 when (icmp_ln64_1_reg_1058(0) = '1') else 
        triangle_2d_y2_reg_929;
    select_ln64_fu_602_p3 <= 
        select_ln146_3_reg_1020 when (icmp_ln64_reg_1038(0) = '1') else 
        triangle_2d_x2_reg_916;
    select_ln71_1_fu_641_p3 <= 
        select_ln146_reg_998 when (icmp_ln71_1_reg_1053(0) = '1') else 
        triangle_2d_y2_reg_929;
    select_ln71_fu_597_p3 <= 
        select_ln146_2_reg_1013 when (icmp_ln71_reg_1033(0) = '1') else 
        triangle_2d_x2_reg_916;
    select_ln81_1_fu_677_p3 <= 
        select_ln83_1_fu_671_p3 when (icmp_ln81_1_fu_658_p2(0) = '1') else 
        select_ln90_1_fu_662_p3;
    select_ln81_fu_633_p3 <= 
        select_ln83_fu_627_p3 when (icmp_ln81_fu_614_p2(0) = '1') else 
        select_ln90_fu_618_p3;
    select_ln83_1_fu_671_p3 <= 
        select_ln146_1_reg_1005 when (icmp_ln83_1_fu_667_p2(0) = '1') else 
        triangle_2d_y2_reg_929;
    select_ln83_fu_627_p3 <= 
        select_ln146_3_reg_1020 when (icmp_ln83_fu_623_p2(0) = '1') else 
        triangle_2d_x2_reg_916;
    select_ln90_1_fu_662_p3 <= 
        select_ln146_reg_998 when (icmp_ln90_1_reg_1063(0) = '1') else 
        triangle_2d_y2_reg_929;
    select_ln90_fu_618_p3 <= 
        select_ln146_2_reg_1013 when (icmp_ln90_reg_1043(0) = '1') else 
        triangle_2d_x2_reg_916;
        sext_ln264_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln157_fu_725_p2),32));

    sub22_i_i_fu_486_p2 <= std_logic_vector(unsigned(zext_ln23_fu_452_p1) - unsigned(zext_ln22_2_fu_428_p1));
    sub31_i_i_fu_492_p2 <= std_logic_vector(unsigned(zext_ln22_fu_410_p1) - unsigned(zext_ln23_1_fu_466_p1));
    sub42_i_i_fu_498_p2 <= std_logic_vector(unsigned(zext_ln22_3_fu_432_p1) - unsigned(zext_ln23_fu_452_p1));
    sub52_i_i_fu_504_p2 <= std_logic_vector(unsigned(zext_ln22_1_fu_414_p1) - unsigned(zext_ln22_fu_410_p1));
    sub_ln154_fu_693_p2 <= std_logic_vector(unsigned(zext_ln154_fu_685_p1) - unsigned(zext_ln154_1_fu_689_p1));
    sub_ln157_fu_715_p2 <= std_logic_vector(unsigned(zext_ln157_fu_707_p1) - unsigned(zext_ln157_1_fu_711_p1));
    sub_ln22_1_fu_436_p2 <= std_logic_vector(unsigned(zext_ln22_2_fu_428_p1) - unsigned(zext_ln22_3_fu_432_p1));
    sub_ln22_fu_418_p2 <= std_logic_vector(unsigned(zext_ln22_fu_410_p1) - unsigned(zext_ln22_1_fu_414_p1));
    sub_ln23_1_fu_470_p2 <= std_logic_vector(unsigned(zext_ln23_1_fu_466_p1) - unsigned(zext_ln22_1_fu_414_p1));
    sub_ln23_fu_456_p2 <= std_logic_vector(unsigned(zext_ln23_fu_452_p1) - unsigned(zext_ln22_3_fu_432_p1));
    tmp_1_fu_360_p4 <= mul_ln114_1_fu_354_p2(16 downto 10);
    tmp_2_fu_384_p4 <= mul_ln114_2_fu_378_p2(16 downto 10);
    tmp_3_fu_523_p3 <= cw_fu_515_p2(17 downto 17);
    tmp_fu_336_p4 <= mul_ln114_fu_330_p2(16 downto 10);
    triangle_2d_x0_fu_242_p1 <= triangle_3ds(8 - 1 downto 0);
    triangle_2d_x1_fu_266_p4 <= triangle_3ds(31 downto 24);
    triangle_2d_x2_fu_296_p4 <= triangle_3ds(55 downto 48);
    triangle_2d_y0_fu_246_p4 <= triangle_3ds(15 downto 8);
    triangle_2d_y1_fu_276_p4 <= triangle_3ds(39 downto 32);
    triangle_2d_y2_fu_306_p4 <= triangle_3ds(63 downto 56);
    triangle_2ds_z_fu_404_p2 <= std_logic_vector(unsigned(add_ln114_fu_398_p2) + unsigned(zext_ln114_3_fu_370_p1));
    triangle_3d_z0_fu_256_p4 <= triangle_3ds(23 downto 16);
    triangle_3d_z1_fu_286_p4 <= triangle_3ds(47 downto 40);
    triangle_3d_z2_fu_316_p4 <= triangle_3ds(71 downto 64);
    trunc_ln144_fu_790_p1 <= max_index_0_fu_784_p3(31 - 1 downto 0);
    trunc_ln154_fu_703_p1 <= sub_ln154_fu_693_p2(8 - 1 downto 0);
    xor_ln144_fu_735_p2 <= (icmp_ln144_reg_989 xor ap_const_lv1_1);

    z_buffer_address0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0, grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            z_buffer_address0 <= grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            z_buffer_address0 <= grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0;
        else 
            z_buffer_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    z_buffer_ce0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0, grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            z_buffer_ce0 <= grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            z_buffer_ce0 <= grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0;
        else 
            z_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    z_buffer_d0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0, grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            z_buffer_d0 <= grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            z_buffer_d0 <= grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0;
        else 
            z_buffer_d0 <= "XXXXXXXX";
        end if; 
    end process;


    z_buffer_we0_assign_proc : process(icmp_ln197_reg_1141, grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0, grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            z_buffer_we0 <= grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln197_reg_1141 = ap_const_lv1_1))) then 
            z_buffer_we0 <= grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0;
        else 
            z_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln114_1_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_336_p4),8));
    zext_ln114_3_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_360_p4),8));
    zext_ln114_5_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_384_p4),8));
    zext_ln154_1_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln62_fu_607_p3),9));
    zext_ln154_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln81_fu_633_p3),9));
    zext_ln157_1_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln62_1_fu_651_p3),9));
    zext_ln157_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln81_1_fu_677_p3),9));
    zext_ln22_1_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_2d_x0_fu_242_p1),9));
    zext_ln22_2_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_2d_y1_fu_276_p4),9));
    zext_ln22_3_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_2d_y0_fu_246_p4),9));
    zext_ln22_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_2d_x2_fu_296_p4),9));
    zext_ln23_1_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_2d_x1_fu_266_p4),9));
    zext_ln23_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(triangle_2d_y2_fu_306_p4),9));
    zext_ln264_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(counter_fu_98),32));
end behav;
