"Realizing High IPC Through a Scalable Memory-Latency Tolerant
Multipath Microarchitecture"

