CORE buechi
../../verilog/SVA/sequence_implication1.sv
--buechi --k-induction --bound 2
^\[.*\] always \(\(main\.counter == 1 ##1 main\.counter == 2\) \|-> \(##1 main.counter == 0\)\): PROVED$
^\[.*\] always \(\(main\.counter == 1 ##1 main\.counter == 2\) \|=> main\.counter == 0\): PROVED$
^\[.*\] always \(0 \|-> 0\): PROVED$
^\[.*\] \(1 or \(##1 1\)\) \|-> main\.counter == 0: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
