# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ulaControl_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl {C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ulaControl
# 
# Top level modules:
# 	ulaControl
# 
# vlog -vlog01compat -work work +incdir+C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl {C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/test_ulaControl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test_ulaControl
# 
# Top level modules:
# 	test_ulaControl
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  test_ulaControl
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test_ulaControl 
# Loading work.test_ulaControl
# Loading work.ulaControl
# ** Warning: (vsim-3015) C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/test_ulaControl.v(9): [PCDPC] - Port size (1 or 1) does not match connection size (2) for port 'ALUOp'. The port definition is at: C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/ulaControl.v(1).
# 
#         Region: /test_ulaControl/gate
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Testando CONTROLE ULA...
#  ALUOp = 0 	FuncCodeR = 1000  FuncCode = 00 ALUCtl = xxxx
#  ALUOp = 1 	FuncCodeR = 1000  FuncCode = 00 ALUCtl = 0111
#  ALUOp = 1 	FuncCodeR = 1000  FuncCode = 10 ALUCtl = 0101
#  ALUOp = 1 	FuncCodeR = 1000  FuncCode = 01 ALUCtl = 0000
#  ALUOp = 1 	FuncCodeR = 1111  FuncCode = 01 ALUCtl = 0111
#  ALUOp = 0 	FuncCodeR = 1111  FuncCode = 01 ALUCtl = 0111
# Break in NamedBeginStat stop_at at C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/test_ulaControl.v line 12
# Simulation Breakpoint: Break in NamedBeginStat stop_at at C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/ULAControl/test_ulaControl.v line 12
# MACRO ./ulaControl_run_msim_rtl_verilog.do PAUSED at line 17
