Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 23 17:24:50 2022
| Host         : DESKTOP-R9KAKAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  16          
TIMING-20  Warning   Non-clocked latch              146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (259)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (7107)
---------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[0]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[10]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[11]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[12]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[13]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[14]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[15]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[16]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[17]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[18]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[19]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[1]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[20]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[21]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[22]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[23]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[24]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[25]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[26]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[27]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[28]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[29]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[2]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[30]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[31]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[3]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[4]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[5]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[6]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[7]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[8]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: led1_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[11]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (259)
--------------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.372        0.000                      0                  524        0.189        0.000                      0                  524        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.372        0.000                      0                  524        0.189        0.000                      0                  524        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 2.199ns (33.351%)  route 4.395ns (66.649%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          2.023    11.340    nexttargetXint[31]_i_9_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.326    11.666 r  nexttargetXint[24]_i_1/O
                         net (fo=1, routed)           0.000    11.666    nexttargetXint0_in[24]
    SLICE_X47Y35         FDRE                                         r  nexttargetXint_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  nexttargetXint_reg[24]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)        0.029    15.038    nexttargetXint_reg[24]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 2.199ns (33.356%)  route 4.394ns (66.644%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          2.022    11.339    nexttargetXint[31]_i_9_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.326    11.665 r  nexttargetXint[27]_i_1/O
                         net (fo=1, routed)           0.000    11.665    nexttargetXint0_in[27]
    SLICE_X47Y35         FDRE                                         r  nexttargetXint_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  nexttargetXint_reg[27]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)        0.031    15.040    nexttargetXint_reg[27]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 2.199ns (34.380%)  route 4.197ns (65.620%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.825    11.142    nexttargetXint[31]_i_9_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.326    11.468 r  nexttargetXint[29]_i_1/O
                         net (fo=1, routed)           0.000    11.468    nexttargetXint0_in[29]
    SLICE_X41Y35         FDRE                                         r  nexttargetXint_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  nexttargetXint_reg[29]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.031    15.039    nexttargetXint_reg[29]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.199ns (34.401%)  route 4.193ns (65.599%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.821    11.138    nexttargetXint[31]_i_9_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.326    11.464 r  nexttargetXint[28]_i_1/O
                         net (fo=1, routed)           0.000    11.464    nexttargetXint0_in[28]
    SLICE_X41Y35         FDRE                                         r  nexttargetXint_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  nexttargetXint_reg[28]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.029    15.037    nexttargetXint_reg[28]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.199ns (34.975%)  route 4.088ns (65.025%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.717    11.034    nexttargetXint[31]_i_9_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.326    11.360 r  nexttargetXint[25]_i_1/O
                         net (fo=1, routed)           0.000    11.360    nexttargetXint0_in[25]
    SLICE_X43Y34         FDRE                                         r  nexttargetXint_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  nexttargetXint_reg[25]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.029    15.036    nexttargetXint_reg[25]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.199ns (34.980%)  route 4.087ns (65.020%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.716    11.033    nexttargetXint[31]_i_9_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.326    11.359 r  nexttargetXint[26]_i_1/O
                         net (fo=1, routed)           0.000    11.359    nexttargetXint0_in[26]
    SLICE_X43Y34         FDRE                                         r  nexttargetXint_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  nexttargetXint_reg[26]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.031    15.038    nexttargetXint_reg[26]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.199ns (35.267%)  route 4.036ns (64.733%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.665    10.982    nexttargetXint[31]_i_9_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.326    11.308 r  nexttargetXint[19]_i_1/O
                         net (fo=1, routed)           0.000    11.308    nexttargetXint0_in[19]
    SLICE_X43Y33         FDRE                                         r  nexttargetXint_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  nexttargetXint_reg[19]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.029    15.035    nexttargetXint_reg[19]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.199ns (35.315%)  route 4.028ns (64.685%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.656    10.973    nexttargetXint[31]_i_9_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.326    11.299 r  nexttargetXint[20]_i_1/O
                         net (fo=1, routed)           0.000    11.299    nexttargetXint0_in[20]
    SLICE_X47Y34         FDRE                                         r  nexttargetXint_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  nexttargetXint_reg[20]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.029    15.037    nexttargetXint_reg[20]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 playerXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.199ns (35.352%)  route 4.021ns (64.648%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  playerXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  playerXint_reg[5]/Q
                         net (fo=6, routed)           1.444     7.034    playerXint_reg_n_0_[5]
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.158 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.158    nexttargetXint[31]_i_50_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.708 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.708    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.822    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.050 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           0.928     8.978    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.339     9.317 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.650    10.967    nexttargetXint[31]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.326    11.293 r  nexttargetXint[31]_i_2/O
                         net (fo=1, routed)           0.000    11.293    nexttargetXint0_in[31]
    SLICE_X43Y35         FDRE                                         r  nexttargetXint_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  nexttargetXint_reg[31]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.031    15.039    nexttargetXint_reg[31]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.893ns (30.564%)  route 4.301ns (69.436%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  nexttargetYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  nexttargetYint_reg[5]/Q
                         net (fo=7, routed)           1.458     6.994    nexttargetYint_reg_n_0_[5]
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.118 r  nexttargetYint[2]_i_42/O
                         net (fo=1, routed)           0.000     7.118    nexttargetYint[2]_i_42_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.651 r  nexttargetYint_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.651    nexttargetYint_reg[2]_i_26_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  nexttargetYint_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.768    nexttargetYint_reg[2]_i_13_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.997 r  nexttargetYint_reg[2]_i_4/CO[2]
                         net (fo=7, routed)           0.978     8.975    nexttargetYint_reg[2]_i_4_n_1
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.310     9.285 r  nexttargetYint[31]_i_6/O
                         net (fo=29, routed)          1.865    11.150    nexttargetYint[31]_i_6_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.274 r  nexttargetYint[28]_i_1/O
                         net (fo=1, routed)           0.000    11.274    nexttargetYint[28]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  nexttargetYint_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  nexttargetYint_reg[28]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031    15.040    nexttargetYint_reg[28]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.038%)  route 0.085ns (28.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.085     1.695    counter_reg[4]
    SLICE_X39Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.740 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.740    plusOp[5]
    SLICE_X39Y43         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 playerYint_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  playerYint_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  playerYint_reg[27]/Q
                         net (fo=7, routed)           0.079     1.688    playerYint_reg_n_0_[27]
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.817 r  playerYint_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    playerYint_reg[28]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  playerYint_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  playerYint_reg[28]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    playerYint_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 playerYint_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  playerYint_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  playerYint_reg[19]/Q
                         net (fo=7, routed)           0.079     1.687    playerYint_reg_n_0_[19]
    SLICE_X34Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.816 r  playerYint_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    playerYint_reg[20]_i_1_n_4
    SLICE_X34Y41         FDRE                                         r  playerYint_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  playerYint_reg[20]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    playerYint_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 playerYint_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  playerYint_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  playerYint_reg[29]/Q
                         net (fo=7, routed)           0.079     1.688    playerYint_reg_n_0_[29]
    SLICE_X34Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.817 r  playerYint_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.817    playerYint_reg[31]_i_3_n_6
    SLICE_X34Y44         FDRE                                         r  playerYint_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  playerYint_reg[30]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    playerYint_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 playerYint_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  playerYint_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  playerYint_reg[13]/Q
                         net (fo=7, routed)           0.079     1.687    playerYint_reg_n_0_[13]
    SLICE_X34Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.816 r  playerYint_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    playerYint_reg[16]_i_1_n_6
    SLICE_X34Y40         FDRE                                         r  playerYint_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  playerYint_reg[14]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.134     1.578    playerYint_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 playerYint_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  playerYint_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  playerYint_reg[3]/Q
                         net (fo=7, routed)           0.091     1.697    playerYint_reg_n_0_[3]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.826 r  playerYint_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    playerYint_reg[4]_i_1_n_4
    SLICE_X34Y37         FDRE                                         r  playerYint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  playerYint_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.134     1.576    playerYint_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 playerYint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  playerYint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  playerYint_reg[9]/Q
                         net (fo=7, routed)           0.091     1.698    playerYint_reg_n_0_[9]
    SLICE_X34Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.827 r  playerYint_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    playerYint_reg[12]_i_1_n_6
    SLICE_X34Y39         FDRE                                         r  playerYint_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  playerYint_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.134     1.577    playerYint_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 playerYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  playerYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  playerYint_reg[5]/Q
                         net (fo=7, routed)           0.091     1.698    playerYint_reg_n_0_[5]
    SLICE_X34Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.827 r  playerYint_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    playerYint_reg[8]_i_1_n_6
    SLICE_X34Y38         FDRE                                         r  playerYint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  playerYint_reg[6]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    playerYint_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 playerYint_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  playerYint_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  playerYint_reg[7]/Q
                         net (fo=7, routed)           0.091     1.698    playerYint_reg_n_0_[7]
    SLICE_X34Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.827 r  playerYint_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    playerYint_reg[8]_i_1_n_4
    SLICE_X34Y38         FDRE                                         r  playerYint_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  playerYint_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134     1.577    playerYint_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.585     1.468    mytimer/CLK
    SLICE_X63Y21         FDCE                                         r  mytimer/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mytimer/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    mytimer/refresh_counter_reg_n_0_[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  mytimer/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    mytimer/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  mytimer/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.854     1.981    mytimer/CLK
    SLICE_X63Y21         FDCE                                         r  mytimer/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    mytimer/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y32   debounceDwn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   counter_reg[4]/C



