{"Source Block": ["hdl/library/data_offload/data_offload_regmap.v@156:256@HdlStmProcess", "      end\n    end\n  end\n\n  //read interface for common registers\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rack <= 1'b0;\n      up_rdata <= 14'b0;\n    end else begin\n      up_rack <= up_rreq;\n      case(up_raddr)\n\n        /* Version Register */\n        14'h000:  up_rdata <= {\n                          CORE_VERSION[31:16], /* MAJOR */\n                          CORE_VERSION[15: 8], /* MINOR */\n                          CORE_VERSION[ 7: 0]  /* PATCH */\n        };\n        /* Peripheral ID Register */\n        14'h001:  up_rdata <= ID;\n\n        /* Peripheral ID Register */\n        14'h002:  up_rdata <= up_scratch;\n\n        /* Identification Register */\n        14'h003:  up_rdata <= CORE_MAGIC;\n\n        /* Configuration Register */\n        14'h004:  up_rdata <= {\n                          30'b0,\n           /*   1   */    TX_OR_RXN_PATH[0],\n           /*   0   */    MEM_TYPE[0]\n        };\n        /* Configuration Storage Unit Size LSB Register */\n        14'h005:  up_rdata <= MEM_SIZE[31:0];\n\n        /* Configuration Storage Unit Size MSB Register */\n        14'h006:  up_rdata <= {\n                          30'b0,\n           /* 00-01 */    MEM_SIZE[33:32]\n        };\n\n        /* Configuration data transfer length */\n        14'h007:  up_rdata <= up_transfer_length;\n\n        /* 0x08-0x1f reserved for future use */\n\n        /* Memory Physical Interface Status */\n        14'h020:  up_rdata <= {\n                          31'b0,\n           /*   0   */    up_ddr_calib_done_s\n        };\n        /* Reset Offload Register */\n        14'h021:  up_rdata <= {\n                          31'b0,\n           /*   0   */    up_sw_resetn\n        };\n        /* Control Register */\n        14'h022:  up_rdata <= {\n                          30'b0,\n           /*   1   */    up_oneshot,\n           /*   0   */    up_bypass\n        };\n        /* 0x24-0x3f reserved for future use */\n\n        /* SYNC Offload Register */\n        14'h040:  up_rdata <= {\n                          31'b0,\n           /*   0   */    up_sync\n        };\n        /* SYNC RX Configuration Register */\n        14'h041:  up_rdata <= {\n                          30'b0,\n           /* 00-01 */    up_sync_config\n        };\n        /* 0x42-0x7f reserved for future use */\n\n        /* FMS Debug Register */\n        14'h080:  up_rdata <= {\n                          24'b0,\n           /* 07-06 */    2'b0,\n           /* 05-04 */    up_rd_fsm_status_s,\n           /* 03-02 */    2'b0,\n           /* 01-00 */    up_wr_fsm_status_s\n        };\n        /* Sample Count LSB Register */\n        14'h081:  up_rdata <= up_sample_count_lsb_s;\n\n        /* Sample Count MSB Register */\n        14'h082:  up_rdata <= up_sample_count_msb_s;\n\n        default: up_rdata <= 32'h00000000;\n      endcase\n    end\n  end /* read interface */\n\n  // Clock Domain Crossing Logic for reset, control and status signals\n\n  sync_data #(\n    .NUM_OF_BITS (2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[200, "        14'h007:  up_rdata <= up_transfer_length;\n"]], "Add": [[200, "        14'h007:  up_rdata <= {4'b0, up_transfer_length[33:6]};\n"]]}}