.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DC */
.set DC__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set DC__0__MASK, 0x20
.set DC__0__PC, CYREG_PRT0_PC5
.set DC__0__PORT, 0
.set DC__0__SHIFT, 5
.set DC__AG, CYREG_PRT0_AG
.set DC__AMUX, CYREG_PRT0_AMUX
.set DC__BIE, CYREG_PRT0_BIE
.set DC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DC__BYP, CYREG_PRT0_BYP
.set DC__CTL, CYREG_PRT0_CTL
.set DC__DM0, CYREG_PRT0_DM0
.set DC__DM1, CYREG_PRT0_DM1
.set DC__DM2, CYREG_PRT0_DM2
.set DC__DR, CYREG_PRT0_DR
.set DC__INP_DIS, CYREG_PRT0_INP_DIS
.set DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DC__LCD_EN, CYREG_PRT0_LCD_EN
.set DC__MASK, 0x20
.set DC__PORT, 0
.set DC__PRT, CYREG_PRT0_PRT
.set DC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DC__PS, CYREG_PRT0_PS
.set DC__SHIFT, 5
.set DC__SLW, CYREG_PRT0_SLW

/* SS */
.set SS__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set SS__0__MASK, 0x10
.set SS__0__PC, CYREG_PRT0_PC4
.set SS__0__PORT, 0
.set SS__0__SHIFT, 4
.set SS__AG, CYREG_PRT0_AG
.set SS__AMUX, CYREG_PRT0_AMUX
.set SS__BIE, CYREG_PRT0_BIE
.set SS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SS__BYP, CYREG_PRT0_BYP
.set SS__CTL, CYREG_PRT0_CTL
.set SS__DM0, CYREG_PRT0_DM0
.set SS__DM1, CYREG_PRT0_DM1
.set SS__DM2, CYREG_PRT0_DM2
.set SS__DR, CYREG_PRT0_DR
.set SS__INP_DIS, CYREG_PRT0_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT0_LCD_EN
.set SS__MASK, 0x10
.set SS__PORT, 0
.set SS__PRT, CYREG_PRT0_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SS__PS, CYREG_PRT0_PS
.set SS__SHIFT, 4
.set SS__SLW, CYREG_PRT0_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED__0__MASK, 0x80
.set LED__0__PC, CYREG_PRT0_PC7
.set LED__0__PORT, 0
.set LED__0__SHIFT, 7
.set LED__AG, CYREG_PRT0_AG
.set LED__AMUX, CYREG_PRT0_AMUX
.set LED__BIE, CYREG_PRT0_BIE
.set LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED__BYP, CYREG_PRT0_BYP
.set LED__CTL, CYREG_PRT0_CTL
.set LED__DM0, CYREG_PRT0_DM0
.set LED__DM1, CYREG_PRT0_DM1
.set LED__DM2, CYREG_PRT0_DM2
.set LED__DR, CYREG_PRT0_DR
.set LED__INP_DIS, CYREG_PRT0_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT0_LCD_EN
.set LED__MASK, 0x80
.set LED__PORT, 0
.set LED__PRT, CYREG_PRT0_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED__PS, CYREG_PRT0_PS
.set LED__SHIFT, 7
.set LED__SLW, CYREG_PRT0_SLW

/* RST */
.set RST__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set RST__0__MASK, 0x40
.set RST__0__PC, CYREG_PRT0_PC6
.set RST__0__PORT, 0
.set RST__0__SHIFT, 6
.set RST__AG, CYREG_PRT0_AG
.set RST__AMUX, CYREG_PRT0_AMUX
.set RST__BIE, CYREG_PRT0_BIE
.set RST__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RST__BYP, CYREG_PRT0_BYP
.set RST__CTL, CYREG_PRT0_CTL
.set RST__DM0, CYREG_PRT0_DM0
.set RST__DM1, CYREG_PRT0_DM1
.set RST__DM2, CYREG_PRT0_DM2
.set RST__DR, CYREG_PRT0_DR
.set RST__INP_DIS, CYREG_PRT0_INP_DIS
.set RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RST__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RST__LCD_EN, CYREG_PRT0_LCD_EN
.set RST__MASK, 0x40
.set RST__PORT, 0
.set RST__PRT, CYREG_PRT0_PRT
.set RST__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RST__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RST__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RST__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RST__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RST__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RST__PS, CYREG_PRT0_PS
.set RST__SHIFT, 6
.set RST__SLW, CYREG_PRT0_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set MISO__0__MASK, 0x04
.set MISO__0__PC, CYREG_PRT0_PC2
.set MISO__0__PORT, 0
.set MISO__0__SHIFT, 2
.set MISO__AG, CYREG_PRT0_AG
.set MISO__AMUX, CYREG_PRT0_AMUX
.set MISO__BIE, CYREG_PRT0_BIE
.set MISO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO__BYP, CYREG_PRT0_BYP
.set MISO__CTL, CYREG_PRT0_CTL
.set MISO__DM0, CYREG_PRT0_DM0
.set MISO__DM1, CYREG_PRT0_DM1
.set MISO__DM2, CYREG_PRT0_DM2
.set MISO__DR, CYREG_PRT0_DR
.set MISO__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO__MASK, 0x04
.set MISO__PORT, 0
.set MISO__PRT, CYREG_PRT0_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO__PS, CYREG_PRT0_PS
.set MISO__SHIFT, 2
.set MISO__SLW, CYREG_PRT0_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set MOSI__0__MASK, 0x08
.set MOSI__0__PC, CYREG_PRT0_PC3
.set MOSI__0__PORT, 0
.set MOSI__0__SHIFT, 3
.set MOSI__AG, CYREG_PRT0_AG
.set MOSI__AMUX, CYREG_PRT0_AMUX
.set MOSI__BIE, CYREG_PRT0_BIE
.set MOSI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSI__BYP, CYREG_PRT0_BYP
.set MOSI__CTL, CYREG_PRT0_CTL
.set MOSI__DM0, CYREG_PRT0_DM0
.set MOSI__DM1, CYREG_PRT0_DM1
.set MOSI__DM2, CYREG_PRT0_DM2
.set MOSI__DR, CYREG_PRT0_DR
.set MOSI__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSI__MASK, 0x08
.set MOSI__PORT, 0
.set MOSI__PRT, CYREG_PRT0_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSI__PS, CYREG_PRT0_PS
.set MOSI__SHIFT, 3
.set MOSI__SLW, CYREG_PRT0_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set SCLK__0__MASK, 0x02
.set SCLK__0__PC, CYREG_PRT0_PC1
.set SCLK__0__PORT, 0
.set SCLK__0__SHIFT, 1
.set SCLK__AG, CYREG_PRT0_AG
.set SCLK__AMUX, CYREG_PRT0_AMUX
.set SCLK__BIE, CYREG_PRT0_BIE
.set SCLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCLK__BYP, CYREG_PRT0_BYP
.set SCLK__CTL, CYREG_PRT0_CTL
.set SCLK__DM0, CYREG_PRT0_DM0
.set SCLK__DM1, CYREG_PRT0_DM1
.set SCLK__DM2, CYREG_PRT0_DM2
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INP_DIS, CYREG_PRT0_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT0_LCD_EN
.set SCLK__MASK, 0x02
.set SCLK__PORT, 0
.set SCLK__PRT, CYREG_PRT0_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 1
.set SCLK__SLW, CYREG_PRT0_SLW

/* Buzzer */
.set Buzzer__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Buzzer__0__MASK, 0x10
.set Buzzer__0__PC, CYREG_PRT12_PC4
.set Buzzer__0__PORT, 12
.set Buzzer__0__SHIFT, 4
.set Buzzer__AG, CYREG_PRT12_AG
.set Buzzer__BIE, CYREG_PRT12_BIE
.set Buzzer__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Buzzer__BYP, CYREG_PRT12_BYP
.set Buzzer__DM0, CYREG_PRT12_DM0
.set Buzzer__DM1, CYREG_PRT12_DM1
.set Buzzer__DM2, CYREG_PRT12_DM2
.set Buzzer__DR, CYREG_PRT12_DR
.set Buzzer__INP_DIS, CYREG_PRT12_INP_DIS
.set Buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Buzzer__MASK, 0x10
.set Buzzer__PORT, 12
.set Buzzer__PRT, CYREG_PRT12_PRT
.set Buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Buzzer__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Buzzer__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Buzzer__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Buzzer__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Buzzer__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Buzzer__PS, CYREG_PRT12_PS
.set Buzzer__SHIFT, 4
.set Buzzer__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Buzzer__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Buzzer__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Buzzer__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Buzzer__SLW, CYREG_PRT12_SLW

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB01_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB01_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB01_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB01_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB01_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB01_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB03_ST

/* SPIM_1_IntClock */
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x01
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x02
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x02

/* Input_Data */
.set Input_Data__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Input_Data__0__MASK, 0x01
.set Input_Data__0__PC, CYREG_PRT3_PC0
.set Input_Data__0__PORT, 3
.set Input_Data__0__SHIFT, 0
.set Input_Data__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set Input_Data__1__MASK, 0x02
.set Input_Data__1__PC, CYREG_PRT3_PC1
.set Input_Data__1__PORT, 3
.set Input_Data__1__SHIFT, 1
.set Input_Data__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set Input_Data__2__MASK, 0x04
.set Input_Data__2__PC, CYREG_PRT3_PC2
.set Input_Data__2__PORT, 3
.set Input_Data__2__SHIFT, 2
.set Input_Data__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set Input_Data__3__MASK, 0x08
.set Input_Data__3__PC, CYREG_PRT3_PC3
.set Input_Data__3__PORT, 3
.set Input_Data__3__SHIFT, 3
.set Input_Data__AG, CYREG_PRT3_AG
.set Input_Data__AMUX, CYREG_PRT3_AMUX
.set Input_Data__BIE, CYREG_PRT3_BIE
.set Input_Data__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Input_Data__BYP, CYREG_PRT3_BYP
.set Input_Data__CTL, CYREG_PRT3_CTL
.set Input_Data__DM0, CYREG_PRT3_DM0
.set Input_Data__DM1, CYREG_PRT3_DM1
.set Input_Data__DM2, CYREG_PRT3_DM2
.set Input_Data__DR, CYREG_PRT3_DR
.set Input_Data__INP_DIS, CYREG_PRT3_INP_DIS
.set Input_Data__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Input_Data__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Input_Data__LCD_EN, CYREG_PRT3_LCD_EN
.set Input_Data__MASK, 0x0F
.set Input_Data__PORT, 3
.set Input_Data__PRT, CYREG_PRT3_PRT
.set Input_Data__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Input_Data__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Input_Data__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Input_Data__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Input_Data__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Input_Data__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Input_Data__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Input_Data__PS, CYREG_PRT3_PS
.set Input_Data__SHIFT, 0
.set Input_Data__SLW, CYREG_PRT3_SLW

/* TouchScreen_ADC_DEC */
.set TouchScreen_ADC_DEC__COHER, CYREG_DEC_COHER
.set TouchScreen_ADC_DEC__CR, CYREG_DEC_CR
.set TouchScreen_ADC_DEC__DR1, CYREG_DEC_DR1
.set TouchScreen_ADC_DEC__DR2, CYREG_DEC_DR2
.set TouchScreen_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set TouchScreen_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set TouchScreen_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set TouchScreen_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set TouchScreen_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set TouchScreen_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set TouchScreen_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set TouchScreen_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set TouchScreen_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set TouchScreen_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set TouchScreen_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set TouchScreen_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set TouchScreen_ADC_DEC__PM_ACT_MSK, 0x01
.set TouchScreen_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set TouchScreen_ADC_DEC__PM_STBY_MSK, 0x01
.set TouchScreen_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set TouchScreen_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set TouchScreen_ADC_DEC__SR, CYREG_DEC_SR
.set TouchScreen_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set TouchScreen_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set TouchScreen_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set TouchScreen_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set TouchScreen_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set TouchScreen_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set TouchScreen_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set TouchScreen_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* TouchScreen_ADC_DSM */
.set TouchScreen_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set TouchScreen_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set TouchScreen_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set TouchScreen_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set TouchScreen_ADC_DSM__CLK, CYREG_DSM0_CLK
.set TouchScreen_ADC_DSM__CR0, CYREG_DSM0_CR0
.set TouchScreen_ADC_DSM__CR1, CYREG_DSM0_CR1
.set TouchScreen_ADC_DSM__CR10, CYREG_DSM0_CR10
.set TouchScreen_ADC_DSM__CR11, CYREG_DSM0_CR11
.set TouchScreen_ADC_DSM__CR12, CYREG_DSM0_CR12
.set TouchScreen_ADC_DSM__CR13, CYREG_DSM0_CR13
.set TouchScreen_ADC_DSM__CR14, CYREG_DSM0_CR14
.set TouchScreen_ADC_DSM__CR15, CYREG_DSM0_CR15
.set TouchScreen_ADC_DSM__CR16, CYREG_DSM0_CR16
.set TouchScreen_ADC_DSM__CR17, CYREG_DSM0_CR17
.set TouchScreen_ADC_DSM__CR2, CYREG_DSM0_CR2
.set TouchScreen_ADC_DSM__CR3, CYREG_DSM0_CR3
.set TouchScreen_ADC_DSM__CR4, CYREG_DSM0_CR4
.set TouchScreen_ADC_DSM__CR5, CYREG_DSM0_CR5
.set TouchScreen_ADC_DSM__CR6, CYREG_DSM0_CR6
.set TouchScreen_ADC_DSM__CR7, CYREG_DSM0_CR7
.set TouchScreen_ADC_DSM__CR8, CYREG_DSM0_CR8
.set TouchScreen_ADC_DSM__CR9, CYREG_DSM0_CR9
.set TouchScreen_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set TouchScreen_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set TouchScreen_ADC_DSM__MISC, CYREG_DSM0_MISC
.set TouchScreen_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set TouchScreen_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set TouchScreen_ADC_DSM__REF0, CYREG_DSM0_REF0
.set TouchScreen_ADC_DSM__REF1, CYREG_DSM0_REF1
.set TouchScreen_ADC_DSM__REF2, CYREG_DSM0_REF2
.set TouchScreen_ADC_DSM__REF3, CYREG_DSM0_REF3
.set TouchScreen_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set TouchScreen_ADC_DSM__SW0, CYREG_DSM0_SW0
.set TouchScreen_ADC_DSM__SW2, CYREG_DSM0_SW2
.set TouchScreen_ADC_DSM__SW3, CYREG_DSM0_SW3
.set TouchScreen_ADC_DSM__SW4, CYREG_DSM0_SW4
.set TouchScreen_ADC_DSM__SW6, CYREG_DSM0_SW6
.set TouchScreen_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set TouchScreen_ADC_DSM__TST0, CYREG_DSM0_TST0
.set TouchScreen_ADC_DSM__TST1, CYREG_DSM0_TST1

/* TouchScreen_ADC_Ext_CP_Clk */
.set TouchScreen_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set TouchScreen_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set TouchScreen_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set TouchScreen_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set TouchScreen_ADC_Ext_CP_Clk__INDEX, 0x00
.set TouchScreen_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set TouchScreen_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set TouchScreen_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set TouchScreen_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* TouchScreen_ADC_IRQ */
.set TouchScreen_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TouchScreen_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TouchScreen_ADC_IRQ__INTC_MASK, 0x20000000
.set TouchScreen_ADC_IRQ__INTC_NUMBER, 29
.set TouchScreen_ADC_IRQ__INTC_PRIOR_NUM, 7
.set TouchScreen_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set TouchScreen_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TouchScreen_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TouchScreen_ADC_theACLK */
.set TouchScreen_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set TouchScreen_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set TouchScreen_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set TouchScreen_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set TouchScreen_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set TouchScreen_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set TouchScreen_ADC_theACLK__INDEX, 0x00
.set TouchScreen_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set TouchScreen_ADC_theACLK__PM_ACT_MSK, 0x01
.set TouchScreen_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set TouchScreen_ADC_theACLK__PM_STBY_MSK, 0x01

/* TouchScreen_xm */
.set TouchScreen_xm__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set TouchScreen_xm__0__MASK, 0x40
.set TouchScreen_xm__0__PC, CYREG_PRT2_PC6
.set TouchScreen_xm__0__PORT, 2
.set TouchScreen_xm__0__SHIFT, 6
.set TouchScreen_xm__AG, CYREG_PRT2_AG
.set TouchScreen_xm__AMUX, CYREG_PRT2_AMUX
.set TouchScreen_xm__BIE, CYREG_PRT2_BIE
.set TouchScreen_xm__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TouchScreen_xm__BYP, CYREG_PRT2_BYP
.set TouchScreen_xm__CTL, CYREG_PRT2_CTL
.set TouchScreen_xm__DM0, CYREG_PRT2_DM0
.set TouchScreen_xm__DM1, CYREG_PRT2_DM1
.set TouchScreen_xm__DM2, CYREG_PRT2_DM2
.set TouchScreen_xm__DR, CYREG_PRT2_DR
.set TouchScreen_xm__INP_DIS, CYREG_PRT2_INP_DIS
.set TouchScreen_xm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TouchScreen_xm__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TouchScreen_xm__LCD_EN, CYREG_PRT2_LCD_EN
.set TouchScreen_xm__MASK, 0x40
.set TouchScreen_xm__PORT, 2
.set TouchScreen_xm__PRT, CYREG_PRT2_PRT
.set TouchScreen_xm__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TouchScreen_xm__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TouchScreen_xm__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TouchScreen_xm__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TouchScreen_xm__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TouchScreen_xm__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TouchScreen_xm__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TouchScreen_xm__PS, CYREG_PRT2_PS
.set TouchScreen_xm__SHIFT, 6
.set TouchScreen_xm__SLW, CYREG_PRT2_SLW

/* TouchScreen_xp */
.set TouchScreen_xp__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set TouchScreen_xp__0__MASK, 0x04
.set TouchScreen_xp__0__PC, CYREG_PRT2_PC2
.set TouchScreen_xp__0__PORT, 2
.set TouchScreen_xp__0__SHIFT, 2
.set TouchScreen_xp__AG, CYREG_PRT2_AG
.set TouchScreen_xp__AMUX, CYREG_PRT2_AMUX
.set TouchScreen_xp__BIE, CYREG_PRT2_BIE
.set TouchScreen_xp__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TouchScreen_xp__BYP, CYREG_PRT2_BYP
.set TouchScreen_xp__CTL, CYREG_PRT2_CTL
.set TouchScreen_xp__DM0, CYREG_PRT2_DM0
.set TouchScreen_xp__DM1, CYREG_PRT2_DM1
.set TouchScreen_xp__DM2, CYREG_PRT2_DM2
.set TouchScreen_xp__DR, CYREG_PRT2_DR
.set TouchScreen_xp__INP_DIS, CYREG_PRT2_INP_DIS
.set TouchScreen_xp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TouchScreen_xp__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TouchScreen_xp__LCD_EN, CYREG_PRT2_LCD_EN
.set TouchScreen_xp__MASK, 0x04
.set TouchScreen_xp__PORT, 2
.set TouchScreen_xp__PRT, CYREG_PRT2_PRT
.set TouchScreen_xp__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TouchScreen_xp__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TouchScreen_xp__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TouchScreen_xp__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TouchScreen_xp__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TouchScreen_xp__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TouchScreen_xp__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TouchScreen_xp__PS, CYREG_PRT2_PS
.set TouchScreen_xp__SHIFT, 2
.set TouchScreen_xp__SLW, CYREG_PRT2_SLW

/* TouchScreen_ym */
.set TouchScreen_ym__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set TouchScreen_ym__0__MASK, 0x10
.set TouchScreen_ym__0__PC, CYREG_PRT2_PC4
.set TouchScreen_ym__0__PORT, 2
.set TouchScreen_ym__0__SHIFT, 4
.set TouchScreen_ym__AG, CYREG_PRT2_AG
.set TouchScreen_ym__AMUX, CYREG_PRT2_AMUX
.set TouchScreen_ym__BIE, CYREG_PRT2_BIE
.set TouchScreen_ym__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TouchScreen_ym__BYP, CYREG_PRT2_BYP
.set TouchScreen_ym__CTL, CYREG_PRT2_CTL
.set TouchScreen_ym__DM0, CYREG_PRT2_DM0
.set TouchScreen_ym__DM1, CYREG_PRT2_DM1
.set TouchScreen_ym__DM2, CYREG_PRT2_DM2
.set TouchScreen_ym__DR, CYREG_PRT2_DR
.set TouchScreen_ym__INP_DIS, CYREG_PRT2_INP_DIS
.set TouchScreen_ym__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TouchScreen_ym__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TouchScreen_ym__LCD_EN, CYREG_PRT2_LCD_EN
.set TouchScreen_ym__MASK, 0x10
.set TouchScreen_ym__PORT, 2
.set TouchScreen_ym__PRT, CYREG_PRT2_PRT
.set TouchScreen_ym__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TouchScreen_ym__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TouchScreen_ym__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TouchScreen_ym__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TouchScreen_ym__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TouchScreen_ym__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TouchScreen_ym__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TouchScreen_ym__PS, CYREG_PRT2_PS
.set TouchScreen_ym__SHIFT, 4
.set TouchScreen_ym__SLW, CYREG_PRT2_SLW

/* TouchScreen_yp */
.set TouchScreen_yp__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set TouchScreen_yp__0__MASK, 0x01
.set TouchScreen_yp__0__PC, CYREG_PRT2_PC0
.set TouchScreen_yp__0__PORT, 2
.set TouchScreen_yp__0__SHIFT, 0
.set TouchScreen_yp__AG, CYREG_PRT2_AG
.set TouchScreen_yp__AMUX, CYREG_PRT2_AMUX
.set TouchScreen_yp__BIE, CYREG_PRT2_BIE
.set TouchScreen_yp__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TouchScreen_yp__BYP, CYREG_PRT2_BYP
.set TouchScreen_yp__CTL, CYREG_PRT2_CTL
.set TouchScreen_yp__DM0, CYREG_PRT2_DM0
.set TouchScreen_yp__DM1, CYREG_PRT2_DM1
.set TouchScreen_yp__DM2, CYREG_PRT2_DM2
.set TouchScreen_yp__DR, CYREG_PRT2_DR
.set TouchScreen_yp__INP_DIS, CYREG_PRT2_INP_DIS
.set TouchScreen_yp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TouchScreen_yp__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TouchScreen_yp__LCD_EN, CYREG_PRT2_LCD_EN
.set TouchScreen_yp__MASK, 0x01
.set TouchScreen_yp__PORT, 2
.set TouchScreen_yp__PRT, CYREG_PRT2_PRT
.set TouchScreen_yp__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TouchScreen_yp__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TouchScreen_yp__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TouchScreen_yp__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TouchScreen_yp__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TouchScreen_yp__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TouchScreen_yp__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TouchScreen_yp__PS, CYREG_PRT2_PS
.set TouchScreen_yp__SHIFT, 0
.set TouchScreen_yp__SLW, CYREG_PRT2_SLW

/* Data_Available */
.set Data_Available__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Data_Available__0__MASK, 0x80
.set Data_Available__0__PC, CYREG_PRT3_PC7
.set Data_Available__0__PORT, 3
.set Data_Available__0__SHIFT, 7
.set Data_Available__AG, CYREG_PRT3_AG
.set Data_Available__AMUX, CYREG_PRT3_AMUX
.set Data_Available__BIE, CYREG_PRT3_BIE
.set Data_Available__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Data_Available__BYP, CYREG_PRT3_BYP
.set Data_Available__CTL, CYREG_PRT3_CTL
.set Data_Available__DM0, CYREG_PRT3_DM0
.set Data_Available__DM1, CYREG_PRT3_DM1
.set Data_Available__DM2, CYREG_PRT3_DM2
.set Data_Available__DR, CYREG_PRT3_DR
.set Data_Available__INP_DIS, CYREG_PRT3_INP_DIS
.set Data_Available__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Data_Available__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Data_Available__LCD_EN, CYREG_PRT3_LCD_EN
.set Data_Available__MASK, 0x80
.set Data_Available__PORT, 3
.set Data_Available__PRT, CYREG_PRT3_PRT
.set Data_Available__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Data_Available__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Data_Available__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Data_Available__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Data_Available__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Data_Available__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Data_Available__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Data_Available__PS, CYREG_PRT3_PS
.set Data_Available__SHIFT, 7
.set Data_Available__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
