
Marking local functions:


Marking externally visible functions: SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01 SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00 Uart_schm_read_msr


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08/36 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08) @05dc1d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_08/17 (read)reentry_guard_UART_EXCLUSIVE_AREA_08/17 (write)msr_UART_EXCLUSIVE_AREA_08/16 (read)reentry_guard_UART_EXCLUSIVE_AREA_08/17 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08) @05dc1a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_08/17 (read)msr_UART_EXCLUSIVE_AREA_08/16 (write)msr_UART_EXCLUSIVE_AREA_08/16 (read)reentry_guard_UART_EXCLUSIVE_AREA_08/17 (read)reentry_guard_UART_EXCLUSIVE_AREA_08/17 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07/34 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07) @05dc17e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_07/15 (read)reentry_guard_UART_EXCLUSIVE_AREA_07/15 (write)msr_UART_EXCLUSIVE_AREA_07/14 (read)reentry_guard_UART_EXCLUSIVE_AREA_07/15 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07) @05dc1540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_07/15 (read)msr_UART_EXCLUSIVE_AREA_07/14 (write)msr_UART_EXCLUSIVE_AREA_07/14 (read)reentry_guard_UART_EXCLUSIVE_AREA_07/15 (read)reentry_guard_UART_EXCLUSIVE_AREA_07/15 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06/32 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06) @05dc12a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_06/13 (read)reentry_guard_UART_EXCLUSIVE_AREA_06/13 (write)msr_UART_EXCLUSIVE_AREA_06/12 (read)reentry_guard_UART_EXCLUSIVE_AREA_06/13 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06) @05dc1000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_06/13 (read)msr_UART_EXCLUSIVE_AREA_06/12 (write)msr_UART_EXCLUSIVE_AREA_06/12 (read)reentry_guard_UART_EXCLUSIVE_AREA_06/13 (read)reentry_guard_UART_EXCLUSIVE_AREA_06/13 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05/30 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05) @05c7eb60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_05/11 (read)reentry_guard_UART_EXCLUSIVE_AREA_05/11 (write)msr_UART_EXCLUSIVE_AREA_05/10 (read)reentry_guard_UART_EXCLUSIVE_AREA_05/11 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05) @05c7e620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_05/11 (read)msr_UART_EXCLUSIVE_AREA_05/10 (write)msr_UART_EXCLUSIVE_AREA_05/10 (read)reentry_guard_UART_EXCLUSIVE_AREA_05/11 (read)reentry_guard_UART_EXCLUSIVE_AREA_05/11 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04/28 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04) @05c7e0e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_04/9 (read)reentry_guard_UART_EXCLUSIVE_AREA_04/9 (write)msr_UART_EXCLUSIVE_AREA_04/8 (read)reentry_guard_UART_EXCLUSIVE_AREA_04/9 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04) @05c7ed20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_04/9 (read)msr_UART_EXCLUSIVE_AREA_04/8 (write)msr_UART_EXCLUSIVE_AREA_04/8 (read)reentry_guard_UART_EXCLUSIVE_AREA_04/9 (read)reentry_guard_UART_EXCLUSIVE_AREA_04/9 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03/26 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03) @05c7ea80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_03/7 (read)reentry_guard_UART_EXCLUSIVE_AREA_03/7 (write)msr_UART_EXCLUSIVE_AREA_03/6 (read)reentry_guard_UART_EXCLUSIVE_AREA_03/7 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03) @05c7e7e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_03/7 (read)msr_UART_EXCLUSIVE_AREA_03/6 (write)msr_UART_EXCLUSIVE_AREA_03/6 (read)reentry_guard_UART_EXCLUSIVE_AREA_03/7 (read)reentry_guard_UART_EXCLUSIVE_AREA_03/7 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02/24 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02) @05c7e540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_02/5 (read)reentry_guard_UART_EXCLUSIVE_AREA_02/5 (write)msr_UART_EXCLUSIVE_AREA_02/4 (read)reentry_guard_UART_EXCLUSIVE_AREA_02/5 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02) @05c7e2a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_02/5 (read)msr_UART_EXCLUSIVE_AREA_02/4 (write)msr_UART_EXCLUSIVE_AREA_02/4 (read)reentry_guard_UART_EXCLUSIVE_AREA_02/5 (read)reentry_guard_UART_EXCLUSIVE_AREA_02/5 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01/22 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01) @05c7e000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_01/3 (read)reentry_guard_UART_EXCLUSIVE_AREA_01/3 (write)msr_UART_EXCLUSIVE_AREA_01/2 (read)reentry_guard_UART_EXCLUSIVE_AREA_01/3 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01) @05c78a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_01/3 (read)msr_UART_EXCLUSIVE_AREA_01/2 (write)msr_UART_EXCLUSIVE_AREA_01/2 (read)reentry_guard_UART_EXCLUSIVE_AREA_01/3 (read)reentry_guard_UART_EXCLUSIVE_AREA_01/3 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00/20 (SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00) @05c78ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_00/1 (read)reentry_guard_UART_EXCLUSIVE_AREA_00/1 (write)msr_UART_EXCLUSIVE_AREA_00/0 (read)reentry_guard_UART_EXCLUSIVE_AREA_00/1 (read)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: 
SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 (SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00) @05c78c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_UART_EXCLUSIVE_AREA_00/1 (read)msr_UART_EXCLUSIVE_AREA_00/0 (write)msr_UART_EXCLUSIVE_AREA_00/0 (read)reentry_guard_UART_EXCLUSIVE_AREA_00/1 (read)reentry_guard_UART_EXCLUSIVE_AREA_00/1 (write)
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Uart_schm_read_msr/18 
Uart_schm_read_msr/18 (Uart_schm_read_msr) @05c789a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 
  Calls: 
reentry_guard_UART_EXCLUSIVE_AREA_08/17 (reentry_guard_UART_EXCLUSIVE_AREA_08) @05c77678
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08/36 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08/36 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08/36 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_08/16 (msr_UART_EXCLUSIVE_AREA_08) @05c775e8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08/35 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08/36 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_07/15 (reentry_guard_UART_EXCLUSIVE_AREA_07) @05c77558
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07/34 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07/34 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07/34 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_07/14 (msr_UART_EXCLUSIVE_AREA_07) @05c774c8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07/33 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07/34 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_06/13 (reentry_guard_UART_EXCLUSIVE_AREA_06) @05c77438
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06/32 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06/32 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06/32 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_06/12 (msr_UART_EXCLUSIVE_AREA_06) @05c773a8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06/31 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06/32 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_05/11 (reentry_guard_UART_EXCLUSIVE_AREA_05) @05c77318
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05/30 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05/30 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05/30 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_05/10 (msr_UART_EXCLUSIVE_AREA_05) @05c77288
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05/29 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05/30 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_04/9 (reentry_guard_UART_EXCLUSIVE_AREA_04) @05c771f8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04/28 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04/28 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04/28 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_04/8 (msr_UART_EXCLUSIVE_AREA_04) @05c77168
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04/27 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04/28 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_03/7 (reentry_guard_UART_EXCLUSIVE_AREA_03) @05c770d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03/26 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03/26 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03/26 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_03/6 (msr_UART_EXCLUSIVE_AREA_03) @05c77048
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03/25 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03/26 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_02/5 (reentry_guard_UART_EXCLUSIVE_AREA_02) @05cfbf78
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02/24 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02/24 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02/24 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_02/4 (msr_UART_EXCLUSIVE_AREA_02) @05cfbee8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02/23 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02/24 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_01/3 (reentry_guard_UART_EXCLUSIVE_AREA_01) @05cfbe58
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01/22 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01/22 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01/22 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_01/2 (msr_UART_EXCLUSIVE_AREA_01) @05cfbdc8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01/21 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01/22 (read)
  Availability: available
  Varpool flags:
reentry_guard_UART_EXCLUSIVE_AREA_00/1 (reentry_guard_UART_EXCLUSIVE_AREA_00) @05cfbd38
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 (read)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00/20 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00/20 (write)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00/20 (read)
  Availability: available
  Varpool flags:
msr_UART_EXCLUSIVE_AREA_00/0 (msr_UART_EXCLUSIVE_AREA_00) @05cfbca8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 (write)SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00/19 (read)SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00/20 (read)
  Availability: available
  Varpool flags:
SchM_Exit_Uart_UART_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_08[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_08[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_08[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_08[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_08[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_08[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_08[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_08[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_08[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_07[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_07[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_07[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_07[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_07[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_07[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_07[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_07[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_07[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_06[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_06[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_06[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_06[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_06[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_06[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_06[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_06[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_06[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_05[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_05[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_05[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_05[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_05[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_05[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_05[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_05[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_05[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_04[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_04[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_04[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_04[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_04[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_04[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_04[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_04[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_04[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_03[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_03[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_03[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_03[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_03[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_03[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_03[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_03[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_03[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_02[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_02[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_02[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_02[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_02[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_02[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_02[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_02[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_02[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_01[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_01[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_01[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_01[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_01[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_01[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_01[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_01[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_01[u32CoreId] = _6;
  return;

}


SchM_Exit_Uart_UART_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_00[u32CoreId];
  _2 = _1 + 4294967295;
  reentry_guard_UART_EXCLUSIVE_AREA_00[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_00[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_00[u32CoreId];
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Uart_UART_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  u32CoreId = 0;
  # DEBUG BEGIN_STMT
  _1 = reentry_guard_UART_EXCLUSIVE_AREA_00[u32CoreId];
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _2 = Uart_schm_read_msr ();
  msr_UART_EXCLUSIVE_AREA_00[u32CoreId] = _2;
  # DEBUG BEGIN_STMT
  _3 = msr_UART_EXCLUSIVE_AREA_00[u32CoreId];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _5 = reentry_guard_UART_EXCLUSIVE_AREA_00[u32CoreId];
  _6 = _5 + 1;
  reentry_guard_UART_EXCLUSIVE_AREA_00[u32CoreId] = _6;
  return;

}


Uart_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5674;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  # DEBUG BEGIN_STMT
  D.5674 = reg_tmp;
  return D.5674;

}


