// Seed: 1512219599
module module_0;
  assign id_1 = 1;
  assign id_2 = id_2;
  assign id_1 = id_2;
  initial id_1 = 1;
  event id_3;
  assign id_1 = -1;
  parameter id_5 = 1'd0;
  wire id_6, id_7;
  logic [7:0][-1 'd0] id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
  assign id_4 = id_6.id_4;
endmodule
