<html>
<body>
<p>(a) To design transistor level schematic of an Inverter using <ul><li> Complementary CMOS Logic</li><li> Pseudo NMOS logic</li><li> Clocked CMOS logic</li></ul></p>
					<p>(b)To find the effect of load capacitance on the rise time and fall time and hence delay of output waveform.</p>
					<p>(c)To find the effect of W/L of transistors on the output waveform.
</body>
</html>
