[
    {
        "dcterms:creator": [
            "S. K. Thirumala",
            "Karam Cho",
            "Sumeet Kumar Gupta"
        ],
        "dcterms:description": "The VSH-MRAM dataset is utilized to explore the valley-spin hall effect in monolayer WSe2 for nonvolatile memory design, focusing on its compact bit-cell structure and low power switching capabilities.",
        "dcterms:title": "VSH-MRAM",
        "dcterms:issued": "2020",
        "dcterms:language": "",
        "dcterms:identifier": "10.1109/TNANO.2016.2544860",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Valley-spin hall effect",
            "Nonvolatile memory",
            "WSe2",
            "Compact bit-cell"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "K. Cho",
            "X. Liu",
            "Z. Chen",
            "S. Gupta"
        ],
        "dcterms:description": "The EIRW-VSH MRAM dataset is referenced for designing low power nonvolatile spintronic devices, emphasizing the electrical isolation of read and write paths to enhance performance.",
        "dcterms:title": "EIRW-VSH MRAM",
        "dcterms:issued": "2022",
        "dcterms:language": "",
        "dcterms:identifier": "10.1109/LED.2013.2279153",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Electrical isolation",
            "Low power",
            "Spintronic devices",
            "WSe2"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "A. Aziz",
            "S. K. Gupta"
        ],
        "dcterms:description": "The GSH-MRAM dataset is used to discuss hybrid multiplexing techniques for optimizing read and area performance in MRAMs with separate read-write paths.",
        "dcterms:title": "GSH-MRAM",
        "dcterms:issued": "2016",
        "dcterms:language": "",
        "dcterms:identifier": "10.1109/TNANO.2016.2544860",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Giant spin hall effect",
            "MRAM",
            "Hybrid multiplexing"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "A. D. Kent",
            "D. C. Worledge"
        ],
        "dcterms:description": "The STT-MRAM dataset is referenced to highlight the endurance and performance characteristics of spin transfer torque magnetic memories.",
        "dcterms:title": "STT-MRAM",
        "dcterms:issued": "2015",
        "dcterms:language": "",
        "dcterms:identifier": "10.1038/nnano.2015.24",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Spin transfer torque",
            "Magnetic memories",
            "Endurance"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "Y. Kim",
            "S. H. Choday",
            "K. Roy"
        ],
        "dcterms:description": "The DSH-MRAM dataset is mentioned in the context of differential spin hall MRAM for on-chip memory applications.",
        "dcterms:title": "DSH-MRAM",
        "dcterms:issued": "2013",
        "dcterms:language": "",
        "dcterms:identifier": "10.1109/LED.2013.2279153",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Differential spin hall",
            "On-chip memory",
            "MRAM"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "S. K. Thirumala",
            "Karam Cho",
            "Sumeet Kumar Gupta"
        ],
        "dcterms:description": "The (D)VSH-MRAM dataset is referenced for its role in valley-coupled spintronic non-volatile memories, focusing on compute-in-memory support.",
        "dcterms:title": "(D)VSH-MRAM",
        "dcterms:issued": "2020",
        "dcterms:language": "",
        "dcterms:identifier": "10.1109/TNANO.2016.2544860",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Valley-coupled",
            "Spintronic memories",
            "Compute-in-memory"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "Y. Seo",
            "K. W. Kwon",
            "X. Fong",
            "K. Roy"
        ],
        "dcterms:description": "The (D)GSH-MRAM dataset is referenced for its high performance and energy-efficient on-chip cache design using dual port spin-orbit torque MRAM.",
        "dcterms:title": "(D)GSH-MRAM",
        "dcterms:issued": "2016",
        "dcterms:language": "",
        "dcterms:identifier": "10.1109/JETCAS.2016.2547701",
        "dcat:theme": [
            "Spintronics",
            "Non-volatile Memory"
        ],
        "dcat:keyword": [
            "Dual port",
            "Spin-orbit torque",
            "On-chip cache"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    }
]