; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

@global_smem = external addrspace(3) global [0 x i8]
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton__0d1d2d3d4d5de6de(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %urem = shl i32 %8, 2, !dbg !10
  %9 = and i32 %urem, 508, !dbg !10
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #6, !dbg !11
  %11 = shl i32 %10, 9, !dbg !12
  %12 = or i32 %11, %9, !dbg !13
  %13 = sext i32 %12 to i64, !dbg !14
  %14 = getelementptr i16, ptr addrspace(1) %0, i64 %13, !dbg !14
  %15 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %14, i1 true, i32 0, i1 true, i32 0, i1 true) #6, !dbg !15
  %16 = extractvalue { i32, i32 } %15, 0, !dbg !15
  %17 = extractvalue { i32, i32 } %15, 1, !dbg !15
  %18 = trunc i32 %16 to i16, !dbg !15
  %extelt.offset = lshr i32 %16, 16, !dbg !15
  %19 = trunc i32 %extelt.offset to i16, !dbg !15
  %20 = trunc i32 %17 to i16, !dbg !15
  %extelt.offset1 = lshr i32 %17, 16, !dbg !15
  %21 = trunc i32 %extelt.offset1 to i16, !dbg !15
  %22 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %18) #6, !dbg !16
  %23 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %19) #6, !dbg !16
  %24 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %20) #6, !dbg !16
  %25 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %21) #6, !dbg !16
  %26 = getelementptr i16, ptr addrspace(1) %1, i64 %13, !dbg !17
  %27 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %26, i1 true, i32 0, i1 true, i32 0, i1 true) #6, !dbg !18
  %28 = extractvalue { i32, i32 } %27, 0, !dbg !18
  %29 = extractvalue { i32, i32 } %27, 1, !dbg !18
  %30 = trunc i32 %28 to i16, !dbg !18
  %extelt.offset2 = lshr i32 %28, 16, !dbg !18
  %31 = trunc i32 %extelt.offset2 to i16, !dbg !18
  %32 = trunc i32 %29 to i16, !dbg !18
  %extelt.offset3 = lshr i32 %29, 16, !dbg !18
  %33 = trunc i32 %extelt.offset3 to i16, !dbg !18
  %34 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %30) #6, !dbg !19
  %35 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %31) #6, !dbg !19
  %36 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %32) #6, !dbg !19
  %37 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %33) #6, !dbg !19
  %38 = sext i32 %10 to i64, !dbg !20
  %39 = getelementptr float, ptr addrspace(1) %2, i64 %38, !dbg !20
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #6, !dbg !21
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #6, !dbg !21
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #6, !dbg !21
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #6, !dbg !21
  %44 = getelementptr float, ptr addrspace(1) %3, i64 %38, !dbg !22
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #6, !dbg !23
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #6, !dbg !23
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #6, !dbg !23
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #6, !dbg !23
  %49 = fmul float %34, 6.250000e-02, !dbg !24
  %50 = fmul float %35, 6.250000e-02, !dbg !24
  %51 = fmul float %36, 6.250000e-02, !dbg !24
  %52 = fmul float %37, 6.250000e-02, !dbg !24
  %53 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %49, float 5.000000e+01) #6, !dbg !25
  %54 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %50, float 5.000000e+01) #6, !dbg !25
  %55 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %51, float 5.000000e+01) #6, !dbg !25
  %56 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %52, float 5.000000e+01) #6, !dbg !25
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not.i = icmp eq i32 %57, 0, !dbg !26
  %58 = tail call float @llvm.nvvm.fabs.ftz.f(float %53) #6, !dbg !26
  %59 = tail call float @llvm.nvvm.fabs.f(float %53) #6, !dbg !26
  %.01.i = select i1 %.not.i, float %59, float %58, !dbg !26
  %60 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !26
  br i1 %60, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !26

__internal_fmad.exit1.i:                          ; preds = %7
  %61 = fmul float %.01.i, 0x4007154760000000, !dbg !26
  %62 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %61) #6, !dbg !26
  %63 = fadd float %62, 1.000000e+00, !dbg !26
  %64 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %63) #7, !dbg !26, !srcloc !27
  %65 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not6.i = icmp eq i32 %65, 0, !dbg !26
  %66 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %64, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %67 = tail call float @llvm.nvvm.fma.rn.f(float %64, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %.03.i = select i1 %.not6.i, float %67, float %66, !dbg !26
  %68 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !26
  %s.0.i = select i1 %68, float 1.000000e+00, float %.03.i, !dbg !26
  %69 = bitcast float %s.0.i to i32, !dbg !26
  %70 = bitcast float %53 to i32, !dbg !26
  %71 = and i32 %70, -2147483648, !dbg !26
  %72 = or i32 %71, %69, !dbg !26
  %73 = bitcast i32 %72 to float, !dbg !26
  br label %__nv_tanhf.exit, !dbg !26

__internal_fmad.exit3.i:                          ; preds = %7
  %74 = fmul float %53, %53, !dbg !26
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not1.i = icmp eq i32 %75, 0, !dbg !26
  %76 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %74, float 0xBFAAC795C0000000) #6, !dbg !26
  %77 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %74, float 0xBFAAC795C0000000) #6, !dbg !26
  %.06.i = select i1 %.not1.i, float %77, float %76, !dbg !26
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not2.i = icmp eq i32 %78, 0, !dbg !26
  %79 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %74, float 0x3FC10B2820000000) #6, !dbg !26
  %80 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %74, float 0x3FC10B2820000000) #6, !dbg !26
  %.05.i = select i1 %.not2.i, float %80, float %79, !dbg !26
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not3.i = icmp eq i32 %81, 0, !dbg !26
  %82 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %74, float 0xBFD5553DA0000000) #6, !dbg !26
  %83 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %74, float 0xBFD5553DA0000000) #6, !dbg !26
  %.0.i = select i1 %.not3.i, float %83, float %82, !dbg !26
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not4.i = icmp eq i32 %84, 0, !dbg !26
  %85 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %74, float 0.000000e+00) #6, !dbg !26
  %86 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %74, float 0.000000e+00) #6, !dbg !26
  %.04.i = select i1 %.not4.i, float %86, float %85, !dbg !26
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not5.i = icmp eq i32 %87, 0, !dbg !26
  %88 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %53, float %53) #6, !dbg !26
  %89 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %53, float %53) #6, !dbg !26
  %.02.i = select i1 %.not5.i, float %89, float %88, !dbg !26
  br label %__nv_tanhf.exit, !dbg !26

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %73, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !26
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not.i4 = icmp eq i32 %90, 0, !dbg !26
  %91 = tail call float @llvm.nvvm.fabs.ftz.f(float %54) #6, !dbg !26
  %92 = tail call float @llvm.nvvm.fabs.f(float %54) #6, !dbg !26
  %.01.i5 = select i1 %.not.i4, float %92, float %91, !dbg !26
  %93 = fcmp ult float %.01.i5, 0x3FE3333340000000, !dbg !26
  br i1 %93, label %__internal_fmad.exit3.i11, label %__internal_fmad.exit1.i6, !dbg !26

__internal_fmad.exit1.i6:                         ; preds = %__nv_tanhf.exit
  %94 = fmul float %.01.i5, 0x4007154760000000, !dbg !26
  %95 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %94) #6, !dbg !26
  %96 = fadd float %95, 1.000000e+00, !dbg !26
  %97 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %96) #7, !dbg !26, !srcloc !27
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not6.i7 = icmp eq i32 %98, 0, !dbg !26
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %97, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %100 = tail call float @llvm.nvvm.fma.rn.f(float %97, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %.03.i8 = select i1 %.not6.i7, float %100, float %99, !dbg !26
  %101 = fcmp oge float %.01.i5, 0x4022059680000000, !dbg !26
  %s.0.i9 = select i1 %101, float 1.000000e+00, float %.03.i8, !dbg !26
  %102 = bitcast float %s.0.i9 to i32, !dbg !26
  %103 = bitcast float %54 to i32, !dbg !26
  %104 = and i32 %103, -2147483648, !dbg !26
  %105 = or i32 %104, %102, !dbg !26
  %106 = bitcast i32 %105 to float, !dbg !26
  br label %__nv_tanhf.exit22, !dbg !26

__internal_fmad.exit3.i11:                        ; preds = %__nv_tanhf.exit
  %107 = fmul float %54, %54, !dbg !26
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not1.i12 = icmp eq i32 %108, 0, !dbg !26
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %107, float 0xBFAAC795C0000000) #6, !dbg !26
  %110 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %107, float 0xBFAAC795C0000000) #6, !dbg !26
  %.06.i13 = select i1 %.not1.i12, float %110, float %109, !dbg !26
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not2.i14 = icmp eq i32 %111, 0, !dbg !26
  %112 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i13, float %107, float 0x3FC10B2820000000) #6, !dbg !26
  %113 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i13, float %107, float 0x3FC10B2820000000) #6, !dbg !26
  %.05.i15 = select i1 %.not2.i14, float %113, float %112, !dbg !26
  %114 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not3.i16 = icmp eq i32 %114, 0, !dbg !26
  %115 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i15, float %107, float 0xBFD5553DA0000000) #6, !dbg !26
  %116 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i15, float %107, float 0xBFD5553DA0000000) #6, !dbg !26
  %.0.i17 = select i1 %.not3.i16, float %116, float %115, !dbg !26
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not4.i18 = icmp eq i32 %117, 0, !dbg !26
  %118 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i17, float %107, float 0.000000e+00) #6, !dbg !26
  %119 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i17, float %107, float 0.000000e+00) #6, !dbg !26
  %.04.i19 = select i1 %.not4.i18, float %119, float %118, !dbg !26
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not5.i20 = icmp eq i32 %120, 0, !dbg !26
  %121 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i19, float %54, float %54) #6, !dbg !26
  %122 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i19, float %54, float %54) #6, !dbg !26
  %.02.i21 = select i1 %.not5.i20, float %122, float %121, !dbg !26
  br label %__nv_tanhf.exit22, !dbg !26

__nv_tanhf.exit22:                                ; preds = %__internal_fmad.exit1.i6, %__internal_fmad.exit3.i11
  %s.1.i10 = phi float [ %106, %__internal_fmad.exit1.i6 ], [ %.02.i21, %__internal_fmad.exit3.i11 ], !dbg !26
  %123 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not.i23 = icmp eq i32 %123, 0, !dbg !26
  %124 = tail call float @llvm.nvvm.fabs.ftz.f(float %55) #6, !dbg !26
  %125 = tail call float @llvm.nvvm.fabs.f(float %55) #6, !dbg !26
  %.01.i24 = select i1 %.not.i23, float %125, float %124, !dbg !26
  %126 = fcmp ult float %.01.i24, 0x3FE3333340000000, !dbg !26
  br i1 %126, label %__internal_fmad.exit3.i30, label %__internal_fmad.exit1.i25, !dbg !26

__internal_fmad.exit1.i25:                        ; preds = %__nv_tanhf.exit22
  %127 = fmul float %.01.i24, 0x4007154760000000, !dbg !26
  %128 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %127) #6, !dbg !26
  %129 = fadd float %128, 1.000000e+00, !dbg !26
  %130 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %129) #7, !dbg !26, !srcloc !27
  %131 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not6.i26 = icmp eq i32 %131, 0, !dbg !26
  %132 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %130, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %133 = tail call float @llvm.nvvm.fma.rn.f(float %130, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %.03.i27 = select i1 %.not6.i26, float %133, float %132, !dbg !26
  %134 = fcmp oge float %.01.i24, 0x4022059680000000, !dbg !26
  %s.0.i28 = select i1 %134, float 1.000000e+00, float %.03.i27, !dbg !26
  %135 = bitcast float %s.0.i28 to i32, !dbg !26
  %136 = bitcast float %55 to i32, !dbg !26
  %137 = and i32 %136, -2147483648, !dbg !26
  %138 = or i32 %137, %135, !dbg !26
  %139 = bitcast i32 %138 to float, !dbg !26
  br label %__nv_tanhf.exit41, !dbg !26

__internal_fmad.exit3.i30:                        ; preds = %__nv_tanhf.exit22
  %140 = fmul float %55, %55, !dbg !26
  %141 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not1.i31 = icmp eq i32 %141, 0, !dbg !26
  %142 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %140, float 0xBFAAC795C0000000) #6, !dbg !26
  %143 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %140, float 0xBFAAC795C0000000) #6, !dbg !26
  %.06.i32 = select i1 %.not1.i31, float %143, float %142, !dbg !26
  %144 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not2.i33 = icmp eq i32 %144, 0, !dbg !26
  %145 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i32, float %140, float 0x3FC10B2820000000) #6, !dbg !26
  %146 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i32, float %140, float 0x3FC10B2820000000) #6, !dbg !26
  %.05.i34 = select i1 %.not2.i33, float %146, float %145, !dbg !26
  %147 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not3.i35 = icmp eq i32 %147, 0, !dbg !26
  %148 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i34, float %140, float 0xBFD5553DA0000000) #6, !dbg !26
  %149 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i34, float %140, float 0xBFD5553DA0000000) #6, !dbg !26
  %.0.i36 = select i1 %.not3.i35, float %149, float %148, !dbg !26
  %150 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not4.i37 = icmp eq i32 %150, 0, !dbg !26
  %151 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i36, float %140, float 0.000000e+00) #6, !dbg !26
  %152 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i36, float %140, float 0.000000e+00) #6, !dbg !26
  %.04.i38 = select i1 %.not4.i37, float %152, float %151, !dbg !26
  %153 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not5.i39 = icmp eq i32 %153, 0, !dbg !26
  %154 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i38, float %55, float %55) #6, !dbg !26
  %155 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i38, float %55, float %55) #6, !dbg !26
  %.02.i40 = select i1 %.not5.i39, float %155, float %154, !dbg !26
  br label %__nv_tanhf.exit41, !dbg !26

__nv_tanhf.exit41:                                ; preds = %__internal_fmad.exit1.i25, %__internal_fmad.exit3.i30
  %s.1.i29 = phi float [ %139, %__internal_fmad.exit1.i25 ], [ %.02.i40, %__internal_fmad.exit3.i30 ], !dbg !26
  %156 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not.i42 = icmp eq i32 %156, 0, !dbg !26
  %157 = tail call float @llvm.nvvm.fabs.ftz.f(float %56) #6, !dbg !26
  %158 = tail call float @llvm.nvvm.fabs.f(float %56) #6, !dbg !26
  %.01.i43 = select i1 %.not.i42, float %158, float %157, !dbg !26
  %159 = fcmp ult float %.01.i43, 0x3FE3333340000000, !dbg !26
  br i1 %159, label %__internal_fmad.exit3.i49, label %__internal_fmad.exit1.i44, !dbg !26

__internal_fmad.exit1.i44:                        ; preds = %__nv_tanhf.exit41
  %160 = fmul float %.01.i43, 0x4007154760000000, !dbg !26
  %161 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %160) #6, !dbg !26
  %162 = fadd float %161, 1.000000e+00, !dbg !26
  %163 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %162) #7, !dbg !26, !srcloc !27
  %164 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not6.i45 = icmp eq i32 %164, 0, !dbg !26
  %165 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %163, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %166 = tail call float @llvm.nvvm.fma.rn.f(float %163, float -2.000000e+00, float 1.000000e+00) #6, !dbg !26
  %.03.i46 = select i1 %.not6.i45, float %166, float %165, !dbg !26
  %167 = fcmp oge float %.01.i43, 0x4022059680000000, !dbg !26
  %s.0.i47 = select i1 %167, float 1.000000e+00, float %.03.i46, !dbg !26
  %168 = bitcast float %s.0.i47 to i32, !dbg !26
  %169 = bitcast float %56 to i32, !dbg !26
  %170 = and i32 %169, -2147483648, !dbg !26
  %171 = or i32 %170, %168, !dbg !26
  %172 = bitcast i32 %171 to float, !dbg !26
  br label %__nv_tanhf.exit60, !dbg !26

__internal_fmad.exit3.i49:                        ; preds = %__nv_tanhf.exit41
  %173 = fmul float %56, %56, !dbg !26
  %174 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not1.i50 = icmp eq i32 %174, 0, !dbg !26
  %175 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %173, float 0xBFAAC795C0000000) #6, !dbg !26
  %176 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %173, float 0xBFAAC795C0000000) #6, !dbg !26
  %.06.i51 = select i1 %.not1.i50, float %176, float %175, !dbg !26
  %177 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not2.i52 = icmp eq i32 %177, 0, !dbg !26
  %178 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i51, float %173, float 0x3FC10B2820000000) #6, !dbg !26
  %179 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i51, float %173, float 0x3FC10B2820000000) #6, !dbg !26
  %.05.i53 = select i1 %.not2.i52, float %179, float %178, !dbg !26
  %180 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not3.i54 = icmp eq i32 %180, 0, !dbg !26
  %181 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i53, float %173, float 0xBFD5553DA0000000) #6, !dbg !26
  %182 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i53, float %173, float 0xBFD5553DA0000000) #6, !dbg !26
  %.0.i55 = select i1 %.not3.i54, float %182, float %181, !dbg !26
  %183 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not4.i56 = icmp eq i32 %183, 0, !dbg !26
  %184 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i55, float %173, float 0.000000e+00) #6, !dbg !26
  %185 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i55, float %173, float 0.000000e+00) #6, !dbg !26
  %.04.i57 = select i1 %.not4.i56, float %185, float %184, !dbg !26
  %186 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !26
  %.not5.i58 = icmp eq i32 %186, 0, !dbg !26
  %187 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i57, float %56, float %56) #6, !dbg !26
  %188 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i57, float %56, float %56) #6, !dbg !26
  %.02.i59 = select i1 %.not5.i58, float %188, float %187, !dbg !26
  br label %__nv_tanhf.exit60, !dbg !26

__nv_tanhf.exit60:                                ; preds = %__internal_fmad.exit1.i44, %__internal_fmad.exit3.i49
  %s.1.i48 = phi float [ %172, %__internal_fmad.exit1.i44 ], [ %.02.i59, %__internal_fmad.exit3.i49 ], !dbg !26
  %189 = bitcast i32 %45 to float, !dbg !23
  %190 = bitcast i32 %40 to float, !dbg !21
  %191 = srem i32 %10, 512, !dbg !28
  %192 = or i32 %9, 3, !dbg !10
  %193 = or i32 %9, 2, !dbg !10
  %194 = or i32 %9, 1, !dbg !10
  %195 = lshr i32 %8, 5, !dbg !10
  %196 = and i32 %195, 3, !dbg !10
  %197 = and i32 %8, 31, !dbg !10
  %198 = fmul float %s.1.i, 5.000000e+01, !dbg !29
  %199 = fmul float %s.1.i10, 5.000000e+01, !dbg !29
  %200 = fmul float %s.1.i29, 5.000000e+01, !dbg !29
  %201 = fmul float %s.1.i48, 5.000000e+01, !dbg !29
  %202 = icmp sgt i32 %9, %191, !dbg !30
  %203 = icmp sgt i32 %194, %191, !dbg !30
  %204 = icmp sgt i32 %193, %191, !dbg !30
  %205 = icmp sgt i32 %192, %191, !dbg !30
  %206 = select i1 %202, float 0xFFF0000000000000, float 0.000000e+00, !dbg !31
  %207 = select i1 %203, float 0xFFF0000000000000, float 0.000000e+00, !dbg !31
  %208 = select i1 %204, float 0xFFF0000000000000, float 0.000000e+00, !dbg !31
  %209 = select i1 %205, float 0xFFF0000000000000, float 0.000000e+00, !dbg !31
  %210 = fadd float %206, %198, !dbg !32
  %211 = fadd float %207, %199, !dbg !32
  %212 = fadd float %208, %200, !dbg !32
  %213 = fadd float %209, %201, !dbg !32
  %214 = fsub float %210, %190, !dbg !33
  %215 = fsub float %211, %190, !dbg !33
  %216 = fsub float %212, %190, !dbg !33
  %217 = fsub float %213, %190, !dbg !33
  %218 = fmul float %214, 0x3FF7154760000000, !dbg !34
  %219 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %218) #6, !dbg !34
  %220 = fmul float %215, 0x3FF7154760000000, !dbg !34
  %221 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %220) #6, !dbg !34
  %222 = fmul float %216, 0x3FF7154760000000, !dbg !34
  %223 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %222) #6, !dbg !34
  %224 = fmul float %217, 0x3FF7154760000000, !dbg !34
  %225 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %224) #6, !dbg !34
  %226 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %219, float %189) #6, !dbg !35
  %227 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %221, float %189) #6, !dbg !35
  %228 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %223, float %189) #6, !dbg !35
  %229 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %225, float %189) #6, !dbg !35
  %230 = fmul float %22, %226, !dbg !36
  %231 = fmul float %23, %227, !dbg !36
  %232 = fmul float %24, %228, !dbg !36
  %233 = fmul float %25, %229, !dbg !36
  %234 = fadd float %230, %231, !dbg !37
  %235 = fadd float %234, %232, !dbg !37
  %236 = fadd float %235, %233, !dbg !37
  %237 = bitcast float %236 to i32, !dbg !43
  %238 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %237, i32 16, i32 31), !dbg !43
  %239 = bitcast i32 %238 to float, !dbg !43
  %240 = fadd float %236, %239, !dbg !37
  %241 = bitcast float %240 to i32, !dbg !43
  %242 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %241, i32 8, i32 31), !dbg !43
  %243 = bitcast i32 %242 to float, !dbg !43
  %244 = fadd float %240, %243, !dbg !37
  %245 = bitcast float %244 to i32, !dbg !43
  %246 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %245, i32 4, i32 31), !dbg !43
  %247 = bitcast i32 %246 to float, !dbg !43
  %248 = fadd float %244, %247, !dbg !37
  %249 = bitcast float %248 to i32, !dbg !43
  %250 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %249, i32 2, i32 31), !dbg !43
  %251 = bitcast i32 %250 to float, !dbg !43
  %252 = fadd float %248, %251, !dbg !37
  %253 = bitcast float %252 to i32, !dbg !43
  %254 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %253, i32 1, i32 31), !dbg !43
  %255 = bitcast i32 %254 to float, !dbg !43
  %256 = fadd float %252, %255, !dbg !37
  %257 = icmp eq i32 %197, 0, !dbg !43
  %258 = zext nneg i32 %196 to i64, !dbg !43
  %259 = getelementptr float, ptr addrspace(3) @global_smem, i64 %258, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %259, float %256, i1 %257) #6, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %260 = icmp slt i32 %8, 4, !dbg !43
  %261 = sext i32 %8 to i64, !dbg !43
  %262 = getelementptr float, ptr addrspace(3) @global_smem, i64 %261, !dbg !43
  %263 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %262, i1 %260) #6, !dbg !43
  %264 = bitcast float %263 to i32, !dbg !43
  %265 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %264, i32 2, i32 31), !dbg !43
  %266 = bitcast i32 %265 to float, !dbg !43
  %267 = fadd float %263, %266, !dbg !37
  %268 = bitcast float %267 to i32, !dbg !43
  %269 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %268, i32 1, i32 31), !dbg !43
  %270 = bitcast i32 %269 to float, !dbg !43
  %271 = fadd float %267, %270, !dbg !37
  %272 = and i32 %8, 3, !dbg !43
  %273 = icmp eq i32 %272, 0, !dbg !43
  %274 = and i1 %260, %273, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %262, float %271, i1 %274) #6, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %275 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !43
  %276 = fadd float %275, 0.000000e+00, !dbg !45
  %277 = fmul float %226, %276, !dbg !49
  %278 = fmul float %227, %276, !dbg !49
  %279 = fmul float %228, %276, !dbg !49
  %280 = fmul float %229, %276, !dbg !49
  %281 = fsub float %230, %277, !dbg !50
  %282 = fsub float %231, %278, !dbg !50
  %283 = fsub float %232, %279, !dbg !50
  %284 = fsub float %233, %280, !dbg !50
  %285 = fmul float %281, 5.000000e+01, !dbg !51
  %286 = fmul float %282, 5.000000e+01, !dbg !51
  %287 = fmul float %283, 5.000000e+01, !dbg !51
  %288 = fmul float %284, 5.000000e+01, !dbg !51
  %289 = fmul float %s.1.i, %s.1.i, !dbg !52
  %290 = fmul float %s.1.i10, %s.1.i10, !dbg !52
  %291 = fmul float %s.1.i29, %s.1.i29, !dbg !52
  %292 = fmul float %s.1.i48, %s.1.i48, !dbg !52
  %293 = fsub float 1.000000e+00, %289, !dbg !53
  %294 = fsub float 1.000000e+00, %290, !dbg !53
  %295 = fsub float 1.000000e+00, %291, !dbg !53
  %296 = fsub float 1.000000e+00, %292, !dbg !53
  %297 = fmul float %293, %285, !dbg !54
  %298 = fmul float %294, %286, !dbg !54
  %299 = fmul float %295, %287, !dbg !54
  %300 = fmul float %296, %288, !dbg !54
  %301 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %297, float 5.000000e+01) #6, !dbg !55
  %302 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %298, float 5.000000e+01) #6, !dbg !55
  %303 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %299, float 5.000000e+01) #6, !dbg !55
  %304 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %300, float 5.000000e+01) #6, !dbg !55
  %305 = fmul float %301, 6.250000e-02, !dbg !56
  %306 = fmul float %302, 6.250000e-02, !dbg !56
  %307 = fmul float %303, 6.250000e-02, !dbg !56
  %308 = fmul float %304, 6.250000e-02, !dbg !56
  %309 = getelementptr i16, ptr addrspace(1) %4, i64 %13, !dbg !57
  %310 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %305) #6, !dbg !58
  %311 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %306) #6, !dbg !58
  %312 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %307) #6, !dbg !58
  %313 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %308) #6, !dbg !58
  %314 = insertelement <2 x i16> undef, i16 %310, i64 0, !dbg !58
  %315 = insertelement <2 x i16> %314, i16 %311, i64 1, !dbg !58
  %316 = bitcast <2 x i16> %315 to i32, !dbg !58
  %317 = insertelement <2 x i16> undef, i16 %312, i64 0, !dbg !58
  %318 = insertelement <2 x i16> %317, i16 %313, i64 1, !dbg !58
  %319 = bitcast <2 x i16> %318 to i32, !dbg !58
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %316, i32 %319, ptr addrspace(1) %309, i1 true) #6, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: alwaysinline nounwind
define float @__nv_tanhf(float %a) local_unnamed_addr #3 {
__nv_fabsf.exit:
  %0 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not = icmp eq i32 %0, 0
  %1 = tail call float @llvm.nvvm.fabs.ftz.f(float %a) #6
  %2 = tail call float @llvm.nvvm.fabs.f(float %a) #6
  %.01 = select i1 %.not, float %2, float %1
  %3 = fcmp ult float %.01, 0x3FE3333340000000
  br i1 %3, label %__internal_fmad.exit3, label %__internal_fmad.exit1

__internal_fmad.exit1:                            ; preds = %__nv_fabsf.exit
  %4 = fmul float %.01, 0x4007154760000000
  %5 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %4) #6
  %6 = fadd float %5, 1.000000e+00
  %7 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %6) #7, !srcloc !27
  %8 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not6 = icmp eq i32 %8, 0
  %9 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %7, float -2.000000e+00, float 1.000000e+00) #6
  %10 = tail call float @llvm.nvvm.fma.rn.f(float %7, float -2.000000e+00, float 1.000000e+00) #6
  %.03 = select i1 %.not6, float %10, float %9
  %11 = fcmp oge float %.01, 0x4022059680000000
  %s.0 = select i1 %11, float 1.000000e+00, float %.03
  %12 = bitcast float %s.0 to i32
  %13 = bitcast float %a to i32
  %14 = and i32 %13, -2147483648
  %15 = or i32 %14, %12
  %16 = bitcast i32 %15 to float
  br label %33

__internal_fmad.exit3:                            ; preds = %__nv_fabsf.exit
  %17 = fmul float %a, %a
  %18 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not1 = icmp eq i32 %18, 0
  %19 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %17, float 0xBFAAC795C0000000) #6
  %20 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %17, float 0xBFAAC795C0000000) #6
  %.06 = select i1 %.not1, float %20, float %19
  %21 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not2 = icmp eq i32 %21, 0
  %22 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06, float %17, float 0x3FC10B2820000000) #6
  %23 = tail call float @llvm.nvvm.fma.rn.f(float %.06, float %17, float 0x3FC10B2820000000) #6
  %.05 = select i1 %.not2, float %23, float %22
  %24 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not3 = icmp eq i32 %24, 0
  %25 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05, float %17, float 0xBFD5553DA0000000) #6
  %26 = tail call float @llvm.nvvm.fma.rn.f(float %.05, float %17, float 0xBFD5553DA0000000) #6
  %.0 = select i1 %.not3, float %26, float %25
  %27 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not4 = icmp eq i32 %27, 0
  %28 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0, float %17, float 0.000000e+00) #6
  %29 = tail call float @llvm.nvvm.fma.rn.f(float %.0, float %17, float 0.000000e+00) #6
  %.04 = select i1 %.not4, float %29, float %28
  %30 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not5 = icmp eq i32 %30, 0
  %31 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04, float %a, float %a) #6
  %32 = tail call float @llvm.nvvm.fma.rn.f(float %.04, float %a, float %a) #6
  %.02 = select i1 %.not5, float %32, float %31
  br label %33

33:                                               ; preds = %__internal_fmad.exit3, %__internal_fmad.exit1
  %s.1 = phi float [ %16, %__internal_fmad.exit1 ], [ %.02, %__internal_fmad.exit3 ]
  ret float %s.1
}

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { alwaysinline nounwind "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #6 = { nounwind }
attributes #7 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5, !5, !4}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!3 = !DIFile(filename: "cme3g5tdqcxnii4nza67xnu3racsfpqphy7gsf6jn44siiscj7ic.py", directory: "/tmp/torchinductor_zeus/me")
!4 = !{ptr @triton__0d1d2d3d4d5de6de, !"kernel", i32 1}
!5 = !{ptr @triton__0d1d2d3d4d5de6de, !"maxntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton__0d1d2d3d4d5de6de", linkageName: "triton__0d1d2d3d4d5de6de", scope: !3, file: !3, line: 18, type: !8, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 26, column: 26, scope: !7)
!11 = !DILocation(line: 23, column: 28, scope: !7)
!12 = !DILocation(line: 31, column: 40, scope: !7)
!13 = !DILocation(line: 31, column: 36, scope: !7)
!14 = !DILocation(line: 31, column: 30, scope: !7)
!15 = !DILocation(line: 31, column: 46, scope: !7)
!16 = !DILocation(line: 31, column: 67, scope: !7)
!17 = !DILocation(line: 32, column: 30, scope: !7)
!18 = !DILocation(line: 32, column: 46, scope: !7)
!19 = !DILocation(line: 32, column: 67, scope: !7)
!20 = !DILocation(line: 33, column: 31, scope: !7)
!21 = !DILocation(line: 33, column: 36, scope: !7)
!22 = !DILocation(line: 34, column: 31, scope: !7)
!23 = !DILocation(line: 34, column: 36, scope: !7)
!24 = !DILocation(line: 37, column: 18, scope: !7)
!25 = !DILocation(line: 39, column: 18, scope: !7)
!26 = !DILocation(line: 40, column: 24, scope: !7)
!27 = !{i32 21046}
!28 = !DILocation(line: 30, column: 18, scope: !7)
!29 = !DILocation(line: 41, column: 18, scope: !7)
!30 = !DILocation(line: 44, column: 20, scope: !7)
!31 = !DILocation(line: 50, column: 35, scope: !7)
!32 = !DILocation(line: 51, column: 19, scope: !7)
!33 = !DILocation(line: 53, column: 20, scope: !7)
!34 = !DILocation(line: 54, column: 19, scope: !7)
!35 = !DILocation(line: 55, column: 20, scope: !7)
!36 = !DILocation(line: 56, column: 19, scope: !7)
!37 = !DILocation(line: 233, column: 15, scope: !38, inlinedAt: !41)
!38 = distinct !DILexicalBlockFile(scope: !40, file: !39, discriminator: 0)
!39 = !DIFile(filename: "standard.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/triton/language")
!40 = distinct !DILexicalBlockFile(scope: !7, file: !39, discriminator: 0)
!41 = !DILocation(line: 243, column: 36, scope: !38, inlinedAt: !42)
!42 = !DILocation(line: 59, column: 59, scope: !38)
!43 = !DILocation(line: 243, column: 36, scope: !40, inlinedAt: !44)
!44 = !DILocation(line: 59, column: 59, scope: !40)
!45 = !DILocation(line: 8, column: 15, scope: !46, inlinedAt: !48)
!46 = distinct !DILexicalBlockFile(scope: !7, file: !47, discriminator: 0)
!47 = !DIFile(filename: "triton_helpers.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/torch/_inductor")
!48 = !DILocation(line: 59, column: 45, scope: !46)
!49 = !DILocation(line: 60, column: 20, scope: !7)
!50 = !DILocation(line: 61, column: 20, scope: !7)
!51 = !DILocation(line: 63, column: 20, scope: !7)
!52 = !DILocation(line: 66, column: 20, scope: !7)
!53 = !DILocation(line: 67, column: 20, scope: !7)
!54 = !DILocation(line: 68, column: 20, scope: !7)
!55 = !DILocation(line: 70, column: 20, scope: !7)
!56 = !DILocation(line: 71, column: 20, scope: !7)
!57 = !DILocation(line: 72, column: 25, scope: !7)
!58 = !DILocation(line: 72, column: 48, scope: !7)
!59 = !DILocation(line: 72, column: 4, scope: !7)
