# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../axi_gen_test.srcs/sources_1/imports/new/myclockgen.vhd" \
"../../../../axi_gen_test.srcs/sources_1/imports/new/axis-streamer.vhd" \

# Do not sort compile order
nosort
