{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498053315557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498053315559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 10:55:08 2017 " "Processing started: Wed Jun 21 10:55:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498053315559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498053315559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498053315559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1498053316278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sysid_1337.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_sysid_1337.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_sysid_1337 " "Found entity 1: final_sysid_1337" {  } { { "final/synthesis/submodules/final_sysid_1337.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_sysid_1337.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_switcher.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_switcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_switcher " "Found entity 1: final_switcher" {  } { { "final/synthesis/submodules/final_switcher.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_switcher.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_seven_segments " "Found entity 1: final_seven_segments" {  } { { "final/synthesis/submodules/final_seven_segments.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_seven_segments.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_rsp_xbar_mux_001 " "Found entity 1: final_rsp_xbar_mux_001" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_rsp_xbar_mux " "Found entity 1: final_rsp_xbar_mux" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_rsp_xbar_demux_002 " "Found entity 1: final_rsp_xbar_demux_002" {  } { { "final/synthesis/submodules/final_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_push_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_push_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_push_buttons " "Found entity 1: final_push_buttons" {  } { { "final/synthesis/submodules/final_push_buttons.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_push_buttons.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_onchip_memory " "Found entity 1: final_onchip_memory" {  } { { "final/synthesis/submodules/final_onchip_memory.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_test_bench " "Found entity 1: final_nios2_proc_test_bench" {  } { { "final/synthesis/submodules/final_nios2_proc_test_bench.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_oci_test_bench " "Found entity 1: final_nios2_proc_oci_test_bench" {  } { { "final/synthesis/submodules/final_nios2_proc_oci_test_bench.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_jtag_debug_module_wrapper " "Found entity 1: final_nios2_proc_jtag_debug_module_wrapper" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_jtag_debug_module_tck " "Found entity 1: final_nios2_proc_jtag_debug_module_tck" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_jtag_debug_module_sysclk " "Found entity 1: final_nios2_proc_jtag_debug_module_sysclk" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file final/synthesis/submodules/final_nios2_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_proc_register_bank_a_module " "Found entity 1: final_nios2_proc_register_bank_a_module" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios2_proc_register_bank_b_module " "Found entity 2: final_nios2_proc_register_bank_b_module" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios2_proc_nios2_oci_debug " "Found entity 3: final_nios2_proc_nios2_oci_debug" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios2_proc_ociram_sp_ram_module " "Found entity 4: final_nios2_proc_ociram_sp_ram_module" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_nios2_proc_nios2_ocimem " "Found entity 5: final_nios2_proc_nios2_ocimem" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_nios2_proc_nios2_avalon_reg " "Found entity 6: final_nios2_proc_nios2_avalon_reg" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_nios2_proc_nios2_oci_break " "Found entity 7: final_nios2_proc_nios2_oci_break" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_nios2_proc_nios2_oci_xbrk " "Found entity 8: final_nios2_proc_nios2_oci_xbrk" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_nios2_proc_nios2_oci_dbrk " "Found entity 9: final_nios2_proc_nios2_oci_dbrk" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_nios2_proc_nios2_oci_itrace " "Found entity 10: final_nios2_proc_nios2_oci_itrace" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_nios2_proc_nios2_oci_td_mode " "Found entity 11: final_nios2_proc_nios2_oci_td_mode" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_nios2_proc_nios2_oci_dtrace " "Found entity 12: final_nios2_proc_nios2_oci_dtrace" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_nios2_proc_nios2_oci_compute_tm_count " "Found entity 13: final_nios2_proc_nios2_oci_compute_tm_count" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_nios2_proc_nios2_oci_fifowp_inc " "Found entity 14: final_nios2_proc_nios2_oci_fifowp_inc" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_nios2_proc_nios2_oci_fifocount_inc " "Found entity 15: final_nios2_proc_nios2_oci_fifocount_inc" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_nios2_proc_nios2_oci_fifo " "Found entity 16: final_nios2_proc_nios2_oci_fifo" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_nios2_proc_nios2_oci_pib " "Found entity 17: final_nios2_proc_nios2_oci_pib" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_nios2_proc_nios2_oci_im " "Found entity 18: final_nios2_proc_nios2_oci_im" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_nios2_proc_nios2_performance_monitors " "Found entity 19: final_nios2_proc_nios2_performance_monitors" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_nios2_proc_nios2_oci " "Found entity 20: final_nios2_proc_nios2_oci" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_nios2_proc " "Found entity 21: final_nios2_proc" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_leds " "Found entity 1: final_leds" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_irq_mapper " "Found entity 1: final_irq_mapper" {  } { { "final/synthesis/submodules/final_irq_mapper.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_id_router_002.sv(48) " "Verilog HDL Declaration information at final_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_id_router_002.sv(49) " "Verilog HDL Declaration information at final_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_id_router_002_default_decode " "Found entity 1: final_id_router_002_default_decode" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316502 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_id_router_002 " "Found entity 2: final_id_router_002" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_id_router.sv(48) " "Verilog HDL Declaration information at final_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_id_router.sv(49) " "Verilog HDL Declaration information at final_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_id_router_default_decode " "Found entity 1: final_id_router_default_decode" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316507 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_id_router " "Found entity 2: final_id_router" {  } { { "final/synthesis/submodules/final_id_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_cmd_xbar_mux " "Found entity 1: final_cmd_xbar_mux" {  } { { "final/synthesis/submodules/final_cmd_xbar_mux.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_cmd_xbar_demux_001 " "Found entity 1: final_cmd_xbar_demux_001" {  } { { "final/synthesis/submodules/final_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_cmd_xbar_demux " "Found entity 1: final_cmd_xbar_demux" {  } { { "final/synthesis/submodules/final_cmd_xbar_demux.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_addr_router_001.sv(48) " "Verilog HDL Declaration information at final_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_addr_router_001.sv(49) " "Verilog HDL Declaration information at final_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_addr_router_001_default_decode " "Found entity 1: final_addr_router_001_default_decode" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316523 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_addr_router_001 " "Found entity 2: final_addr_router_001" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_addr_router.sv(48) " "Verilog HDL Declaration information at final_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_addr_router.sv(49) " "Verilog HDL Declaration information at final_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1498053316527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_addr_router_default_decode " "Found entity 1: final_addr_router_default_decode" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316528 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_addr_router " "Found entity 2: final_addr_router" {  } { { "final/synthesis/submodules/final_addr_router.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316563 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316569 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(6) " "Verilog HDL Declaration warning at final.v(6): \"final\" is SystemVerilog-2005 keyword" {  } { { "final/synthesis/final.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1498053316573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/final.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final/synthesis/final.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053316593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053316593 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(1567) " "Verilog HDL or VHDL warning at final_nios2_proc.v(1567): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498053316608 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(1569) " "Verilog HDL or VHDL warning at final_nios2_proc.v(1569): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498053316608 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(1725) " "Verilog HDL or VHDL warning at final_nios2_proc.v(1725): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498053316609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios2_proc.v(2553) " "Verilog HDL or VHDL warning at final_nios2_proc.v(2553): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1498053316615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498053316874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc final_nios2_proc:nios2_proc " "Elaborating entity \"final_nios2_proc\" for hierarchy \"final_nios2_proc:nios2_proc\"" {  } { { "final/synthesis/final.v" "nios2_proc" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_test_bench final_nios2_proc:nios2_proc\|final_nios2_proc_test_bench:the_final_nios2_proc_test_bench " "Elaborating entity \"final_nios2_proc_test_bench\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_test_bench:the_final_nios2_proc_test_bench\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_test_bench" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_register_bank_a_module final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a " "Elaborating entity \"final_nios2_proc_register_bank_a_module\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_register_bank_a" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053316988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_nios2_proc_rf_ram_a.mif " "Parameter \"init_file\" = \"final_nios2_proc_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053316989 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498053316989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffg1 " "Found entity 1: altsyncram_ffg1" {  } { { "db/altsyncram_ffg1.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_ffg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053317098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053317098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffg1 final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ffg1:auto_generated " "Elaborating entity \"altsyncram_ffg1\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_a_module:final_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ffg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_register_bank_b_module final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b " "Elaborating entity \"final_nios2_proc_register_bank_b_module\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_register_bank_b" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053317136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_nios2_proc_rf_ram_b.mif " "Parameter \"init_file\" = \"final_nios2_proc_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317137 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498053317137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfg1 " "Found entity 1: altsyncram_gfg1" {  } { { "db/altsyncram_gfg1.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_gfg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053317222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053317222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfg1 final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gfg1:auto_generated " "Elaborating entity \"altsyncram_gfg1\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_register_bank_b_module:final_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci " "Elaborating entity \"final_nios2_proc_nios2_oci\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_debug final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug " "Elaborating entity \"final_nios2_proc_nios2_oci_debug\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_debug" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altera_std_synchronizer" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053317282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317282 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498053317282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_ocimem final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem " "Elaborating entity \"final_nios2_proc_nios2_ocimem\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_ocimem" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_ociram_sp_ram_module final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram " "Elaborating entity \"final_nios2_proc_ociram_sp_ram_module\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_ociram_sp_ram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_nios2_proc_ociram_default_contents.mif " "Parameter \"init_file\" = \"final_nios2_proc_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317310 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498053317310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_js71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_js71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_js71 " "Found entity 1: altsyncram_js71" {  } { { "db/altsyncram_js71.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_js71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053317398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053317398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_js71 final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_js71:auto_generated " "Elaborating entity \"altsyncram_js71\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_ocimem:the_final_nios2_proc_nios2_ocimem\|final_nios2_proc_ociram_sp_ram_module:final_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_js71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_avalon_reg final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_avalon_reg:the_final_nios2_proc_nios2_avalon_reg " "Elaborating entity \"final_nios2_proc_nios2_avalon_reg\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_avalon_reg:the_final_nios2_proc_nios2_avalon_reg\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_avalon_reg" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_break final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_break:the_final_nios2_proc_nios2_oci_break " "Elaborating entity \"final_nios2_proc_nios2_oci_break\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_break:the_final_nios2_proc_nios2_oci_break\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_break" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_xbrk final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_xbrk:the_final_nios2_proc_nios2_oci_xbrk " "Elaborating entity \"final_nios2_proc_nios2_oci_xbrk\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_xbrk:the_final_nios2_proc_nios2_oci_xbrk\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_xbrk" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_dbrk final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dbrk:the_final_nios2_proc_nios2_oci_dbrk " "Elaborating entity \"final_nios2_proc_nios2_oci_dbrk\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dbrk:the_final_nios2_proc_nios2_oci_dbrk\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_dbrk" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_itrace final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_itrace:the_final_nios2_proc_nios2_oci_itrace " "Elaborating entity \"final_nios2_proc_nios2_oci_itrace\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_itrace:the_final_nios2_proc_nios2_oci_itrace\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_itrace" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_dtrace final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace " "Elaborating entity \"final_nios2_proc_nios2_oci_dtrace\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_dtrace" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_td_mode final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace\|final_nios2_proc_nios2_oci_td_mode:final_nios2_proc_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_nios2_proc_nios2_oci_td_mode\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_dtrace:the_final_nios2_proc_nios2_oci_dtrace\|final_nios2_proc_nios2_oci_td_mode:final_nios2_proc_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_fifo final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo " "Elaborating entity \"final_nios2_proc_nios2_oci_fifo\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_fifo" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_compute_tm_count final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_compute_tm_count:final_nios2_proc_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"final_nios2_proc_nios2_oci_compute_tm_count\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_compute_tm_count:final_nios2_proc_nios2_oci_compute_tm_count_tm_count\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_fifowp_inc final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifowp_inc:final_nios2_proc_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"final_nios2_proc_nios2_oci_fifowp_inc\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifowp_inc:final_nios2_proc_nios2_oci_fifowp_inc_fifowp\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_fifocount_inc final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifocount_inc:final_nios2_proc_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"final_nios2_proc_nios2_oci_fifocount_inc\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_nios2_oci_fifocount_inc:final_nios2_proc_nios2_oci_fifocount_inc_fifocount\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "final_nios2_proc_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_oci_test_bench final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_oci_test_bench:the_final_nios2_proc_oci_test_bench " "Elaborating entity \"final_nios2_proc_oci_test_bench\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_fifo:the_final_nios2_proc_nios2_oci_fifo\|final_nios2_proc_oci_test_bench:the_final_nios2_proc_oci_test_bench\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_oci_test_bench" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_pib final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_pib:the_final_nios2_proc_nios2_oci_pib " "Elaborating entity \"final_nios2_proc_nios2_oci_pib\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_pib:the_final_nios2_proc_nios2_oci_pib\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_pib" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_nios2_oci_im final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_im:the_final_nios2_proc_nios2_oci_im " "Elaborating entity \"final_nios2_proc_nios2_oci_im\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_im:the_final_nios2_proc_nios2_oci_im\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_nios2_oci_im" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_jtag_debug_module_wrapper final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper " "Elaborating entity \"final_nios2_proc_jtag_debug_module_wrapper\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\"" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "the_final_nios2_proc_jtag_debug_module_wrapper" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_jtag_debug_module_tck final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_tck:the_final_nios2_proc_jtag_debug_module_tck " "Elaborating entity \"final_nios2_proc_jtag_debug_module_tck\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_tck:the_final_nios2_proc_jtag_debug_module_tck\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "the_final_nios2_proc_jtag_debug_module_tck" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_nios2_proc_jtag_debug_module_sysclk final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_sysclk:the_final_nios2_proc_jtag_debug_module_sysclk " "Elaborating entity \"final_nios2_proc_jtag_debug_module_sysclk\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|final_nios2_proc_jtag_debug_module_sysclk:the_final_nios2_proc_jtag_debug_module_sysclk\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "the_final_nios2_proc_jtag_debug_module_sysclk" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "final_nios2_proc_jtag_debug_module_phy" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\"" {  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Instantiated megafunction \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317509 ""}  } { { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498053317509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_jtag_debug_module_wrapper:the_final_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_nios2_proc_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_onchip_memory final_onchip_memory:onchip_memory " "Elaborating entity \"final_onchip_memory\" for hierarchy \"final_onchip_memory:onchip_memory\"" {  } { { "final/synthesis/final.v" "onchip_memory" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_onchip_memory.v" "the_altsyncram" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "final/synthesis/submodules/final_onchip_memory.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_onchip_memory.hex " "Parameter \"init_file\" = \"final_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317529 ""}  } { { "final/synthesis/submodules/final_onchip_memory.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_onchip_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498053317529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhc1 " "Found entity 1: altsyncram_hhc1" {  } { { "db/altsyncram_hhc1.tdf" "" { Text "C:/altera/13.0/projeto/db/altsyncram_hhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498053317633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498053317633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhc1 final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hhc1:auto_generated " "Elaborating entity \"altsyncram_hhc1\" for hierarchy \"final_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_leds final_leds:leds " "Elaborating entity \"final_leds\" for hierarchy \"final_leds:leds\"" {  } { { "final/synthesis/final.v" "leds" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_seven_segments final_seven_segments:seven_segments " "Elaborating entity \"final_seven_segments\" for hierarchy \"final_seven_segments:seven_segments\"" {  } { { "final/synthesis/final.v" "seven_segments" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_sysid_1337 final_sysid_1337:sysid_1337 " "Elaborating entity \"final_sysid_1337\" for hierarchy \"final_sysid_1337:sysid_1337\"" {  } { { "final/synthesis/final.v" "sysid_1337" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_switcher final_switcher:switcher " "Elaborating entity \"final_switcher\" for hierarchy \"final_switcher:switcher\"" {  } { { "final/synthesis/final.v" "switcher" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data final_switcher.v(110) " "Verilog HDL or VHDL warning at final_switcher.v(110): object \"data\" assigned a value but never read" {  } { { "final/synthesis/submodules/final_switcher.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_switcher.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498053317659 "|final|final_switcher:switcher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_push_buttons final_push_buttons:push_buttons " "Elaborating entity \"final_push_buttons\" for hierarchy \"final_push_buttons:push_buttons\"" {  } { { "final/synthesis/final.v" "push_buttons" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data final_push_buttons.v(110) " "Verilog HDL or VHDL warning at final_push_buttons.v(110): object \"data\" assigned a value but never read" {  } { { "final/synthesis/submodules/final_push_buttons.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_push_buttons.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498053317664 "|final|final_push_buttons:push_buttons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "final/synthesis/final.v" "nios2_proc_instruction_master_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_proc_data_master_translator\"" {  } { { "final/synthesis/final.v" "nios2_proc_data_master_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator\"" {  } { { "final/synthesis/final.v" "nios2_proc_jtag_debug_module_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "final/synthesis/final.v" "onchip_memory_s1_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:leds_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:leds_avalon_parallel_port_slave_translator\"" {  } { { "final/synthesis/final.v" "leds_avalon_parallel_port_slave_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:sysid_1337_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:sysid_1337_control_slave_translator\"" {  } { { "final/synthesis/final.v" "sysid_1337_control_slave_translator" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_proc_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_proc_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "final/synthesis/final.v" "nios2_proc_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_proc_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_proc_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "final/synthesis/final.v" "nios2_proc_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "final/synthesis/final.v" "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "final/synthesis/final.v" "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router final_addr_router:addr_router " "Elaborating entity \"final_addr_router\" for hierarchy \"final_addr_router:addr_router\"" {  } { { "final/synthesis/final.v" "addr_router" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router_default_decode final_addr_router:addr_router\|final_addr_router_default_decode:the_default_decode " "Elaborating entity \"final_addr_router_default_decode\" for hierarchy \"final_addr_router:addr_router\|final_addr_router_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_addr_router.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router_001 final_addr_router_001:addr_router_001 " "Elaborating entity \"final_addr_router_001\" for hierarchy \"final_addr_router_001:addr_router_001\"" {  } { { "final/synthesis/final.v" "addr_router_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addr_router_001_default_decode final_addr_router_001:addr_router_001\|final_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"final_addr_router_001_default_decode\" for hierarchy \"final_addr_router_001:addr_router_001\|final_addr_router_001_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router final_id_router:id_router " "Elaborating entity \"final_id_router\" for hierarchy \"final_id_router:id_router\"" {  } { { "final/synthesis/final.v" "id_router" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router_default_decode final_id_router:id_router\|final_id_router_default_decode:the_default_decode " "Elaborating entity \"final_id_router_default_decode\" for hierarchy \"final_id_router:id_router\|final_id_router_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_id_router.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router_002 final_id_router_002:id_router_002 " "Elaborating entity \"final_id_router_002\" for hierarchy \"final_id_router_002:id_router_002\"" {  } { { "final/synthesis/final.v" "id_router_002" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_id_router_002_default_decode final_id_router_002:id_router_002\|final_id_router_002_default_decode:the_default_decode " "Elaborating entity \"final_id_router_002_default_decode\" for hierarchy \"final_id_router_002:id_router_002\|final_id_router_002_default_decode:the_default_decode\"" {  } { { "final/synthesis/submodules/final_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "final/synthesis/final.v" "rst_controller" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "final/synthesis/final.v" "rst_controller_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_cmd_xbar_demux final_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"final_cmd_xbar_demux\" for hierarchy \"final_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "final/synthesis/final.v" "cmd_xbar_demux" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_cmd_xbar_demux_001 final_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"final_cmd_xbar_demux_001\" for hierarchy \"final_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "final/synthesis/final.v" "cmd_xbar_demux_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_cmd_xbar_mux final_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"final_cmd_xbar_mux\" for hierarchy \"final_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "final/synthesis/final.v" "cmd_xbar_mux" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_rsp_xbar_demux_002 final_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"final_rsp_xbar_demux_002\" for hierarchy \"final_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "final/synthesis/final.v" "rsp_xbar_demux_002" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_rsp_xbar_mux final_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"final_rsp_xbar_mux\" for hierarchy \"final_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "final/synthesis/final.v" "rsp_xbar_mux" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_rsp_xbar_mux_001 final_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"final_rsp_xbar_mux_001\" for hierarchy \"final_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "final/synthesis/final.v" "rsp_xbar_mux_001" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final/synthesis/submodules/final_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_irq_mapper final_irq_mapper:irq_mapper " "Elaborating entity \"final_irq_mapper\" for hierarchy \"final_irq_mapper:irq_mapper\"" {  } { { "final/synthesis/final.v" "irq_mapper" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498053317926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1498053323731 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3740 -1 0 } } { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3167 -1 0 } } { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 4133 -1 0 } } { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1498053323975 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1498053323975 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498053326349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projeto/output_files/final.map.smsg " "Generated suppressed messages file C:/altera/13.0/projeto/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1498053326588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498053327264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498053327264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1770 " "Implemented 1770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498053327603 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498053327603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1610 " "Implemented 1610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498053327603 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1498053327603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498053327603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498053327682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 10:55:27 2017 " "Processing ended: Wed Jun 21 10:55:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498053327682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498053327682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498053327682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498053327682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498053335758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498053335759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 10:55:28 2017 " "Processing started: Wed Jun 21 10:55:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498053335759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498053335759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498053335759 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1498053335862 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1498053335862 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1498053335862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498053336132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498053336180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498053336229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498053336229 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498053336381 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498053337073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498053337073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498053337073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5833 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498053337080 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5834 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498053337080 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5835 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498053337080 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498053337080 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498053337090 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498053337621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1498053337621 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498053337621 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498053337621 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1498053337621 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1498053337621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498053337639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1498053337648 "|final|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1498053337695 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1498053337695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1498053337695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1498053337695 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1498053337695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337904 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "final/synthesis/final.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/final.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337905 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2337 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_nios2_proc:nios2_proc\|W_rf_wren " "Destination node final_nios2_proc:nios2_proc\|W_rf_wren" {  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 3700 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_nios2_proc:nios2_proc|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_nios2_proc:nios2_proc|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 3740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498053337905 ""}  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~2 " "Destination node final_leds:leds\|data~2" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~4 " "Destination node final_leds:leds\|data~4" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2545 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~5 " "Destination node final_leds:leds\|data~5" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~6 " "Destination node final_leds:leds\|data~6" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~7 " "Destination node final_leds:leds\|data~7" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2548 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~8 " "Destination node final_leds:leds\|data~8" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~9 " "Destination node final_leds:leds\|data~9" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2550 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_leds:leds\|data~10 " "Destination node final_leds:leds\|data~10" {  } { { "final/synthesis/submodules/final_leds.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_leds.v" 110 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_leds:leds|data~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_switcher:switcher\|readdata~0 " "Destination node final_switcher:switcher\|readdata~0" {  } { { "final/synthesis/submodules/final_switcher.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_switcher.v" 98 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_switcher:switcher|readdata~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 3231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_switcher:switcher\|readdata\[4\]~1 " "Destination node final_switcher:switcher\|readdata\[4\]~1" {  } { { "final/synthesis/submodules/final_switcher.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_switcher.v" 138 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_switcher:switcher|readdata[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 3232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1498053337906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498053337906 ""}  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 2260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5823 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337908 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498053337908 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5730 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5824 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498053337909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498053337909 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 5548 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|resetrequest  " "Automatically promoted node final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498053337910 ""}  } { { "final/synthesis/submodules/final_nios2_proc.v" "" { Text "C:/altera/13.0/projeto/final/synthesis/submodules/final_nios2_proc.v" 180 -1 0 } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_nios2_proc:nios2_proc\|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci\|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final_nios2_proc:nios2_proc|final_nios2_proc_nios2_oci:the_final_nios2_proc_nios2_oci|final_nios2_proc_nios2_oci_debug:the_final_nios2_proc_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0/projeto/" { { 0 { 0 ""} 0 1291 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498053337910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498053338295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498053338301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498053338301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498053338309 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498053338319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498053338326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498053338326 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498053338332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498053338383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1498053338388 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498053338388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498053338463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498053340719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498053341478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498053341505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498053342592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498053342592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498053343029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0/projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1498053345401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498053345401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498053345833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1498053345837 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1498053345837 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498053345837 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1498053345960 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498053345968 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[0\] 0 " "Pin \"leds_external_interface_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[1\] 0 " "Pin \"leds_external_interface_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[2\] 0 " "Pin \"leds_external_interface_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[3\] 0 " "Pin \"leds_external_interface_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[4\] 0 " "Pin \"leds_external_interface_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[5\] 0 " "Pin \"leds_external_interface_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[6\] 0 " "Pin \"leds_external_interface_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds_external_interface_export\[7\] 0 " "Pin \"leds_external_interface_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[0\] 0 " "Pin \"seven_segments_external_interface_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[1\] 0 " "Pin \"seven_segments_external_interface_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[2\] 0 " "Pin \"seven_segments_external_interface_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[3\] 0 " "Pin \"seven_segments_external_interface_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[4\] 0 " "Pin \"seven_segments_external_interface_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[5\] 0 " "Pin \"seven_segments_external_interface_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_segments_external_interface_export\[6\] 0 " "Pin \"seven_segments_external_interface_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498053346026 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1498053346026 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498053346605 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498053346784 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498053347437 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498053347989 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498053348033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/projeto/output_files/final.fit.smsg " "Generated suppressed messages file C:/altera/13.0/projeto/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498053348467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498053349256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 10:55:49 2017 " "Processing ended: Wed Jun 21 10:55:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498053349256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498053349256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498053349256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498053349256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498053357153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498053357155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 10:55:50 2017 " "Processing started: Wed Jun 21 10:55:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498053357155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498053357155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498053357155 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498053359012 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498053359115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498053359775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 10:55:59 2017 " "Processing ended: Wed Jun 21 10:55:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498053359775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498053359775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498053359775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498053359775 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498053360661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498053368011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 10:56:00 2017 " "Processing started: Wed Jun 21 10:56:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498053368012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498053368012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498053368012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1498053368102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1498053368332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498053368393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1498053368393 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368726 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1498053368726 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368726 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368726 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1498053368726 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1498053368726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1498053368739 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498053368746 "|final|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1498053368762 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1498053368787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498053368828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498053368828 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1498053368858 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1498053368861 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1498053368973 "|final|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053368995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1498053369000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498053369004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498053369004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1498053369004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1498053369004 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1498053369025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498053369052 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1498053369052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498053369174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 10:56:09 2017 " "Processing ended: Wed Jun 21 10:56:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498053369174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498053369174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498053369174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498053369174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498053377067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498053377069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 10:56:10 2017 " "Processing started: Wed Jun 21 10:56:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498053377069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498053377069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498053377069 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "final.vho\", \"final_fast.vho final_vhd.sdo final_vhd_fast.sdo C:/altera/13.0/projeto/simulation/modelsim/ simulation " "Generated files \"final.vho\", \"final_fast.vho\", \"final_vhd.sdo\" and \"final_vhd_fast.sdo\" in directory \"C:/altera/13.0/projeto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1498053378982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498053379165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 10:56:19 2017 " "Processing ended: Wed Jun 21 10:56:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498053379165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498053379165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498053379165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498053379165 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498053379853 ""}
