// Seed: 742737998
`define pp_8 0
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input logic id_7
);
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  assign id_3 = id_11;
  logic id_13;
endmodule
module module_1 (
    input logic id_0,
    output id_1
);
  reg id_8;
  assign id_2[1+:1'd0] = 1;
  logic id_9;
  always begin
    id_1 <= id_8;
  end
  assign id_8 = 1;
  type_13(
      id_3, id_7
  );
  assign id_9 = id_9;
endmodule
