// Seed: 2375111303
module module_0 (
    input supply1 id_0
);
  assign id_2 = 1'b0;
  wire id_3;
  wand id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   id_3,
    output wor   id_4,
    input  uwire id_5,
    output uwire id_6,
    input  uwire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (id_2);
  wire id_12;
  assign id_6 = id_5;
  wire  id_13;
  wire  id_14;
  uwire id_15 = (1);
endmodule
