`timescale 1ns/1ns

module \ttl-to-ecl-in  (bd, bd_ecl, trans_ie, trans_oe );
// generated by  HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009
// on Fri Dec 02 10:07:58 2011
// from tubii_lib/TTL-TO-ECL-IN/sch_1

  inout [7:0] bd;
  inout [7:0] bd_ecl;
  inout  trans_ie;
  inout  trans_oe;
  // global signal glbl.vcc;
  // global signal glbl.vtt;

  wire [7:0] load;
  wire  unnamed_1_10h124_i10_a;
  wire  unnamed_1_10h124_i10_y;
  wire  unnamed_1_10h124_i11_a;
  wire  unnamed_1_10h124_i11_y;
  wire  unnamed_1_10h124_i3_a;
  wire  unnamed_1_10h124_i3_y;
  wire  unnamed_1_10h124_i5_a;
  wire  unnamed_1_10h124_i5_y;
  wire  unnamed_1_10h124_i6_a;
  wire  unnamed_1_10h124_i6_y;
  wire  unnamed_1_10h124_i7_a;
  wire  unnamed_1_10h124_i7_y;
  wire  unnamed_1_10h124_i8_a;
  wire  unnamed_1_10h124_i8_y;
  wire  unnamed_1_10h124_i9_a;
  wire  unnamed_1_10h124_i9_y;
  wire  unnamed_1_f06_i1_y;

  wire [7:0] page1_bd_ecl;
  wire  vcc;
  wire  page1_vcc;
  wire  vtt;
  wire  page1_vtt;

  assign page1_bd_ecl[0:0] = bd_ecl[0:0];
  assign page1_bd_ecl[1:1] = bd_ecl[1:1];
  assign page1_bd_ecl[2:2] = bd_ecl[2:2];
  assign page1_bd_ecl[3:3] = bd_ecl[3:3];
  assign page1_bd_ecl[4:4] = bd_ecl[4:4];
  assign page1_bd_ecl[5:5] = bd_ecl[5:5];
  assign page1_bd_ecl[6:6] = bd_ecl[6:6];
  assign page1_bd_ecl[7:7] = bd_ecl[7:7];
  assign page1_bd_ecl[7:0] = bd_ecl[7:0];
  assign vcc = glbl.vcc;
  assign page1_vcc = vcc;
  assign vtt = glbl.vtt;
  assign page1_vtt = vtt;
  assign unnamed_1_10h124_i10_a = load[7:7];
  assign unnamed_1_10h124_i10_y = bd_ecl[7:7];
  assign unnamed_1_10h124_i11_a = load[0:0];
  assign unnamed_1_10h124_i11_y = bd_ecl[0:0];
  assign unnamed_1_10h124_i3_a = load[1:1];
  assign unnamed_1_10h124_i3_y = bd_ecl[1:1];
  assign unnamed_1_10h124_i5_a = load[2:2];
  assign unnamed_1_10h124_i5_y = bd_ecl[2:2];
  assign unnamed_1_10h124_i6_a = load[3:3];
  assign unnamed_1_10h124_i6_y = bd_ecl[3:3];
  assign unnamed_1_10h124_i7_a = load[4:4];
  assign unnamed_1_10h124_i7_y = bd_ecl[4:4];
  assign unnamed_1_10h124_i8_a = load[5:5];
  assign unnamed_1_10h124_i8_y = bd_ecl[5:5];
  assign unnamed_1_10h124_i9_a = load[6:6];
  assign unnamed_1_10h124_i9_y = bd_ecl[6:6];

// begin instances 

  f06 page1_i1  (.a(trans_oe),
	.\y* (unnamed_1_f06_i1_y));
  defparam page1_i1.size = 1;

  hc574f page1_i2  (.ck(trans_ie),
	.d(bd[7:0]),
	.\oe* (unnamed_1_f06_i1_y),
	.q(load[7:0]));

  \10h124  page1_i3  (.a(unnamed_1_10h124_i3_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i3_y),
	.\y* (/* unconnected */));
  defparam page1_i3.size = 1;

  \10h124  page1_i5  (.a(unnamed_1_10h124_i5_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i5_y),
	.\y* (/* unconnected */));
  defparam page1_i5.size = 1;

  \10h124  page1_i6  (.a(unnamed_1_10h124_i6_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i6_y),
	.\y* (/* unconnected */));
  defparam page1_i6.size = 1;

  \10h124  page1_i7  (.a(unnamed_1_10h124_i7_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i7_y),
	.\y* (/* unconnected */));
  defparam page1_i7.size = 1;

  \10h124  page1_i8  (.a(unnamed_1_10h124_i8_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i8_y),
	.\y* (/* unconnected */));
  defparam page1_i8.size = 1;

  \10h124  page1_i9  (.a(unnamed_1_10h124_i9_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i9_y),
	.\y* (/* unconnected */));
  defparam page1_i9.size = 1;

  \10h124  page1_i10  (.a(unnamed_1_10h124_i10_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i10_y),
	.\y* (/* unconnected */));
  defparam page1_i10.size = 1;

  \10h124  page1_i11  (.a(unnamed_1_10h124_i11_a),
	.e(glbl.vcc),
	.y(unnamed_1_10h124_i11_y),
	.\y* (/* unconnected */));
  defparam page1_i11.size = 1;

  rsmd0805 page1_i13  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i7_y));

  rsmd0805 page1_i14  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i8_y));

  rsmd0805 page1_i15  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i9_y));

  rsmd0805 page1_i16  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i10_y));

  rsmd0805 page1_i17  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i6_y));

  rsmd0805 page1_i18  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i5_y));

  rsmd0805 page1_i19  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i3_y));

  rsmd0805 page1_i20  (.a({glbl.vtt}),
	.b(unnamed_1_10h124_i11_y));

endmodule // \ttl-to-ecl-in (sch_1) 
