// Seed: 214977161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output tri0 id_2;
  output wire id_1;
  wire id_6;
  assign id_2 = | -1 < id_5;
  wire [-1 : 1] \id_7 ;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    output logic id_0,
    output logic id_1
);
  assign id_1 = -1;
  wire _id_3;
  always
    while (-1)
      for (id_1 = 1'b0; id_3; id_1 = id_3 * id_3 * 1 - id_3) begin : LABEL_0
        id_0 <= -1;
      end
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [id_3 : id_3] id_5;
endmodule
