Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Apr 13 18:58:57 2022
| Host         : uberbertha running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
HPDR-2     Warning           Port pin INOUT inconsistency                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (1026)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1026)
---------------------------------
 There are 1026 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.576        0.000                      0                 2183        0.034        0.000                      0                 2183        3.000        0.000                       0                  1034  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk100M               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen    {0.000 5.000}        10.000          100.000         
  core_clk_clk_gen    {0.000 50.000}       100.000         10.000          
  mem_clk_clk_gen     {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen_1  {0.000 5.000}        10.000          100.000         
  core_clk_clk_gen_1  {0.000 50.000}       100.000         10.000          
  mem_clk_clk_gen_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_gen                                                                                                                                                      7.845        0.000                       0                     3  
  core_clk_clk_gen         33.576        0.000                      0                 1268        0.160        0.000                      0                 1268       49.500        0.000                       0                   924  
  mem_clk_clk_gen          48.347        0.000                      0                    8        0.189        0.000                      0                    8       24.500        0.000                       0                   106  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clkfbout_clk_gen_1                                                                                                                                                    7.845        0.000                       0                     3  
  core_clk_clk_gen_1       33.580        0.000                      0                 1268        0.160        0.000                      0                 1268       49.500        0.000                       0                   924  
  mem_clk_clk_gen_1        48.351        0.000                      0                    8        0.189        0.000                      0                    8       24.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mem_clk_clk_gen     core_clk_clk_gen         41.303        0.000                      0                   58        0.313        0.000                      0                   58  
core_clk_clk_gen_1  core_clk_clk_gen         33.576        0.000                      0                 1268        0.049        0.000                      0                 1268  
mem_clk_clk_gen_1   core_clk_clk_gen         41.303        0.000                      0                   58        0.313        0.000                      0                   58  
core_clk_clk_gen    mem_clk_clk_gen          36.658        0.000                      0                  893        0.034        0.000                      0                  893  
core_clk_clk_gen_1  mem_clk_clk_gen          36.663        0.000                      0                  893        0.039        0.000                      0                  893  
mem_clk_clk_gen_1   mem_clk_clk_gen          48.347        0.000                      0                    8        0.091        0.000                      0                    8  
core_clk_clk_gen    core_clk_clk_gen_1       33.576        0.000                      0                 1268        0.049        0.000                      0                 1268  
mem_clk_clk_gen     core_clk_clk_gen_1       41.307        0.000                      0                   58        0.318        0.000                      0                   58  
mem_clk_clk_gen_1   core_clk_clk_gen_1       41.307        0.000                      0                   58        0.318        0.000                      0                   58  
core_clk_clk_gen    mem_clk_clk_gen_1        36.658        0.000                      0                  893        0.034        0.000                      0                  893  
mem_clk_clk_gen     mem_clk_clk_gen_1        48.347        0.000                      0                    8        0.091        0.000                      0                    8  
core_clk_clk_gen_1  mem_clk_clk_gen_1        36.663        0.000                      0                  893        0.039        0.000                      0                  893  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.576ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 4.855ns (29.662%)  route 11.513ns (70.338%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.629    14.048    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.172 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.517    14.689    hazard_unit/state[0]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.813 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.813    hazard_unit/next_state[0]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.084    48.389    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.389    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                 33.576    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 4.855ns (30.206%)  route 11.218ns (69.794%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.347    13.766    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.504    14.394    hazard_unit/state[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.518 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.518    hazard_unit/state[2]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.414    
                         clock uncertainty           -0.111    48.304    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.082    48.386    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             33.971ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 4.855ns (30.392%)  route 11.120ns (69.608%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.442    13.861    hazard_unit/take_branch_target
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.311    14.296    hazard_unit/state[1]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.420 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.420    hazard_unit/next_state[1]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.086    48.391    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.391    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                 33.971    

Slack (MET) :             34.444ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        15.448ns  (logic 4.731ns (30.626%)  route 10.717ns (69.374%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.350    13.769    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.893 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    13.893    hazard_unit/next_state[3]
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.032    48.337    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.337    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                 34.444    

Slack (MET) :             43.587ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.704ns (11.156%)  route 5.607ns (88.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 47.878 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.842     4.636    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.760 r  pipeline/reg_file/reg_file[16][2]_i_1/O
                         net (fo=1, routed)           0.000     4.760    pipeline/reg_file/reg_file[16][2]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.447    47.878    pipeline/reg_file/clock
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.425    
                         clock uncertainty           -0.111    48.315    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032    48.347    pipeline/reg_file/reg_file_reg[16][2]
  -------------------------------------------------------------------
                         required time                         48.347    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 43.587    

Slack (MET) :             43.664ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.704ns (11.306%)  route 5.523ns (88.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.758     4.552    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.676 r  pipeline/reg_file/reg_file[16][3]_i_1/O
                         net (fo=1, routed)           0.000     4.676    pipeline/reg_file/reg_file[16][3]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.111    48.306    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.034    48.340    pipeline/reg_file/reg_file_reg[16][3]
  -------------------------------------------------------------------
                         required time                         48.340    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.664    

Slack (MET) :             43.716ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][6]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.704ns (11.415%)  route 5.463ns (88.585%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.699     4.493    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.617 r  pipeline/reg_file/reg_file[16][6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    pipeline/reg_file/reg_file[16][6]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.111    48.299    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.034    48.333    pipeline/reg_file/reg_file_reg[16][6]
  -------------------------------------------------------------------
                         required time                         48.333    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 43.716    

Slack (MET) :             43.727ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.704ns (11.433%)  route 5.453ns (88.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.689     4.483    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  pipeline/reg_file/reg_file[16][7]_i_1/O
                         net (fo=1, routed)           0.000     4.607    pipeline/reg_file/reg_file[16][7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.446    47.877    pipeline/reg_file/clock
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.034    48.334    pipeline/reg_file/reg_file_reg[16][7]
  -------------------------------------------------------------------
                         required time                         48.334    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 43.727    

Slack (MET) :             43.884ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.704ns (11.725%)  route 5.300ns (88.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.536     4.330    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.454 r  pipeline/reg_file/reg_file[16][1]_i_1/O
                         net (fo=1, routed)           0.000     4.454    pipeline/reg_file/reg_file[16][1]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.111    48.306    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.032    48.338    pipeline/reg_file/reg_file_reg[16][1]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 43.884    

Slack (MET) :             43.934ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[26][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.704ns (11.837%)  route 5.243ns (88.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.590     2.495    pipeline/reg_file/wr_en[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.124     2.619 r  pipeline/reg_file/reg_file[26][7]_i_3/O
                         net (fo=8, routed)           1.654     4.273    pipeline/reg_file/reg_file[26][7]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.397 r  pipeline/reg_file/reg_file[26][7]_i_1/O
                         net (fo=1, routed)           0.000     4.397    pipeline/reg_file/reg_file[26][7]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.111    48.299    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032    48.331    pipeline/reg_file/reg_file_reg[26][7]
  -------------------------------------------------------------------
                         required time                         48.331    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 43.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.882    sys_clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[5]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/C
                         clock pessimism              0.412    -0.514    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.076    -0.438    pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[0]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/C
                         clock pessimism              0.412    -0.514    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.075    -0.439    pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.164ns (70.255%)  route 0.069ns (29.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/mem_wb_register/data_bot_out_reg[6]/Q
                         net (fo=38, routed)          0.069    -0.289    pipeline/mem_wb_register/data_bot_out[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.837    -0.917    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/C
                         clock pessimism              0.395    -0.522    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.060    -0.462    pipeline/mem_wb_register/data_tm1_bot_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.919    sys_clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/return_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/call_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.555    -0.533    pipeline/if_id_register/clock
    SLICE_X35Y31         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pipeline/if_id_register/return_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.276    pipeline/id_ex_register/call_addr_in[4]
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.822    -0.932    pipeline/id_ex_register/clock
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/C
                         clock pessimism              0.412    -0.520    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.063    -0.457    pipeline/id_ex_register/call_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X49Y45         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/instruction_out_reg[13]/Q
                         net (fo=78, routed)          0.131    -0.250    pipeline/mem_wb_register/instruction_in[13]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/C
                         clock pessimism              0.412    -0.506    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.075    -0.431    pipeline/mem_wb_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.272    pipeline/id_ex_register/mem_ptr_ctl_signals[6]
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.827    -0.927    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/C
                         clock pessimism              0.398    -0.529    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.071    -0.458    pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/mem_wb_register/data_bot_out_reg[5]/Q
                         net (fo=38, routed)          0.132    -0.249    pipeline/mem_wb_register/data_bot_out[5]
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                         clock pessimism              0.412    -0.506    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.070    -0.436    pipeline/mem_wb_register/data_tm1_bot_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y35         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/Q
                         net (fo=3, routed)           0.134    -0.251    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/C
                         clock pessimism              0.412    -0.511    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.072    -0.439    pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y31     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y31     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y30     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y31     hazard_unit/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y31     int_controller/interrupt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y30     int_controller/ioeint_t_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       48.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.347ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.896    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                 48.347    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.882    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.882    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.883    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.629ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -1.718    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.911    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.911    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                 48.629    

Slack (MET) :             48.753ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.653    -1.645    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.108    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.108    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                 48.753    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.105    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.101    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.101    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.881    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.881    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.640    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.867    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.866    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.566    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.864    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.612    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.925    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.925    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y9      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y10     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y6      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y7      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_1
  To Clock:  clkfbout_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       33.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.580ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 4.855ns (29.662%)  route 11.513ns (70.338%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.629    14.048    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.172 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.517    14.689    hazard_unit/state[0]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.813 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.813    hazard_unit/next_state[0]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.106    48.309    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.084    48.393    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.393    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                 33.580    

Slack (MET) :             33.872ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 4.855ns (30.206%)  route 11.218ns (69.794%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.347    13.766    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.504    14.394    hazard_unit/state[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.518 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.518    hazard_unit/state[2]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.414    
                         clock uncertainty           -0.106    48.308    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.082    48.390    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.390    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                 33.872    

Slack (MET) :             33.975ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 4.855ns (30.392%)  route 11.120ns (69.608%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.442    13.861    hazard_unit/take_branch_target
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.311    14.296    hazard_unit/state[1]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.420 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.420    hazard_unit/next_state[1]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.106    48.309    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.086    48.395    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.396    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                 33.975    

Slack (MET) :             34.448ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        15.448ns  (logic 4.731ns (30.626%)  route 10.717ns (69.374%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.350    13.769    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.893 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    13.893    hazard_unit/next_state[3]
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.106    48.309    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.032    48.341    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.341    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                 34.448    

Slack (MET) :             43.591ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.704ns (11.156%)  route 5.607ns (88.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 47.878 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.842     4.636    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.760 r  pipeline/reg_file/reg_file[16][2]_i_1/O
                         net (fo=1, routed)           0.000     4.760    pipeline/reg_file/reg_file[16][2]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.447    47.878    pipeline/reg_file/clock
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.425    
                         clock uncertainty           -0.106    48.319    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032    48.351    pipeline/reg_file/reg_file_reg[16][2]
  -------------------------------------------------------------------
                         required time                         48.351    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 43.591    

Slack (MET) :             43.668ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.704ns (11.306%)  route 5.523ns (88.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.758     4.552    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.676 r  pipeline/reg_file/reg_file[16][3]_i_1/O
                         net (fo=1, routed)           0.000     4.676    pipeline/reg_file/reg_file[16][3]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.106    48.310    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.034    48.344    pipeline/reg_file/reg_file_reg[16][3]
  -------------------------------------------------------------------
                         required time                         48.344    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.668    

Slack (MET) :             43.721ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][6]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.704ns (11.415%)  route 5.463ns (88.585%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.699     4.493    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.617 r  pipeline/reg_file/reg_file[16][6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    pipeline/reg_file/reg_file[16][6]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.106    48.303    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.034    48.337    pipeline/reg_file/reg_file_reg[16][6]
  -------------------------------------------------------------------
                         required time                         48.337    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 43.721    

Slack (MET) :             43.732ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.704ns (11.433%)  route 5.453ns (88.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.689     4.483    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  pipeline/reg_file/reg_file[16][7]_i_1/O
                         net (fo=1, routed)           0.000     4.607    pipeline/reg_file/reg_file[16][7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.446    47.877    pipeline/reg_file/clock
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.106    48.304    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.034    48.338    pipeline/reg_file/reg_file_reg[16][7]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 43.732    

Slack (MET) :             43.889ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.704ns (11.725%)  route 5.300ns (88.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.536     4.330    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.454 r  pipeline/reg_file/reg_file[16][1]_i_1/O
                         net (fo=1, routed)           0.000     4.454    pipeline/reg_file/reg_file[16][1]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.106    48.310    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.032    48.342    pipeline/reg_file/reg_file_reg[16][1]
  -------------------------------------------------------------------
                         required time                         48.342    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 43.889    

Slack (MET) :             43.939ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[26][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.704ns (11.837%)  route 5.243ns (88.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.590     2.495    pipeline/reg_file/wr_en[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.124     2.619 r  pipeline/reg_file/reg_file[26][7]_i_3/O
                         net (fo=8, routed)           1.654     4.273    pipeline/reg_file/reg_file[26][7]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.397 r  pipeline/reg_file/reg_file[26][7]_i_1/O
                         net (fo=1, routed)           0.000     4.397    pipeline/reg_file/reg_file[26][7]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.106    48.303    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032    48.335    pipeline/reg_file/reg_file_reg[26][7]
  -------------------------------------------------------------------
                         required time                         48.335    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 43.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.882    sys_clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[5]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/C
                         clock pessimism              0.412    -0.514    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.076    -0.438    pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[0]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/C
                         clock pessimism              0.412    -0.514    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.075    -0.439    pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.164ns (70.255%)  route 0.069ns (29.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/mem_wb_register/data_bot_out_reg[6]/Q
                         net (fo=38, routed)          0.069    -0.289    pipeline/mem_wb_register/data_bot_out[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.837    -0.917    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/C
                         clock pessimism              0.395    -0.522    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.060    -0.462    pipeline/mem_wb_register/data_tm1_bot_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.919    sys_clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/return_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/call_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.555    -0.533    pipeline/if_id_register/clock
    SLICE_X35Y31         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pipeline/if_id_register/return_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.276    pipeline/id_ex_register/call_addr_in[4]
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.822    -0.932    pipeline/id_ex_register/clock
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/C
                         clock pessimism              0.412    -0.520    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.063    -0.457    pipeline/id_ex_register/call_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X49Y45         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/instruction_out_reg[13]/Q
                         net (fo=78, routed)          0.131    -0.250    pipeline/mem_wb_register/instruction_in[13]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/C
                         clock pessimism              0.412    -0.506    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.075    -0.431    pipeline/mem_wb_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.272    pipeline/id_ex_register/mem_ptr_ctl_signals[6]
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.827    -0.927    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/C
                         clock pessimism              0.398    -0.529    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.071    -0.458    pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/mem_wb_register/data_bot_out_reg[5]/Q
                         net (fo=38, routed)          0.132    -0.249    pipeline/mem_wb_register/data_bot_out[5]
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                         clock pessimism              0.412    -0.506    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.070    -0.436    pipeline/mem_wb_register/data_tm1_bot_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y35         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/Q
                         net (fo=3, routed)           0.134    -0.251    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/C
                         clock pessimism              0.412    -0.511    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.072    -0.439    pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y31     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y31     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y30     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y31     hazard_unit/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y31     int_controller/interrupt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y30     int_controller/ioeint_t_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y31     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y30     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y31     hazard_unit/state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y31     int_controller/int_vec_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       48.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.351ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.896    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.094    46.613    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.454    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.454    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                 48.351    

Slack (MET) :             48.614ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.886    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.886    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.614    

Slack (MET) :             48.615ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.887    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.887    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.615    

Slack (MET) :             48.633ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -1.718    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.915    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.915    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                 48.633    

Slack (MET) :             48.757ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.653    -1.645    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.112    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.112    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                 48.757    

Slack (MET) :             48.771ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.109    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.109    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.771    

Slack (MET) :             48.780ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.105    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.780    

Slack (MET) :             49.062ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.885    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.885    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.640    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.867    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.866    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.566    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.864    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.612    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.925    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.925    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y9      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y10     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y6      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y7      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y40     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y38     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y15     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y13     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       41.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.303ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.302ns  (logic 3.442ns (41.460%)  route 4.860ns (58.540%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.042    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    53.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I1_O)      0.088    53.410 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.253    54.663    mem_buffer/prog_mem_doutb[6]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.319    54.982 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.781    55.762    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    55.886 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.785    56.671    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.795 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.795    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.231    98.021    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.077    98.098    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.098    
                         arrival time                         -56.795    
  -------------------------------------------------------------------
                         slack                                 41.303    

Slack (MET) :             41.318ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.290ns  (logic 3.484ns (42.024%)  route 4.806ns (57.976%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.249    53.191    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[0]
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.315 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.315    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.553 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.553    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.657 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.968    55.625    mem_buffer/prog_mem_doutb[0]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.941 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.425    56.366    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.490 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.654    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.778 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.778    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.077    98.097    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.097    
                         arrival time                         -56.778    
  -------------------------------------------------------------------
                         slack                                 41.318    

Slack (MET) :             41.329ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.231ns  (logic 3.484ns (42.328%)  route 4.747ns (57.672%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 97.881 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.625    53.567    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[3]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.691 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.691    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.932 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.932    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    54.030 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.237    55.267    mem_buffer/prog_mem_doutb[3]
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.319    55.586 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.583    56.169    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.293 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.302    56.595    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.719 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.719    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.450    97.881    pipeline/mem_wb_register/clock
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.249    
                         clock uncertainty           -0.231    98.019    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.029    98.048    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.048    
                         arrival time                         -56.719    
  -------------------------------------------------------------------
                         slack                                 41.329    

Slack (MET) :             41.441ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.120ns  (logic 3.484ns (42.908%)  route 4.636ns (57.092%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.021    52.963    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[1]
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124    53.087 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.087    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    53.328 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.328    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    53.426 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.721    55.147    mem_buffer/prog_mem_doutb[1]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.466 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.491    55.957    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.081 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.402    56.484    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.608 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.608    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029    98.049    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.608    
  -------------------------------------------------------------------
                         slack                                 41.441    

Slack (MET) :             41.463ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.484ns (43.013%)  route 4.616ns (56.987%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.435    53.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[4]
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.501 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.501    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X52Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    53.742 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.742    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X52Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    53.840 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.243    55.083    mem_buffer/prog_mem_doutb[4]
    SLICE_X52Y35         LUT6 (Prop_lut6_I2_O)        0.319    55.402 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.646    56.047    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.171 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.464    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.588 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.588    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.031    98.051    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.051    
                         arrival time                         -56.588    
  -------------------------------------------------------------------
                         slack                                 41.463    

Slack (MET) :             41.474ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.087ns  (logic 3.484ns (43.083%)  route 4.603ns (56.917%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.001    52.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[5]
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.067 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.067    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.308 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.308    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    53.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.677    55.084    mem_buffer/prog_mem_doutb[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.403 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.161    55.563    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.687 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.763    56.451    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I4_O)        0.124    56.575 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.575    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)        0.029    98.049    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.575    
  -------------------------------------------------------------------
                         slack                                 41.474    

Slack (MET) :             41.903ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.658ns  (logic 3.484ns (45.494%)  route 4.174ns (54.506%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.318    53.260    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.384 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.622 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.622    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X53Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.726 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.020    54.746    mem_buffer/prog_mem_doutb[2]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.062 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.284    55.346    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.470 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.552    56.022    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X51Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.146 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.146    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.029    98.049    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.146    
  -------------------------------------------------------------------
                         slack                                 41.903    

Slack (MET) :             42.015ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.541ns  (logic 3.448ns (45.722%)  route 4.093ns (54.278%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.277    53.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[95]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    53.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X51Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    53.560 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.560    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X51Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    53.654 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.886    54.540    mem_buffer/prog_mem_doutb[7]
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.316    54.856 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.492    55.348    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.472 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.438    55.910    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.034 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.034    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.231    98.021    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.029    98.050    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.050    
                         arrival time                         -56.034    
  -------------------------------------------------------------------
                         slack                                 42.015    

Slack (MET) :             42.102ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.490ns  (logic 3.228ns (43.096%)  route 4.262ns (56.904%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           2.538    53.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[8]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.607 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.607    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    53.819 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.819    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X49Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    53.913 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.724    55.637    pipeline/fetch_inst_word_sel_mux/mem_inst_word[8]
    SLICE_X49Y30         LUT2 (Prop_lut2_I0_O)        0.344    55.981 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[8]_INST_0/O
                         net (fo=1, routed)           0.000    55.981    pipeline/if_id_register/instruction_in[8]
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.440    97.871    pipeline/if_id_register/clock
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075    98.084    pipeline/if_id_register/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         98.084    
                         arrival time                         -55.981    
  -------------------------------------------------------------------
                         slack                                 42.102    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.051ns  (logic 3.200ns (45.381%)  route 3.851ns (54.619%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 97.872 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.121    53.066    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[1]
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    53.190 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.190    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.402    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    53.496 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.730    55.226    pipeline/fetch_inst_word_sel_mux/mem_inst_word[1]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.316    55.542 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[1]_INST_0/O
                         net (fo=1, routed)           0.000    55.542    pipeline/if_id_register/instruction_in[1]
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.441    97.872    pipeline/if_id_register/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
                         clock pessimism              0.368    98.240    
                         clock uncertainty           -0.231    98.010    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    98.041    pipeline/if_id_register/instruction_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.041    
                         arrival time                         -55.542    
  -------------------------------------------------------------------
                         slack                                 42.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.337ns (35.024%)  route 0.625ns (64.976%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.156    -0.230    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y16         MUXF8 (Prop_muxf8_S_O)       0.080    -0.150 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.469     0.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.116     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[26]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.107     0.122    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.357ns (37.345%)  route 0.599ns (62.655%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.191    -0.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.109 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.109    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.090 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.408     0.318    pipeline/fetch_inst_word_sel_mux/mem_inst_word[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.430 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.430    pipeline/if_id_register/instruction_in[0]
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.105    pipeline/if_id_register/instruction_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.299ns (30.355%)  route 0.686ns (69.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.256    -0.103    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.058 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.146     0.088    mem_buffer/frame_buf_douta[10]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.133 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.284     0.417    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.462 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.462    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.231     0.022    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.092     0.114    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.357ns (36.371%)  route 0.625ns (63.629%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.137    -0.249    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.164 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.164    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.145 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           0.488     0.343    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X48Y30         LUT2 (Prop_lut2_I1_O)        0.112     0.455 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.455    pipeline/if_id_register/instruction_in[18]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.091     0.106    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.333ns (33.189%)  route 0.670ns (66.811%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.236    -0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y18         MUXF8 (Prop_muxf8_S_O)       0.080    -0.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.435     0.364    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X48Y29         LUT2 (Prop_lut2_I1_O)        0.112     0.476 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.476    pipeline/if_id_register/instruction_in[5]
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.107     0.121    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.333ns (31.441%)  route 0.726ns (68.559%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y17         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=1, routed)           0.563     0.420    pipeline/fetch_inst_word_sel_mux/mem_inst_word[30]
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.112     0.532 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.532    pipeline/if_id_register/instruction_in[30]
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.121     0.134    pipeline/if_id_register/instruction_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.585ns (59.892%)  route 0.392ns (40.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.392     0.495    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.071     0.086    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.585ns (58.702%)  route 0.412ns (41.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.412     0.515    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.076     0.091    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.299ns (28.090%)  route 0.765ns (71.910%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.255    -0.104    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.059 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.154     0.095    mem_buffer/frame_buf_douta[8]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.140 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.356     0.496    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.541 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.541    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.231     0.022    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.091     0.113    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.585ns (58.890%)  route 0.408ns (41.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.408     0.512    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/mem_wb_register/clock
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.070     0.083    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.576ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 4.855ns (29.662%)  route 11.513ns (70.338%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.629    14.048    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.172 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.517    14.689    hazard_unit/state[0]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.813 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.813    hazard_unit/next_state[0]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.084    48.389    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.389    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                 33.576    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 4.855ns (30.206%)  route 11.218ns (69.794%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.347    13.766    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.504    14.394    hazard_unit/state[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.518 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.518    hazard_unit/state[2]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.414    
                         clock uncertainty           -0.111    48.304    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.082    48.386    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             33.971ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 4.855ns (30.392%)  route 11.120ns (69.608%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.442    13.861    hazard_unit/take_branch_target
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.311    14.296    hazard_unit/state[1]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.420 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.420    hazard_unit/next_state[1]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.086    48.391    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.391    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                 33.971    

Slack (MET) :             34.444ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        15.448ns  (logic 4.731ns (30.626%)  route 10.717ns (69.374%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.350    13.769    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.893 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    13.893    hazard_unit/next_state[3]
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.032    48.337    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.337    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                 34.444    

Slack (MET) :             43.587ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.704ns (11.156%)  route 5.607ns (88.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 47.878 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.842     4.636    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.760 r  pipeline/reg_file/reg_file[16][2]_i_1/O
                         net (fo=1, routed)           0.000     4.760    pipeline/reg_file/reg_file[16][2]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.447    47.878    pipeline/reg_file/clock
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.425    
                         clock uncertainty           -0.111    48.315    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032    48.347    pipeline/reg_file/reg_file_reg[16][2]
  -------------------------------------------------------------------
                         required time                         48.347    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 43.587    

Slack (MET) :             43.664ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.704ns (11.306%)  route 5.523ns (88.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.758     4.552    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.676 r  pipeline/reg_file/reg_file[16][3]_i_1/O
                         net (fo=1, routed)           0.000     4.676    pipeline/reg_file/reg_file[16][3]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.111    48.306    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.034    48.340    pipeline/reg_file/reg_file_reg[16][3]
  -------------------------------------------------------------------
                         required time                         48.340    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.664    

Slack (MET) :             43.716ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][6]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.704ns (11.415%)  route 5.463ns (88.585%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.699     4.493    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.617 r  pipeline/reg_file/reg_file[16][6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    pipeline/reg_file/reg_file[16][6]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.111    48.299    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.034    48.333    pipeline/reg_file/reg_file_reg[16][6]
  -------------------------------------------------------------------
                         required time                         48.333    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 43.716    

Slack (MET) :             43.727ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.704ns (11.433%)  route 5.453ns (88.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.689     4.483    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  pipeline/reg_file/reg_file[16][7]_i_1/O
                         net (fo=1, routed)           0.000     4.607    pipeline/reg_file/reg_file[16][7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.446    47.877    pipeline/reg_file/clock
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.034    48.334    pipeline/reg_file/reg_file_reg[16][7]
  -------------------------------------------------------------------
                         required time                         48.334    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 43.727    

Slack (MET) :             43.884ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.704ns (11.725%)  route 5.300ns (88.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.536     4.330    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.454 r  pipeline/reg_file/reg_file[16][1]_i_1/O
                         net (fo=1, routed)           0.000     4.454    pipeline/reg_file/reg_file[16][1]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.111    48.306    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.032    48.338    pipeline/reg_file/reg_file_reg[16][1]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 43.884    

Slack (MET) :             43.934ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[26][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.704ns (11.837%)  route 5.243ns (88.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.590     2.495    pipeline/reg_file/wr_en[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.124     2.619 r  pipeline/reg_file/reg_file[26][7]_i_3/O
                         net (fo=8, routed)           1.654     4.273    pipeline/reg_file/reg_file[26][7]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.397 r  pipeline/reg_file/reg_file[26][7]_i_1/O
                         net (fo=1, routed)           0.000     4.397    pipeline/reg_file/reg_file[26][7]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.111    48.299    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032    48.331    pipeline/reg_file/reg_file_reg[26][7]
  -------------------------------------------------------------------
                         required time                         48.331    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 43.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.111    -0.831    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.771    sys_clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[5]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/C
                         clock pessimism              0.412    -0.514    
                         clock uncertainty            0.111    -0.404    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.076    -0.328    pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[0]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/C
                         clock pessimism              0.412    -0.514    
                         clock uncertainty            0.111    -0.404    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.075    -0.329    pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.164ns (70.255%)  route 0.069ns (29.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/mem_wb_register/data_bot_out_reg[6]/Q
                         net (fo=38, routed)          0.069    -0.289    pipeline/mem_wb_register/data_bot_out[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.837    -0.917    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/C
                         clock pessimism              0.395    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.060    -0.352    pipeline/mem_wb_register/data_tm1_bot_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.111    -0.831    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.808    sys_clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/return_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/call_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.555    -0.533    pipeline/if_id_register/clock
    SLICE_X35Y31         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pipeline/if_id_register/return_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.276    pipeline/id_ex_register/call_addr_in[4]
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.822    -0.932    pipeline/id_ex_register/clock
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/C
                         clock pessimism              0.412    -0.520    
                         clock uncertainty            0.111    -0.410    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.063    -0.347    pipeline/id_ex_register/call_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X49Y45         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/instruction_out_reg[13]/Q
                         net (fo=78, routed)          0.131    -0.250    pipeline/mem_wb_register/instruction_in[13]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/C
                         clock pessimism              0.412    -0.506    
                         clock uncertainty            0.111    -0.396    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.075    -0.321    pipeline/mem_wb_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.272    pipeline/id_ex_register/mem_ptr_ctl_signals[6]
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.827    -0.927    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/C
                         clock pessimism              0.398    -0.529    
                         clock uncertainty            0.111    -0.419    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.071    -0.348    pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/mem_wb_register/data_bot_out_reg[5]/Q
                         net (fo=38, routed)          0.132    -0.249    pipeline/mem_wb_register/data_bot_out[5]
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                         clock pessimism              0.412    -0.506    
                         clock uncertainty            0.111    -0.396    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.070    -0.326    pipeline/mem_wb_register/data_tm1_bot_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y35         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/Q
                         net (fo=3, routed)           0.134    -0.251    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/C
                         clock pessimism              0.412    -0.511    
                         clock uncertainty            0.111    -0.401    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.072    -0.329    pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       41.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.303ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.302ns  (logic 3.442ns (41.460%)  route 4.860ns (58.540%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.042    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    53.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I1_O)      0.088    53.410 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.253    54.663    mem_buffer/prog_mem_doutb[6]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.319    54.982 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.781    55.762    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    55.886 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.785    56.671    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.795 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.795    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.231    98.021    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.077    98.098    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.098    
                         arrival time                         -56.795    
  -------------------------------------------------------------------
                         slack                                 41.303    

Slack (MET) :             41.318ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.290ns  (logic 3.484ns (42.024%)  route 4.806ns (57.976%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.249    53.191    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[0]
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.315 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.315    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.553 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.553    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.657 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.968    55.625    mem_buffer/prog_mem_doutb[0]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.941 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.425    56.366    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.490 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.654    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.778 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.778    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.077    98.097    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.097    
                         arrival time                         -56.778    
  -------------------------------------------------------------------
                         slack                                 41.318    

Slack (MET) :             41.329ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.231ns  (logic 3.484ns (42.328%)  route 4.747ns (57.672%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 97.881 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.625    53.567    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[3]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.691 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.691    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.932 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.932    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    54.030 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.237    55.267    mem_buffer/prog_mem_doutb[3]
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.319    55.586 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.583    56.169    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.293 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.302    56.595    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.719 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.719    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.450    97.881    pipeline/mem_wb_register/clock
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.249    
                         clock uncertainty           -0.231    98.019    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.029    98.048    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.048    
                         arrival time                         -56.719    
  -------------------------------------------------------------------
                         slack                                 41.329    

Slack (MET) :             41.441ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.120ns  (logic 3.484ns (42.908%)  route 4.636ns (57.092%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.021    52.963    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[1]
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124    53.087 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.087    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    53.328 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.328    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    53.426 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.721    55.147    mem_buffer/prog_mem_doutb[1]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.466 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.491    55.957    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.081 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.402    56.484    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.608 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.608    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029    98.049    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.608    
  -------------------------------------------------------------------
                         slack                                 41.441    

Slack (MET) :             41.463ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.484ns (43.013%)  route 4.616ns (56.987%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.435    53.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[4]
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.501 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.501    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X52Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    53.742 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.742    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X52Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    53.840 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.243    55.083    mem_buffer/prog_mem_doutb[4]
    SLICE_X52Y35         LUT6 (Prop_lut6_I2_O)        0.319    55.402 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.646    56.047    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.171 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.464    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.588 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.588    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.031    98.051    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.051    
                         arrival time                         -56.588    
  -------------------------------------------------------------------
                         slack                                 41.463    

Slack (MET) :             41.474ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.087ns  (logic 3.484ns (43.083%)  route 4.603ns (56.917%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.001    52.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[5]
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.067 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.067    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.308 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.308    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    53.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.677    55.084    mem_buffer/prog_mem_doutb[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.403 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.161    55.563    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.687 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.763    56.451    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I4_O)        0.124    56.575 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.575    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)        0.029    98.049    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.575    
  -------------------------------------------------------------------
                         slack                                 41.474    

Slack (MET) :             41.903ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.658ns  (logic 3.484ns (45.494%)  route 4.174ns (54.506%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.318    53.260    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.384 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.622 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.622    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X53Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.726 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.020    54.746    mem_buffer/prog_mem_doutb[2]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.062 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.284    55.346    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.470 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.552    56.022    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X51Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.146 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.146    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.231    98.020    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.029    98.049    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.146    
  -------------------------------------------------------------------
                         slack                                 41.903    

Slack (MET) :             42.015ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.541ns  (logic 3.448ns (45.722%)  route 4.093ns (54.278%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.277    53.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[95]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    53.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X51Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    53.560 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.560    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X51Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    53.654 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.886    54.540    mem_buffer/prog_mem_doutb[7]
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.316    54.856 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.492    55.348    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.472 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.438    55.910    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.034 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.034    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.231    98.021    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.029    98.050    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.050    
                         arrival time                         -56.034    
  -------------------------------------------------------------------
                         slack                                 42.015    

Slack (MET) :             42.102ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.490ns  (logic 3.228ns (43.096%)  route 4.262ns (56.904%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           2.538    53.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[8]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.607 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.607    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    53.819 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.819    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X49Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    53.913 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.724    55.637    pipeline/fetch_inst_word_sel_mux/mem_inst_word[8]
    SLICE_X49Y30         LUT2 (Prop_lut2_I0_O)        0.344    55.981 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[8]_INST_0/O
                         net (fo=1, routed)           0.000    55.981    pipeline/if_id_register/instruction_in[8]
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.440    97.871    pipeline/if_id_register/clock
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075    98.084    pipeline/if_id_register/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         98.084    
                         arrival time                         -55.981    
  -------------------------------------------------------------------
                         slack                                 42.102    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.051ns  (logic 3.200ns (45.381%)  route 3.851ns (54.619%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 97.872 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.121    53.066    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[1]
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    53.190 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.190    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.402    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    53.496 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.730    55.226    pipeline/fetch_inst_word_sel_mux/mem_inst_word[1]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.316    55.542 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[1]_INST_0/O
                         net (fo=1, routed)           0.000    55.542    pipeline/if_id_register/instruction_in[1]
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.441    97.872    pipeline/if_id_register/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
                         clock pessimism              0.368    98.240    
                         clock uncertainty           -0.231    98.010    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    98.041    pipeline/if_id_register/instruction_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.041    
                         arrival time                         -55.542    
  -------------------------------------------------------------------
                         slack                                 42.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.337ns (35.024%)  route 0.625ns (64.976%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.156    -0.230    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y16         MUXF8 (Prop_muxf8_S_O)       0.080    -0.150 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.469     0.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.116     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[26]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.107     0.122    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.357ns (37.345%)  route 0.599ns (62.655%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.191    -0.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.109 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.109    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.090 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.408     0.318    pipeline/fetch_inst_word_sel_mux/mem_inst_word[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.430 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.430    pipeline/if_id_register/instruction_in[0]
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.105    pipeline/if_id_register/instruction_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.299ns (30.355%)  route 0.686ns (69.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.256    -0.103    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.058 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.146     0.088    mem_buffer/frame_buf_douta[10]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.133 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.284     0.417    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.462 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.462    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.231     0.022    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.092     0.114    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.357ns (36.371%)  route 0.625ns (63.629%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.137    -0.249    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.164 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.164    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.145 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           0.488     0.343    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X48Y30         LUT2 (Prop_lut2_I1_O)        0.112     0.455 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.455    pipeline/if_id_register/instruction_in[18]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.091     0.106    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.333ns (33.189%)  route 0.670ns (66.811%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.236    -0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y18         MUXF8 (Prop_muxf8_S_O)       0.080    -0.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.435     0.364    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X48Y29         LUT2 (Prop_lut2_I1_O)        0.112     0.476 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.476    pipeline/if_id_register/instruction_in[5]
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.107     0.121    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.333ns (31.441%)  route 0.726ns (68.559%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y17         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=1, routed)           0.563     0.420    pipeline/fetch_inst_word_sel_mux/mem_inst_word[30]
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.112     0.532 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.532    pipeline/if_id_register/instruction_in[30]
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.121     0.134    pipeline/if_id_register/instruction_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.585ns (59.892%)  route 0.392ns (40.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.392     0.495    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.071     0.086    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.585ns (58.702%)  route 0.412ns (41.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.412     0.515    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.076     0.091    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.299ns (28.090%)  route 0.765ns (71.910%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.255    -0.104    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.059 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.154     0.095    mem_buffer/frame_buf_douta[8]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.140 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.356     0.496    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.541 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.541    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.231     0.022    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.091     0.113    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.585ns (58.890%)  route 0.408ns (41.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.408     0.512    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/mem_wb_register/clock
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.070     0.083    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       36.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.658ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.642ns (5.187%)  route 11.735ns (94.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.625    10.825    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.231    48.049    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.483    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 36.658    

Slack (MET) :             36.997ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 0.642ns (5.332%)  route 11.397ns (94.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.287    10.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.231    48.050    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 36.997    

Slack (MET) :             37.347ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 0.642ns (5.487%)  route 11.059ns (94.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 47.925 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.949    10.149    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.494    47.925    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.293    
                         clock uncertainty           -0.231    48.062    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.496    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.496    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                 37.347    

Slack (MET) :             37.429ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 0.642ns (5.533%)  route 10.961ns (94.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.991    10.051    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.231    48.046    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.480    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.480    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 37.429    

Slack (MET) :             37.684ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.363ns  (logic 0.642ns (5.650%)  route 10.721ns (94.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 47.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.611     9.811    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.493    47.924    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.292    
                         clock uncertainty           -0.231    48.061    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.495    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.495    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 37.684    

Slack (MET) :             37.770ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 0.642ns (5.699%)  route 10.623ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.653     9.713    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.231    48.049    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.483    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 37.770    

Slack (MET) :             38.019ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 0.642ns (5.823%)  route 10.383ns (94.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.273     9.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.231    48.058    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.492    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.492    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 38.019    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 0.642ns (5.875%)  route 10.285ns (94.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.315     9.375    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.231    48.054    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.353ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 0.642ns (6.007%)  route 10.045ns (93.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.935     9.135    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.231    48.054    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 38.353    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.642ns (6.063%)  route 9.947ns (93.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          6.977     9.037    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.231    48.058    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.492    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.492    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 38.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.183ns (28.080%)  route 0.469ns (71.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.284     0.123    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.027     0.090    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.183ns (24.524%)  route 0.563ns (75.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.378     0.218    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.027     0.093    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.121%)  route 0.794ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.794     0.432    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.249    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.164ns (17.149%)  route 0.792ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.792     0.430    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.246    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.249    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.246    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.148ns (14.367%)  route 0.882ns (85.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X34Y34         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.882     0.500    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     0.309    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.579%)  route 0.826ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.556    -0.532    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X37Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.826     0.435    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.869    -0.884    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.172    
                         clock uncertainty            0.231     0.059    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.242    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.508%)  route 0.831ns (85.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.831     0.446    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.249    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.183ns (22.367%)  route 0.635ns (77.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.450     0.290    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.027     0.093    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       36.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.663ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.642ns (5.187%)  route 11.735ns (94.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.625    10.825    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.226    48.054    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 36.663    

Slack (MET) :             37.002ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 0.642ns (5.332%)  route 11.397ns (94.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.287    10.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.226    48.055    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.489    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.489    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 37.002    

Slack (MET) :             37.352ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 0.642ns (5.487%)  route 11.059ns (94.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 47.925 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.949    10.149    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.494    47.925    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.293    
                         clock uncertainty           -0.226    48.067    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.501    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.501    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                 37.352    

Slack (MET) :             37.434ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 0.642ns (5.533%)  route 10.961ns (94.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.991    10.051    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.226    48.051    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.485    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.485    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 37.434    

Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.363ns  (logic 0.642ns (5.650%)  route 10.721ns (94.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 47.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.611     9.811    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.493    47.924    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.292    
                         clock uncertainty           -0.226    48.066    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.500    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.500    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.775ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 0.642ns (5.699%)  route 10.623ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.653     9.713    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.226    48.054    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 37.775    

Slack (MET) :             38.024ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 0.642ns (5.823%)  route 10.383ns (94.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.273     9.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.226    48.063    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.497    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.497    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 38.024    

Slack (MET) :             38.118ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 0.642ns (5.875%)  route 10.285ns (94.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.315     9.375    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.226    48.059    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.493    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.493    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 38.118    

Slack (MET) :             38.358ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 0.642ns (6.007%)  route 10.045ns (93.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.935     9.135    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.226    48.059    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.493    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.493    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 38.358    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.642ns (6.063%)  route 9.947ns (93.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          6.977     9.037    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.226    48.063    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.497    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.497    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 38.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.183ns (28.080%)  route 0.469ns (71.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.284     0.123    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.027     0.085    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.183ns (24.524%)  route 0.563ns (75.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.378     0.218    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.027     0.088    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.121%)  route 0.794ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.794     0.432    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.244    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.164ns (17.149%)  route 0.792ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.792     0.430    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.241    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.244    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.241    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.148ns (14.367%)  route 0.882ns (85.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X34Y34         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.882     0.500    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     0.304    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.579%)  route 0.826ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.556    -0.532    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X37Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.826     0.435    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.869    -0.884    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.172    
                         clock uncertainty            0.226     0.054    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.237    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.508%)  route 0.831ns (85.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.831     0.446    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.244    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.183ns (22.367%)  route 0.635ns (77.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.450     0.290    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.027     0.088    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       48.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.347ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.896    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                 48.347    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.882    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.882    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.883    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.629ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -1.718    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.911    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.911    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                 48.629    

Slack (MET) :             48.753ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.653    -1.645    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.108    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.108    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                 48.753    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.105    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.101    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.101    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.881    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.881    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.640    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.098    -0.972    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.813    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.769    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.768    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.566    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.766    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.612    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.827    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       33.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.576ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 4.855ns (29.662%)  route 11.513ns (70.338%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.629    14.048    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.172 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.517    14.689    hazard_unit/state[0]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.813 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.813    hazard_unit/next_state[0]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.084    48.389    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.389    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                 33.576    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 4.855ns (30.206%)  route 11.218ns (69.794%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.347    13.766    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.504    14.394    hazard_unit/state[2]_i_2_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.518 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.518    hazard_unit/state[2]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X42Y30         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.414    
                         clock uncertainty           -0.111    48.304    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.082    48.386    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             33.971ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 4.855ns (30.392%)  route 11.120ns (69.608%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.442    13.861    hazard_unit/take_branch_target
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.985 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.311    14.296    hazard_unit/state[1]_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.420 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.420    hazard_unit/next_state[1]
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X42Y31         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.086    48.391    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.391    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                 33.971    

Slack (MET) :             34.444ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        15.448ns  (logic 4.731ns (30.626%)  route 10.717ns (69.374%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X43Y36         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.223     0.125    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     0.249 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.854     1.103    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  pipeline/execute_stage/alu_mux/alu_data_input_top[1]_INST_0/O
                         net (fo=1, routed)           0.566     1.793    pipeline/execute_stage/alu_data_in_top[1]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     1.943 r  pipeline/execute_stage/alu_i_7/O
                         net (fo=27, routed)          1.225     3.169    pipeline/execute_stage/alu/multiply_unit/primary_operand[1]
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332     3.501 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11/O
                         net (fo=2, routed)           0.461     3.962    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_11_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     4.086    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_15_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.618 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.840 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[0]
                         net (fo=2, routed)           0.819     5.659    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_7
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.328     5.987 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12/O
                         net (fo=4, routed)           0.497     6.484    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_12_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.327     6.811 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.613     7.424    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_4_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.931 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.914     9.179    pipeline/execute_stage/alu/multiply_unit/result__0[12]
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.303     9.482 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     9.915    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.039 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    10.677    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.726    11.527    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.651 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.143    pipeline/execute_stage_n_2
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124    12.267 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.452    12.719    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.843 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.452    13.295    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    13.419 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.350    13.769    hazard_unit/take_branch_target
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.893 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    13.893    hazard_unit/next_state[3]
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.437    47.868    hazard_unit/clock
    SLICE_X43Y31         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.415    
                         clock uncertainty           -0.111    48.305    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.032    48.337    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.337    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                 34.444    

Slack (MET) :             43.587ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.704ns (11.156%)  route 5.607ns (88.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 47.878 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.842     4.636    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.760 r  pipeline/reg_file/reg_file[16][2]_i_1/O
                         net (fo=1, routed)           0.000     4.760    pipeline/reg_file/reg_file[16][2]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.447    47.878    pipeline/reg_file/clock
    SLICE_X41Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism              0.547    48.425    
                         clock uncertainty           -0.111    48.315    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032    48.347    pipeline/reg_file/reg_file_reg[16][2]
  -------------------------------------------------------------------
                         required time                         48.347    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 43.587    

Slack (MET) :             43.664ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.704ns (11.306%)  route 5.523ns (88.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.758     4.552    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.676 r  pipeline/reg_file/reg_file[16][3]_i_1/O
                         net (fo=1, routed)           0.000     4.676    pipeline/reg_file/reg_file[16][3]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.111    48.306    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.034    48.340    pipeline/reg_file/reg_file_reg[16][3]
  -------------------------------------------------------------------
                         required time                         48.340    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.664    

Slack (MET) :             43.716ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][6]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.704ns (11.415%)  route 5.463ns (88.585%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.699     4.493    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.617 r  pipeline/reg_file/reg_file[16][6]_i_1/O
                         net (fo=1, routed)           0.000     4.617    pipeline/reg_file/reg_file[16][6]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X37Y46         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.111    48.299    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.034    48.333    pipeline/reg_file/reg_file_reg[16][6]
  -------------------------------------------------------------------
                         required time                         48.333    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 43.716    

Slack (MET) :             43.727ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.704ns (11.433%)  route 5.453ns (88.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.689     4.483    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  pipeline/reg_file/reg_file[16][7]_i_1/O
                         net (fo=1, routed)           0.000     4.607    pipeline/reg_file/reg_file[16][7]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.446    47.877    pipeline/reg_file/clock
    SLICE_X37Y47         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.034    48.334    pipeline/reg_file/reg_file_reg[16][7]
  -------------------------------------------------------------------
                         required time                         48.334    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 43.727    

Slack (MET) :             43.884ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[16][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.704ns (11.725%)  route 5.300ns (88.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 47.883 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.765     2.670    pipeline/reg_file/wr_en[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.794 r  pipeline/reg_file/reg_file[16][7]_i_2/O
                         net (fo=8, routed)           1.536     4.330    pipeline/reg_file/reg_file[16][7]_i_2_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.454 r  pipeline/reg_file/reg_file[16][1]_i_1/O
                         net (fo=1, routed)           0.000     4.454    pipeline/reg_file/reg_file[16][1]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    47.883    pipeline/reg_file/clock
    SLICE_X48Y49         FDRE                                         r  pipeline/reg_file/reg_file_reg[16][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.416    
                         clock uncertainty           -0.111    48.306    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.032    48.338    pipeline/reg_file/reg_file_reg[16][1]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                 43.884    

Slack (MET) :             43.934ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[26][7]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.704ns (11.837%)  route 5.243ns (88.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 47.876 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.565    -1.551    pipeline/mem_wb_register/clock
    SLICE_X43Y41         FDRE                                         r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.095 r  pipeline/mem_wb_register/reg_file_wen_out_reg[1]/Q
                         net (fo=33, routed)          3.590     2.495    pipeline/reg_file/wr_en[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.124     2.619 r  pipeline/reg_file/reg_file[26][7]_i_3/O
                         net (fo=8, routed)           1.654     4.273    pipeline/reg_file/reg_file[26][7]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.397 r  pipeline/reg_file/reg_file[26][7]_i_1/O
                         net (fo=1, routed)           0.000     4.397    pipeline/reg_file/reg_file[26][7]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.445    47.876    pipeline/reg_file/clock
    SLICE_X39Y45         FDRE                                         r  pipeline/reg_file/reg_file_reg[26][7]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.409    
                         clock uncertainty           -0.111    48.299    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032    48.331    pipeline/reg_file/reg_file_reg[26][7]
  -------------------------------------------------------------------
                         required time                         48.331    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 43.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.111    -0.831    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.771    sys_clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[5]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]/C
                         clock pessimism              0.412    -0.514    
                         clock uncertainty            0.111    -0.404    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.076    -0.328    pipeline/id_ex_register/mem_ptr_ctl_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.276    pipeline/id_ex_register/mem_ptr_ctl_signals[0]
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.828    -0.926    pipeline/id_ex_register/clock
    SLICE_X49Y32         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]/C
                         clock pessimism              0.412    -0.514    
                         clock uncertainty            0.111    -0.404    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.075    -0.329    pipeline/id_ex_register/mem_ptr_ctl_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.164ns (70.255%)  route 0.069ns (29.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/mem_wb_register/data_bot_out_reg[6]/Q
                         net (fo=38, routed)          0.069    -0.289    pipeline/mem_wb_register/data_bot_out[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.837    -0.917    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[6]/C
                         clock pessimism              0.395    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.060    -0.352    pipeline/mem_wb_register/data_tm1_bot_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sys_clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/core_clk_clk_gen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/core_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.111    -0.831    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.808    sys_clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/return_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/call_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.555    -0.533    pipeline/if_id_register/clock
    SLICE_X35Y31         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pipeline/if_id_register/return_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.276    pipeline/id_ex_register/call_addr_in[4]
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.822    -0.932    pipeline/id_ex_register/clock
    SLICE_X34Y31         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[4]/C
                         clock pessimism              0.412    -0.520    
                         clock uncertainty            0.111    -0.410    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.063    -0.347    pipeline/id_ex_register/call_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X49Y45         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/instruction_out_reg[13]/Q
                         net (fo=78, routed)          0.131    -0.250    pipeline/mem_wb_register/instruction_in[13]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[13]/C
                         clock pessimism              0.412    -0.506    
                         clock uncertainty            0.111    -0.396    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.075    -0.321    pipeline/mem_wb_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.272    pipeline/id_ex_register/mem_ptr_ctl_signals[6]
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.827    -0.927    pipeline/id_ex_register/clock
    SLICE_X49Y31         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]/C
                         clock pessimism              0.398    -0.529    
                         clock uncertainty            0.111    -0.419    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.071    -0.348    pipeline/id_ex_register/mem_ptr_ctl_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.566    -0.522    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/mem_wb_register/data_bot_out_reg[5]/Q
                         net (fo=38, routed)          0.132    -0.249    pipeline/mem_wb_register/data_bot_out[5]
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X49Y43         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                         clock pessimism              0.412    -0.506    
                         clock uncertainty            0.111    -0.396    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.070    -0.326    pipeline/mem_wb_register/data_tm1_bot_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y35         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]/Q
                         net (fo=3, routed)           0.134    -0.251    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.831    -0.923    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]/C
                         clock pessimism              0.412    -0.511    
                         clock uncertainty            0.111    -0.401    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.072    -0.329    pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       41.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.307ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.302ns  (logic 3.442ns (41.460%)  route 4.860ns (58.540%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.042    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    53.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I1_O)      0.088    53.410 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.253    54.663    mem_buffer/prog_mem_doutb[6]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.319    54.982 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.781    55.762    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    55.886 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.785    56.671    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.795 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.795    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.226    98.025    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.077    98.102    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.102    
                         arrival time                         -56.795    
  -------------------------------------------------------------------
                         slack                                 41.307    

Slack (MET) :             41.323ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.290ns  (logic 3.484ns (42.024%)  route 4.806ns (57.976%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.249    53.191    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[0]
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.315 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.315    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.553 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.553    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.657 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.968    55.625    mem_buffer/prog_mem_doutb[0]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.941 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.425    56.366    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.490 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.654    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.778 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.778    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.077    98.101    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                         -56.778    
  -------------------------------------------------------------------
                         slack                                 41.323    

Slack (MET) :             41.333ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.231ns  (logic 3.484ns (42.328%)  route 4.747ns (57.672%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 97.881 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.625    53.567    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[3]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.691 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.691    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.932 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.932    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    54.030 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.237    55.267    mem_buffer/prog_mem_doutb[3]
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.319    55.586 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.583    56.169    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.293 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.302    56.595    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.719 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.719    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.450    97.881    pipeline/mem_wb_register/clock
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.249    
                         clock uncertainty           -0.226    98.023    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.029    98.052    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -56.719    
  -------------------------------------------------------------------
                         slack                                 41.333    

Slack (MET) :             41.445ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.120ns  (logic 3.484ns (42.908%)  route 4.636ns (57.092%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.021    52.963    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[1]
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124    53.087 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.087    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    53.328 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.328    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    53.426 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.721    55.147    mem_buffer/prog_mem_doutb[1]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.466 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.491    55.957    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.081 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.402    56.484    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.608 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.608    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029    98.053    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -56.608    
  -------------------------------------------------------------------
                         slack                                 41.445    

Slack (MET) :             41.467ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.484ns (43.013%)  route 4.616ns (56.987%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.435    53.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[4]
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.501 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.501    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X52Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    53.742 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.742    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X52Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    53.840 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.243    55.083    mem_buffer/prog_mem_doutb[4]
    SLICE_X52Y35         LUT6 (Prop_lut6_I2_O)        0.319    55.402 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.646    56.047    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.171 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.464    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.588 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.588    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.031    98.055    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.055    
                         arrival time                         -56.588    
  -------------------------------------------------------------------
                         slack                                 41.467    

Slack (MET) :             41.478ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.087ns  (logic 3.484ns (43.083%)  route 4.603ns (56.917%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.001    52.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[5]
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.067 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.067    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.308 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.308    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    53.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.677    55.084    mem_buffer/prog_mem_doutb[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.403 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.161    55.563    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.687 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.763    56.451    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I4_O)        0.124    56.575 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.575    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)        0.029    98.053    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -56.575    
  -------------------------------------------------------------------
                         slack                                 41.478    

Slack (MET) :             41.907ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.658ns  (logic 3.484ns (45.494%)  route 4.174ns (54.506%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.318    53.260    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.384 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.622 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.622    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X53Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.726 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.020    54.746    mem_buffer/prog_mem_doutb[2]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.062 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.284    55.346    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.470 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.552    56.022    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X51Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.146 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.146    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.029    98.053    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -56.146    
  -------------------------------------------------------------------
                         slack                                 41.907    

Slack (MET) :             42.020ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.541ns  (logic 3.448ns (45.722%)  route 4.093ns (54.278%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.277    53.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[95]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    53.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X51Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    53.560 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.560    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X51Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    53.654 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.886    54.540    mem_buffer/prog_mem_doutb[7]
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.316    54.856 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.492    55.348    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.472 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.438    55.910    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.034 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.034    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.226    98.025    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.029    98.054    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.054    
                         arrival time                         -56.034    
  -------------------------------------------------------------------
                         slack                                 42.020    

Slack (MET) :             42.107ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.490ns  (logic 3.228ns (43.096%)  route 4.262ns (56.904%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           2.538    53.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[8]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.607 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.607    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    53.819 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.819    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X49Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    53.913 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.724    55.637    pipeline/fetch_inst_word_sel_mux/mem_inst_word[8]
    SLICE_X49Y30         LUT2 (Prop_lut2_I0_O)        0.344    55.981 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[8]_INST_0/O
                         net (fo=1, routed)           0.000    55.981    pipeline/if_id_register/instruction_in[8]
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.440    97.871    pipeline/if_id_register/clock
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075    98.088    pipeline/if_id_register/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         98.088    
                         arrival time                         -55.981    
  -------------------------------------------------------------------
                         slack                                 42.107    

Slack (MET) :             42.503ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.051ns  (logic 3.200ns (45.381%)  route 3.851ns (54.619%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 97.872 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.121    53.066    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[1]
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    53.190 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.190    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.402    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    53.496 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.730    55.226    pipeline/fetch_inst_word_sel_mux/mem_inst_word[1]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.316    55.542 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[1]_INST_0/O
                         net (fo=1, routed)           0.000    55.542    pipeline/if_id_register/instruction_in[1]
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.441    97.872    pipeline/if_id_register/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
                         clock pessimism              0.368    98.240    
                         clock uncertainty           -0.226    98.014    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    98.045    pipeline/if_id_register/instruction_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.045    
                         arrival time                         -55.542    
  -------------------------------------------------------------------
                         slack                                 42.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.337ns (35.024%)  route 0.625ns (64.976%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.156    -0.230    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y16         MUXF8 (Prop_muxf8_S_O)       0.080    -0.150 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.469     0.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.116     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[26]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.107     0.117    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.357ns (37.345%)  route 0.599ns (62.655%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.191    -0.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.109 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.109    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.090 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.408     0.318    pipeline/fetch_inst_word_sel_mux/mem_inst_word[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.430 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.430    pipeline/if_id_register/instruction_in[0]
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.100    pipeline/if_id_register/instruction_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.299ns (30.355%)  route 0.686ns (69.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.256    -0.103    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.058 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.146     0.088    mem_buffer/frame_buf_douta[10]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.133 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.284     0.417    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.462 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.462    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.226     0.017    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.092     0.109    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.357ns (36.371%)  route 0.625ns (63.629%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.137    -0.249    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.164 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.164    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.145 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           0.488     0.343    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X48Y30         LUT2 (Prop_lut2_I1_O)        0.112     0.455 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.455    pipeline/if_id_register/instruction_in[18]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.091     0.101    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.333ns (33.189%)  route 0.670ns (66.811%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.236    -0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y18         MUXF8 (Prop_muxf8_S_O)       0.080    -0.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.435     0.364    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X48Y29         LUT2 (Prop_lut2_I1_O)        0.112     0.476 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.476    pipeline/if_id_register/instruction_in[5]
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.107     0.116    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.333ns (31.441%)  route 0.726ns (68.559%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y17         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=1, routed)           0.563     0.420    pipeline/fetch_inst_word_sel_mux/mem_inst_word[30]
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.112     0.532 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.532    pipeline/if_id_register/instruction_in[30]
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.226     0.008    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.121     0.129    pipeline/if_id_register/instruction_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.585ns (59.892%)  route 0.392ns (40.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.392     0.495    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.071     0.081    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.585ns (58.702%)  route 0.412ns (41.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.412     0.515    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.076     0.086    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.299ns (28.090%)  route 0.765ns (71.910%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.255    -0.104    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.059 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.154     0.095    mem_buffer/frame_buf_douta[8]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.140 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.356     0.496    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.541 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.541    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.226     0.017    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.091     0.108    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.585ns (58.890%)  route 0.408ns (41.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.408     0.512    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/mem_wb_register/clock
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.226     0.008    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.070     0.078    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       41.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.307ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.302ns  (logic 3.442ns (41.460%)  route 4.860ns (58.540%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.042    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    53.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I1_O)      0.088    53.410 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.253    54.663    mem_buffer/prog_mem_doutb[6]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.319    54.982 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.781    55.762    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    55.886 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.785    56.671    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.795 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.795    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X50Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.226    98.025    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.077    98.102    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.102    
                         arrival time                         -56.795    
  -------------------------------------------------------------------
                         slack                                 41.307    

Slack (MET) :             41.323ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.290ns  (logic 3.484ns (42.024%)  route 4.806ns (57.976%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.249    53.191    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[0]
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.315 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.315    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X51Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.553 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.553    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X51Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.657 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.968    55.625    mem_buffer/prog_mem_doutb[0]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.941 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.425    56.366    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.490 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.654    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.778 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.778    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X50Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.077    98.101    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.101    
                         arrival time                         -56.778    
  -------------------------------------------------------------------
                         slack                                 41.323    

Slack (MET) :             41.333ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.231ns  (logic 3.484ns (42.328%)  route 4.747ns (57.672%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 97.881 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.625    53.567    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[3]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.691 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.691    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.932 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.932    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    54.030 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.237    55.267    mem_buffer/prog_mem_doutb[3]
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.319    55.586 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.583    56.169    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    56.293 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.302    56.595    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.719 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.719    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.450    97.881    pipeline/mem_wb_register/clock
    SLICE_X48Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.249    
                         clock uncertainty           -0.226    98.023    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.029    98.052    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -56.719    
  -------------------------------------------------------------------
                         slack                                 41.333    

Slack (MET) :             41.445ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.120ns  (logic 3.484ns (42.908%)  route 4.636ns (57.092%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.021    52.963    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[1]
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124    53.087 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.087    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    53.328 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.328    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    53.426 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.721    55.147    mem_buffer/prog_mem_doutb[1]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.466 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.491    55.957    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.081 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.402    56.484    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.608 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.608    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029    98.053    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -56.608    
  -------------------------------------------------------------------
                         slack                                 41.445    

Slack (MET) :             41.467ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.484ns (43.013%)  route 4.616ns (56.987%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.435    53.377    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[4]
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.501 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.501    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X52Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    53.742 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.742    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X52Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    53.840 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.243    55.083    mem_buffer/prog_mem_doutb[4]
    SLICE_X52Y35         LUT6 (Prop_lut6_I2_O)        0.319    55.402 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.646    56.047    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    56.171 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.464    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124    56.588 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.588    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y41         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.031    98.055    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.055    
                         arrival time                         -56.588    
  -------------------------------------------------------------------
                         slack                                 41.467    

Slack (MET) :             41.478ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.087ns  (logic 3.484ns (43.083%)  route 4.603ns (56.917%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.001    52.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[5]
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.124    53.067 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.067    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.241    53.308 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.308    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X50Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    53.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.677    55.084    mem_buffer/prog_mem_doutb[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.319    55.403 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.161    55.563    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.687 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.763    56.451    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I4_O)        0.124    56.575 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.575    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X49Y44         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)        0.029    98.053    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -56.575    
  -------------------------------------------------------------------
                         slack                                 41.478    

Slack (MET) :             41.907ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.658ns  (logic 3.484ns (45.494%)  route 4.174ns (54.506%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.118ns = ( 97.882 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.318    53.260    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    53.384 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    53.622 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.622    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X53Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    53.726 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.020    54.746    mem_buffer/prog_mem_doutb[2]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.316    55.062 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.284    55.346    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.470 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.552    56.022    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X51Y42         LUT5 (Prop_lut5_I4_O)        0.124    56.146 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.146    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.451    97.882    pipeline/mem_wb_register/clock
    SLICE_X51Y42         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.250    
                         clock uncertainty           -0.226    98.024    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.029    98.053    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.053    
                         arrival time                         -56.146    
  -------------------------------------------------------------------
                         slack                                 41.907    

Slack (MET) :             42.020ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.541ns  (logic 3.448ns (45.722%)  route 4.093ns (54.278%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.117ns = ( 97.883 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.609    48.493    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.947 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.277    53.224    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[95]
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    53.348 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.348    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X51Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    53.560 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.560    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X51Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    53.654 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.886    54.540    mem_buffer/prog_mem_doutb[7]
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.316    54.856 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.492    55.348    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    55.472 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.438    55.910    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.124    56.034 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.034    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.452    97.883    pipeline/mem_wb_register/clock
    SLICE_X51Y43         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.251    
                         clock uncertainty           -0.226    98.025    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.029    98.054    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.054    
                         arrival time                         -56.034    
  -------------------------------------------------------------------
                         slack                                 42.020    

Slack (MET) :             42.107ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.490ns  (logic 3.228ns (43.096%)  route 4.262ns (56.904%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           2.538    53.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[8]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    53.607 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.607    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    53.819 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.819    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X49Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    53.913 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.724    55.637    pipeline/fetch_inst_word_sel_mux/mem_inst_word[8]
    SLICE_X49Y30         LUT2 (Prop_lut2_I0_O)        0.344    55.981 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[8]_INST_0/O
                         net (fo=1, routed)           0.000    55.981    pipeline/if_id_register/instruction_in[8]
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.440    97.871    pipeline/if_id_register/clock
    SLICE_X49Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[8]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075    98.088    pipeline/if_id_register/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         98.088    
                         arrival time                         -55.981    
  -------------------------------------------------------------------
                         slack                                 42.107    

Slack (MET) :             42.503ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.051ns  (logic 3.200ns (45.381%)  route 3.851ns (54.619%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 97.872 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.607    48.491    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    50.945 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.121    53.066    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[1]
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    53.190 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.190    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.402    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    53.496 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.730    55.226    pipeline/fetch_inst_word_sel_mux/mem_inst_word[1]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.316    55.542 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[1]_INST_0/O
                         net (fo=1, routed)           0.000    55.542    pipeline/if_id_register/instruction_in[1]
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.441    97.872    pipeline/if_id_register/clock
    SLICE_X48Y31         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[1]/C
                         clock pessimism              0.368    98.240    
                         clock uncertainty           -0.226    98.014    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    98.045    pipeline/if_id_register/instruction_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.045    
                         arrival time                         -55.542    
  -------------------------------------------------------------------
                         slack                                 42.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.337ns (35.024%)  route 0.625ns (64.976%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.156    -0.230    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y16         MUXF8 (Prop_muxf8_S_O)       0.080    -0.150 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.469     0.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X48Y30         LUT2 (Prop_lut2_I0_O)        0.116     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[26]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.107     0.117    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.357ns (37.345%)  route 0.599ns (62.655%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.191    -0.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.109 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.109    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.090 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.408     0.318    pipeline/fetch_inst_word_sel_mux/mem_inst_word[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.430 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.430    pipeline/if_id_register/instruction_in[0]
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[0]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.091     0.100    pipeline/if_id_register/instruction_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.299ns (30.355%)  route 0.686ns (69.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.256    -0.103    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.058 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.146     0.088    mem_buffer/frame_buf_douta[10]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.133 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.284     0.417    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.462 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.462    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.226     0.017    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.092     0.109    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.357ns (36.371%)  route 0.625ns (63.629%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.137    -0.249    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y15         MUXF7 (Prop_muxf7_S_O)       0.085    -0.164 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.164    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_2_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.145 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           0.488     0.343    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X48Y30         LUT2 (Prop_lut2_I1_O)        0.112     0.455 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.455    pipeline/if_id_register/instruction_in[18]
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/if_id_register/clock
    SLICE_X48Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.091     0.101    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.333ns (33.189%)  route 0.670ns (66.811%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.236    -0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y18         MUXF8 (Prop_muxf8_S_O)       0.080    -0.071 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.435     0.364    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X48Y29         LUT2 (Prop_lut2_I1_O)        0.112     0.476 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.476    pipeline/if_id_register/instruction_in[5]
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.107     0.116    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.333ns (31.441%)  route 0.726ns (68.559%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y17         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=1, routed)           0.563     0.420    pipeline/fetch_inst_word_sel_mux/mem_inst_word[30]
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.112     0.532 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.532    pipeline/if_id_register/instruction_in[30]
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X46Y30         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[30]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.226     0.008    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.121     0.129    pipeline/if_id_register/instruction_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.585ns (59.892%)  route 0.392ns (40.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.392     0.495    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.071     0.081    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.585ns (58.702%)  route 0.412ns (41.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.412     0.515    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X36Y34         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.076     0.086    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.299ns (28.090%)  route 0.765ns (71.910%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.565    -0.523    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y40         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.255    -0.104    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.059 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.154     0.095    mem_buffer/frame_buf_douta[8]
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.140 r  mem_buffer/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.356     0.496    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[0]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.541 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.541    pipeline/mem_wb_register/data_top_in[0]
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X44Y40         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.226     0.017    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.091     0.108    pipeline/mem_wb_register/data_top_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.585ns (58.890%)  route 0.408ns (41.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.408     0.512    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.824    -0.930    pipeline/mem_wb_register/clock
    SLICE_X39Y32         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.226     0.008    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.070     0.078    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       36.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.658ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.642ns (5.187%)  route 11.735ns (94.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.625    10.825    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.231    48.049    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.483    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 36.658    

Slack (MET) :             36.997ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 0.642ns (5.332%)  route 11.397ns (94.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.287    10.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.231    48.050    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 36.997    

Slack (MET) :             37.347ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 0.642ns (5.487%)  route 11.059ns (94.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 47.925 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.949    10.149    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.494    47.925    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.293    
                         clock uncertainty           -0.231    48.062    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.496    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.496    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                 37.347    

Slack (MET) :             37.429ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 0.642ns (5.533%)  route 10.961ns (94.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.991    10.051    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.231    48.046    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.480    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.480    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 37.429    

Slack (MET) :             37.684ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.363ns  (logic 0.642ns (5.650%)  route 10.721ns (94.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 47.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.611     9.811    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.493    47.924    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.292    
                         clock uncertainty           -0.231    48.061    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.495    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.495    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 37.684    

Slack (MET) :             37.770ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 0.642ns (5.699%)  route 10.623ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.653     9.713    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.231    48.049    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.483    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 37.770    

Slack (MET) :             38.019ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 0.642ns (5.823%)  route 10.383ns (94.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.273     9.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.231    48.058    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.492    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.492    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 38.019    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 0.642ns (5.875%)  route 10.285ns (94.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.315     9.375    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.231    48.054    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.353ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 0.642ns (6.007%)  route 10.045ns (93.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.935     9.135    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.231    48.054    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 38.353    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.642ns (6.063%)  route 9.947ns (93.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          6.977     9.037    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.231    48.058    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.492    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.492    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 38.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.183ns (28.080%)  route 0.469ns (71.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.284     0.123    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.027     0.090    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.183ns (24.524%)  route 0.563ns (75.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.378     0.218    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.027     0.093    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.121%)  route 0.794ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.794     0.432    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.249    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.164ns (17.149%)  route 0.792ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.792     0.430    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.246    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.249    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.246    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.148ns (14.367%)  route 0.882ns (85.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X34Y34         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.882     0.500    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     0.309    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.579%)  route 0.826ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.556    -0.532    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X37Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.826     0.435    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.869    -0.884    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.172    
                         clock uncertainty            0.231     0.059    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.242    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.508%)  route 0.831ns (85.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.831     0.446    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.249    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.183ns (22.367%)  route 0.635ns (77.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.450     0.290    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.027     0.093    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       48.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.347ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.896    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                 48.347    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.882    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.882    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.883    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.629ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -1.718    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.911    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.911    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                 48.629    

Slack (MET) :             48.753ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.653    -1.645    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.108    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.108    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                 48.753    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.105    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.101    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.101    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.881    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.881    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.640    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.098    -0.972    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.813    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.769    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.768    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.566    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.766    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.612    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.827    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       36.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.663ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.642ns (5.187%)  route 11.735ns (94.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.625    10.825    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.226    48.054    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 36.663    

Slack (MET) :             37.002ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 0.642ns (5.332%)  route 11.397ns (94.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          8.287    10.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.226    48.055    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.489    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.489    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                 37.002    

Slack (MET) :             37.352ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 0.642ns (5.487%)  route 11.059ns (94.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 47.925 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.949    10.149    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.494    47.925    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.293    
                         clock uncertainty           -0.226    48.067    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.501    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.501    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                 37.352    

Slack (MET) :             37.434ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 0.642ns (5.533%)  route 10.961ns (94.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.991    10.051    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.226    48.051    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.485    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.485    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 37.434    

Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.363ns  (logic 0.642ns (5.650%)  route 10.721ns (94.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 47.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.611     9.811    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.493    47.924    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.292    
                         clock uncertainty           -0.226    48.066    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.500    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.500    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.775ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 0.642ns (5.699%)  route 10.623ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.653     9.713    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.226    48.054    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.488    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.488    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 37.775    

Slack (MET) :             38.024ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 0.642ns (5.823%)  route 10.383ns (94.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          7.273     9.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.226    48.063    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.497    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.497    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 38.024    

Slack (MET) :             38.118ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 0.642ns (5.875%)  route 10.285ns (94.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          7.315     9.375    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.226    48.059    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.493    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.493    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 38.118    

Slack (MET) :             38.358ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 0.642ns (6.007%)  route 10.045ns (93.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 47.917 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          3.110     2.076    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.935     9.135    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.486    47.917    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.285    
                         clock uncertainty           -0.226    48.059    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.493    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.493    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 38.358    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.642ns (6.063%)  route 9.947ns (93.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 47.921 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         1.563    -1.553    pipeline/ex_mem_register/clock
    SLICE_X46Y37         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518    -1.035 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.970     1.936    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.060 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[5]_INST_0/O
                         net (fo=41, routed)          6.977     9.037    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.490    47.921    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.289    
                         clock uncertainty           -0.226    48.063    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    47.497    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.497    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 38.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.183ns (28.080%)  route 0.469ns (71.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.284     0.123    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.027     0.085    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.183ns (24.524%)  route 0.563ns (75.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.378     0.218    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.027     0.088    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.121%)  route 0.794ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.794     0.432    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.244    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.164ns (17.149%)  route 0.792ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[2]/Q
                         net (fo=2, routed)           0.792     0.430    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.241    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.244    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.164ns (17.056%)  route 0.798ns (82.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X50Y34         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[5]/Q
                         net (fo=2, routed)           0.798     0.435    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.241    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.148ns (14.367%)  route 0.882ns (85.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X34Y34         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.882     0.500    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     0.304    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.579%)  route 0.826ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.556    -0.532    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X37Y31         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.826     0.435    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.869    -0.884    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.172    
                         clock uncertainty            0.226     0.054    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.237    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.508%)  route 0.831ns (85.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.562    -0.526    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X49Y36         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.831     0.446    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.244    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.183ns (22.367%)  route 0.635ns (77.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=913, routed)         0.560    -0.528    pipeline/ex_mem_register/clock
    SLICE_X48Y32         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/ex_mem_register/mem_wen_out_reg/Q
                         net (fo=3, routed)           0.185    -0.203    mem_buffer/mem_wen
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.042    -0.161 r  mem_buffer/call_stk_wen_INST_0/O
                         net (fo=4, routed)           0.450     0.290    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.027     0.088    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.202    





