Source Block: hdl/library/axi_dmac/axi_dmac_transfer.v@194:204@HdlIdDef
wire req_resetn;

wire req_enable;

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;

Diff Content:
- 199 wire dest_ext_resetn;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_transfer.v@201:211
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

Clone Blocks 2:
hdl/library/axi_dmac/axi_dmac_transfer.v@202:212
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;


Clone Blocks 3:
hdl/library/axi_dmac/axi_dmac_transfer.v@200:210
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;

Clone Blocks 4:
hdl/library/axi_dmac/axi_dmac_transfer.v@196:206
wire req_enable;

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;

Clone Blocks 5:
hdl/library/axi_dmac/axi_dmac_transfer.v@199:209
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;


Clone Blocks 6:
hdl/library/axi_dmac/axi_dmac_transfer.v@195:205

wire req_enable;

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;

Clone Blocks 7:
hdl/library/axi_dmac/axi_dmac_transfer.v@197:207

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;

Clone Blocks 8:
hdl/library/axi_dmac/axi_dmac_transfer.v@193:203
wire req_clk = ctrl_clk;
wire req_resetn;

wire req_enable;

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;
wire dest_enabled;


Clone Blocks 9:
hdl/library/axi_dmac/axi_dmac_transfer.v@191:201
wire dma_req_last;

wire req_clk = ctrl_clk;
wire req_resetn;

wire req_enable;

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;

Clone Blocks 10:
hdl/library/axi_dmac/axi_dmac_transfer.v@203:213

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

wire abort_req;

