Testcase: DFMUL

Run the following command from "src" folder:
There are 3 top level verilogs hence we have to run parser 3 times.

1. python parser.py -x -f benchmark_examples/CHStone/dfmul/console_input/top_input.txt -t top benchmark_examples/CHStone/dfmul/verilog/top.v benchmark_examples/CHStone/dfmul/verilog/top_a_input.v benchmark_examples/CHStone/dfmul/verilog/top_b_input.v benchmark_examples/CHStone/dfmul/verilog/top_z_output.v
2. python parser.py -f benchmark_examples/CHStone/dfmul/console_input/float_input.txt -t float64_mul benchmark_examples/CHStone/dfmul/verilog/float64_mul.v benchmark_examples/CHStone/dfmul/verilog/float64_mul_countbkb.v
3. python parser.py -f benchmark_examples/CHStone/dfmul/console_input/roundandpack_input.txt -t roundAndPackFloat64 benchmark_examples/CHStone/dfmul/verilog/roundAndPackFloat64.v

Note: To input the RAM, ROM and Function Input from console remove -f and the text file path from above command.