5 16 fd81 2 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (param12.1.vcd) 2 -o (param12.1.cdd) 2 -v (param12.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param12.1.v 1 14 1 
3 0 foo "main.a" 0 param12.1.v 16 30 1 
2 1 26 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 22 6000f 1 0 9 0 10 17 3ff 3ff 0 0 0 0
1 b 2 23 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 c 3 24 6000f 1 0 3 0 4 17 f f 0 0 0 0
1 A 4 0 c0000 1 0 31 0 32 17 a 0 0 0 0 0
1 B 5 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
1 C 6 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 1 0 0 1
3 1 foo.u$0 "main.a.u$0" 0 param12.1.v 26 28 1 
2 2 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 2 11 0 0 2
3 1 main.u$0 "main.u$0" 0 param12.1.v 5 12 1 
