Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: sc_uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sc_uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sc_uart"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : sc_uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\DTU\1\02211\Project\source\fifo.vhd" into library work
Parsing entity <fifo_elem>.
Parsing architecture <rtl> of entity <fifo_elem>.
Parsing entity <fifo>.
Parsing architecture <rtl> of entity <fifo>.
Parsing VHDL file "D:\Study\DTU\1\02211\Project\source\sc_uart.vhd" into library work
Parsing entity <sc_uart>.
Parsing architecture <rtl> of entity <sc_uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sc_uart> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fifo_elem> (architecture <rtl>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sc_uart>.
    Related source file is "D:\Study\DTU\1\02211\Project\source\sc_uart.vhd".
        addr_bits = 32
        clk_freq = 100000000
        baud_rate = 115200
        txf_depth = 8
        txf_thres = 4
        rxf_depth = 8
        rxf_thres = 4
WARNING:Xst:647 - Input <address<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_data<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Study\DTU\1\02211\Project\source\sc_uart.vhd" line 265: Output port <half> of the instance <tf> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <tsr>.
    Found 3-bit register for signal <ncts_buf>.
    Found 3-bit register for signal <rx_buf>.
    Found 2-bit register for signal <parity_mode>.
    Found 2-bit register for signal <uart_rx_state>.
    Found 6-bit register for signal <clk16>.
    Found 4-bit register for signal <clktx>.
    Found 4-bit register for signal <clkrx>.
    Found 11-bit register for signal <rsr>.
    Found 1-bit register for signal <rd_data<6>>.
    Found 1-bit register for signal <rd_data<5>>.
    Found 1-bit register for signal <rd_data<4>>.
    Found 1-bit register for signal <rd_data<3>>.
    Found 1-bit register for signal <rd_data<2>>.
    Found 1-bit register for signal <rd_data<1>>.
    Found 1-bit register for signal <rd_data<0>>.
    Found 1-bit register for signal <tx_clk>.
    Found 1-bit register for signal <rx_clk>.
    Found 1-bit register for signal <uart_tx_state>.
    Found 1-bit register for signal <tf_rd>.
    Found 1-bit register for signal <rf_wr>.
    Found 1-bit register for signal <rx_clk_ena>.
    Found 1-bit register for signal <parity_error>.
    Found 1-bit register for signal <rd_data<7>>.
    Found 1-bit register for signal <ua_rd>.
    Found 3-bit register for signal <rxd_reg>.
    Found 4-bit register for signal <_v5>.
    Found 4-bit register for signal <i>.
    Found finite state machine <FSM_0> for signal <uart_rx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clktx[3]_GND_4_o_add_5_OUT> created at line 1241.
    Found 4-bit adder for signal <clkrx[3]_GND_4_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <clk16[5]_GND_4_o_add_10_OUT> created at line 251.
    Found 4-bit adder for signal <i[3]_GND_4_o_add_24_OUT> created at line 315.
    Found 4-bit adder for signal <i[3]_GND_4_o_add_40_OUT> created at line 390.
    Found 8x1-bit Read Only RAM for signal <rx_d>
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sc_uart> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "D:\Study\DTU\1\02211\Project\source\fifo.vhd".
        width = 8
        depth = 8
        thres = 4
INFO:Xst:3210 - "D:\Study\DTU\1\02211\Project\source\fifo.vhd" line 158: Output port <rd_prev> of the instance <g1[0].f1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo> synthesized.

Synthesizing Unit <fifo_elem>.
    Related source file is "D:\Study\DTU\1\02211\Project\source\fifo.vhd".
        width = 8
    Found 8-bit register for signal <buf>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <rd_prev>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_elem> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 4
 6-bit adder                                           : 1
# Registers                                            : 75
 1-bit register                                        : 48
 11-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 3
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 16
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 39
 11-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sc_uart>.
The following registers are absorbed into counter <clktx>: 1 register on signal <clktx>.
The following registers are absorbed into counter <clk16>: 1 register on signal <clk16>.
The following registers are absorbed into counter <_i000060>: 1 register on signal <_i000060>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rx_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rx_buf>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rx_d>          |          |
    -----------------------------------------------------------------------
Unit <sc_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 3
 4-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 217
 Flip-Flops                                            : 217
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 22
 11-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <uart_rx_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
-------------------

Optimizing unit <sc_uart> ...

Optimizing unit <fifo> ...

Optimizing unit <fifo_elem> ...
WARNING:Xst:2677 - Node <tf/g1[0].f1/rd_prev> of sequential type is unconnected in block <sc_uart>.
WARNING:Xst:2677 - Node <rf/g1[0].f1/rd_prev> of sequential type is unconnected in block <sc_uart>.
INFO:Xst:2261 - The FF/Latch <rx_clk_ena> in Unit <sc_uart> is equivalent to the following FF/Latch, which will be removed : <uart_rx_state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sc_uart, actual ratio is 1.

Final Macro Processing ...

Processing Unit <sc_uart> :
	Found 3-bit shift register for signal <rxd_reg_2>.
Unit <sc_uart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 227
 Flip-Flops                                            : 227
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sc_uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 112
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 30
#      LUT3                        : 43
#      LUT4                        : 10
#      LUT5                        : 8
#      LUT6                        : 15
#      VCC                         : 1
# FlipFlops/Latches                : 227
#      FD                          : 1
#      FDC                         : 44
#      FDCE                        : 157
#      FDE                         : 4
#      FDP                         : 3
#      FDPE                        : 14
#      FDRE                        : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 14
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             227  out of  54576     0%  
 Number of Slice LUTs:                  111  out of  27288     0%  
    Number used as Logic:               110  out of  27288     0%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    243
   Number with an unused Flip Flop:      16  out of    243     6%  
   Number with an unused LUT:           132  out of    243    54%  
   Number of fully used LUT-FF pairs:    95  out of    243    39%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                  51  out of    218    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 228   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.784ns (Maximum Frequency: 264.267MHz)
   Minimum input arrival time before clock: 4.736ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.784ns (frequency: 264.267MHz)
  Total number of paths / destination ports: 905 / 389
-------------------------------------------------------------------------
Delay:               3.784ns (Levels of Logic = 3)
  Source:            clk16_5 (FF)
  Destination:       rx_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk16_5 to rx_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.109  clk16_5 (clk16_5)
     LUT6:I0->O           13   0.203   0.933  Mmux_GND_4_o_clktx[3]_MUX_32_o111 (Mmux_GND_4_o_clktx[3]_MUX_32_o11)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_4_o_rx_clk_MUX_33_o11 (GND_4_o_rx_clk_MUX_33_o)
     LUT3:I2->O            1   0.205   0.000  rx_clk_rstpot (rx_clk_rstpot)
     FDC:D                     0.102          rx_clk
    ----------------------------------------
    Total                      3.784ns (1.162ns logic, 2.622ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 284 / 271
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       i_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           223   1.222   2.307  reset_IBUF (reset_IBUF)
     LUT4:I0->O            4   0.203   0.683  _n0303_inv1 (_n0303_inv)
     FDE:CE                    0.322          i_0
    ----------------------------------------
    Total                      4.736ns (1.747ns logic, 2.989ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            rf/g1[4].f1/f (FF)
  Destination:       nrts (PAD)
  Source Clock:      clk rising

  Data Path: rf/g1[4].f1/f to nrts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  rf/g1[4].f1/f (rf/g1[4].f1/f)
     OBUF:I->O                 2.571          nrts_OBUF (nrts)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.784|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.22 secs
 
--> 

Total memory usage is 188040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

