ISim log file
Running: C:\Users\BuccelliLab\Documents\GitHub\intan-dac-debug\HPF_tests\main_reduced_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
ERROR: In process DAC_modified.vCont_196_25 
 FATAL ERROR:ISim: This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To search for possible resolutions to this issue, refer to the Xilinx answer database by going to http://www.xilinx.com/support/answers/index.htm and search with keywords 'ISim' and 'FATAL ERROR'. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 35.  For instance main_reduced_tb/uut/, width 1 of formal port DAC_edge_type is not equal to width 8 of actual variable DAC_edge_type. 
WARNING: File "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 55.  For instance main_reduced_tb/uut/, width 32 of formal port fsm_window_state is not equal to width 1 of actual signal fsm_window_state.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
