{"Source Block": ["zipcpu/rtl/core/dblfetch.v@133:149@HdlStmProcess", "\n\talways @(*)\n\t\tlast_stb = (inflight != 2'b00)||((o_valid)&&(!i_stall_n));\n\n\tinitial\tinvalid_bus_cycle = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\tinvalid_bus_cycle <= 1'b0;\n\t\telse if ((o_wb_cyc)&&(i_new_pc))\n\t\t\tinvalid_bus_cycle <= 1'b1;\n\t\telse if (!o_wb_cyc)\n\t\t\tinvalid_bus_cycle <= 1'b0;\n\n\tinitial\to_wb_addr = {(AW){1'b1}};\n\talways @(posedge i_clk)\n\t\tif (i_new_pc)\n\t\t\to_wb_addr <= i_pc[AW+1:2];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[139, "\t\tif (i_reset)\n"], [140, "\t\t\tinvalid_bus_cycle <= 1'b0;\n"], [141, "\t\telse if ((o_wb_cyc)&&(i_new_pc))\n"]], "Add": [[141, "\t\tif ((o_wb_cyc)&&(i_new_pc))\n"]]}}