# Quartus Prime / Intel FPGA build artifacts
# Keep only source (.vhd) and project files (.qpf, .qsf). Ignore generated outputs.

# Project-local caches and databases
/db/
/incremental_db/
/output_files/

# Simulation outputs (keep hand-authored testbenches/vectors)
/simulation/modelsim/**
!/simulation/modelsim/README*
/simulation/qsim/**
!/simulation/qsim/README*

# Common generated files and reports
*.rpt
*.summary
*.log
*.qmsg
*.rdb
*.hdb
*.cdb
*.ammdb
*.kpt
*.idb
*.ddb
*.logdb
*.map
*.map.*
*.sta.*
*.pow.*
*.eda.*
*.asm.*
*.lpc.*
*.vpr.*
*.hif
*hier_info
*.tis*
*.sci
*.hsd

# Programming files / binaries
*.sof
*.pof
*.jic
*.svf
*.jam
*.cdf

# Netlists and generated HDL
*.vho
*.vo

# User workspace/state files (safe to re-generate)
*.qws
*.qdf
*.bak

# ModelSim transient files
transcript
vsim.wlf
modelsim.ini
work/

# OS/editor noise
.DS_Store
Thumbs.db
*.tmp
~$*

# JSON/metadata generated by tools
cr_ie_info.json

# Keep the important project and source files
!**/*.vhd
!**/*.vhdl
!LogicalStep_Lab2.qpf
!LogicalStep_Lab2_top.qsf
!LogicalStep_Lab2.tcl
!README*
