-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
-- Date        : Wed Jan 14 17:14:09 2026
-- Host        : humberto.asic.kek.jp running 64-bit Rocky Linux release 8.10 (Green Obsidian)
-- Command     : write_vhdl -force -mode funcsim
--               /home/hamada/Thermal_n/firmware_git/Thermal_n_ROESTI_ver8/ip/gig_ethernet_pcs_pma/gig_ethernet_pcs_pma_sim_netlist.vhdl
-- Design      : gig_ethernet_pcs_pma
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tfbg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    userclk : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    mmcm_reset : in STD_LOGIC;
    rxoutclk : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_clocking;

architecture STRUCTURE of gig_ethernet_pcs_pma_clocking is
  signal clkfbout : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal clkout1 : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal txoutclk_bufg : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of bufg_gtrefclk : label is "PRIMITIVE";
  attribute box_type of bufg_txoutclk : label is "PRIMITIVE";
  attribute box_type of bufg_userclk : label is "PRIMITIVE";
  attribute box_type of bufg_userclk2 : label is "PRIMITIVE";
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
  attribute box_type of rxrecclkbufg : label is "PRIMITIVE";
begin
  gtrefclk_out <= \^gtrefclk_out\;
bufg_gtrefclk: unisim.vcomponents.BUFG
     port map (
      I => \^gtrefclk_out\,
      O => gtrefclk_bufg
    );
bufg_txoutclk: unisim.vcomponents.BUFG
     port map (
      I => txoutclk,
      O => txoutclk_bufg
    );
bufg_userclk: unisim.vcomponents.BUFG
     port map (
      I => clkout1,
      O => userclk
    );
bufg_userclk2: unisim.vcomponents.BUFG
     port map (
      I => clkout0,
      O => userclk2
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => \^gtrefclk_out\,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 16.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 16.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 16,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => txoutclk_bufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clkout0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clkout1,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => mmcm_locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => mmcm_reset
    );
rxrecclkbufg: unisim.vcomponents.BUFG
     port map (
      I => rxoutclk,
      O => rxuserclk2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_common_reset is
  port (
    PLL0RESET_I : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_pll0reset : in STD_LOGIC;
    cpll_reset_i : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_common_reset;

architecture STRUCTURE of gig_ethernet_pcs_pma_common_reset is
  signal COMMON_RESET_i_1_n_0 : STD_LOGIC;
  signal common_reset_asserted : STD_LOGIC;
  signal common_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal commonreset_i : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__1_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__1_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of COMMON_RESET_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of common_reset_asserted_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair1";
begin
COMMON_RESET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => common_reset_asserted,
      I1 => state,
      I2 => commonreset_i,
      O => COMMON_RESET_i_1_n_0
    );
COMMON_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => COMMON_RESET_i_1_n_0,
      Q => commonreset_i,
      R => \out\(0)
    );
common_reset_asserted_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state,
      I1 => common_reset_asserted,
      O => common_reset_asserted_i_1_n_0
    );
common_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => common_reset_asserted_i_1_n_0,
      Q => common_reset_asserted,
      R => \out\(0)
    );
gtpe2_common_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => commonreset_i,
      I1 => gt0_pll0reset,
      I2 => cpll_reset_i,
      O => PLL0RESET_I
    );
\init_wait_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__1_n_0\
    );
\init_wait_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__1_n_0\,
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      I4 => \init_wait_count[7]_i_3_n_0\,
      O => init_wait_count
    );
\init_wait_count[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4__1_n_0\,
      I2 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__1_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => \init_wait_count[0]_i_1__1_n_0\,
      Q => init_wait_count_reg(0),
      R => '0'
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(1),
      Q => init_wait_count_reg(1),
      R => '0'
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(2),
      Q => init_wait_count_reg(2),
      R => '0'
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(3),
      Q => init_wait_count_reg(3),
      R => '0'
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(4),
      Q => init_wait_count_reg(4),
      R => '0'
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(5),
      Q => init_wait_count_reg(5),
      R => '0'
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(6),
      Q => init_wait_count_reg(6),
      R => '0'
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      D => p_0_in(7),
      Q => init_wait_count_reg(7),
      R => '0'
    );
\init_wait_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      I4 => \init_wait_count[7]_i_3_n_0\,
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__1_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \init_wait_done_i_1__1_n_0\,
      Q => init_wait_done_reg_n_0,
      R => '0'
    );
state_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => state,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => state_i_1_n_0,
      Q => state,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_gt_common is
  port (
    gt0_pll0lock_out : out STD_LOGIC;
    gt0_pll0outclk_out : out STD_LOGIC;
    gt0_pll0outrefclk_out : out STD_LOGIC;
    gt0_pll0refclklost_out : out STD_LOGIC;
    gt0_pll1outclk_out : out STD_LOGIC;
    gt0_pll1outrefclk_out : out STD_LOGIC;
    cpll_reset_i : out STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    PLL0RESET_I : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_gt_common;

architecture STRUCTURE of gig_ethernet_pcs_pma_gt_common is
  signal cpll_pd_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gtpe2_common_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_PLL0FBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_PLL1FBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_PLL1LOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_PLL1REFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_REFCLKOUTMONITOR0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_REFCLKOUTMONITOR1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_i_DMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtpe2_common_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_common_i_PMARSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\core_gt_common_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\core_gt_common_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\core_gt_common_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\core_gt_common_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\core_gt_common_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\core_gt_common_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\core_gt_common_i/cpllreset_wait_reg[95]_srl32 ";
  attribute box_type : string;
  attribute box_type of gtpe2_common_i : label is "PRIMITIVE";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtpe2_common_i: unisim.vcomponents.GTPE2_COMMON
    generic map(
      BIAS_CFG => X"0000000000050001",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK0_INVERTED => '0',
      IS_GTGREFCLK1_INVERTED => '0',
      IS_PLL0LOCKDETCLK_INVERTED => '0',
      IS_PLL1LOCKDETCLK_INVERTED => '0',
      PLL0_CFG => X"01F03DC",
      PLL0_DMON_CFG => '0',
      PLL0_FBDIV => 4,
      PLL0_FBDIV_45 => 5,
      PLL0_INIT_CFG => X"00001E",
      PLL0_LOCK_CFG => X"1E8",
      PLL0_REFCLK_DIV => 1,
      PLL1_CFG => X"01F03DC",
      PLL1_DMON_CFG => '0',
      PLL1_FBDIV => 1,
      PLL1_FBDIV_45 => 4,
      PLL1_INIT_CFG => X"00001E",
      PLL1_LOCK_CFG => X"1E8",
      PLL1_REFCLK_DIV => 1,
      PLL_CLKOUT_CFG => B"00000000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      SIM_PLL0REFCLK_SEL => B"001",
      SIM_PLL1REFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "2.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DMONITOROUT(7 downto 0) => NLW_gtpe2_common_i_DMONITOROUT_UNCONNECTED(7 downto 0),
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtpe2_common_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtpe2_common_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTEASTREFCLK0 => '0',
      GTEASTREFCLK1 => '0',
      GTGREFCLK0 => '0',
      GTGREFCLK1 => '0',
      GTREFCLK0 => gtrefclk_out,
      GTREFCLK1 => '0',
      GTWESTREFCLK0 => '0',
      GTWESTREFCLK1 => '0',
      PLL0FBCLKLOST => NLW_gtpe2_common_i_PLL0FBCLKLOST_UNCONNECTED,
      PLL0LOCK => gt0_pll0lock_out,
      PLL0LOCKDETCLK => independent_clock_bufg,
      PLL0LOCKEN => '1',
      PLL0OUTCLK => gt0_pll0outclk_out,
      PLL0OUTREFCLK => gt0_pll0outrefclk_out,
      PLL0PD => cpll_pd_i,
      PLL0REFCLKLOST => gt0_pll0refclklost_out,
      PLL0REFCLKSEL(2 downto 0) => B"001",
      PLL0RESET => PLL0RESET_I,
      PLL1FBCLKLOST => NLW_gtpe2_common_i_PLL1FBCLKLOST_UNCONNECTED,
      PLL1LOCK => NLW_gtpe2_common_i_PLL1LOCK_UNCONNECTED,
      PLL1LOCKDETCLK => '0',
      PLL1LOCKEN => '1',
      PLL1OUTCLK => gt0_pll1outclk_out,
      PLL1OUTREFCLK => gt0_pll1outrefclk_out,
      PLL1PD => '1',
      PLL1REFCLKLOST => NLW_gtpe2_common_i_PLL1REFCLKLOST_UNCONNECTED,
      PLL1REFCLKSEL(2 downto 0) => B"001",
      PLL1RESET => '0',
      PLLRSVD1(15 downto 0) => B"0000000000000000",
      PLLRSVD2(4 downto 0) => B"00000",
      PMARSVD(7 downto 0) => B"00000000",
      PMARSVDOUT(15 downto 0) => NLW_gtpe2_common_i_PMARSVDOUT_UNCONNECTED(15 downto 0),
      RCALENB => '1',
      REFCLKOUTMONITOR0 => NLW_gtpe2_common_i_REFCLKOUTMONITOR0_UNCONNECTED,
      REFCLKOUTMONITOR1 => NLW_gtpe2_common_i_REFCLKOUTMONITOR1_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_reset_sync;

architecture STRUCTURE of gig_ethernet_pcs_pma_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_reset_sync_1 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_reset_sync_1 : entity is "gig_ethernet_pcs_pma_reset_sync";
end gig_ethernet_pcs_pma_reset_sync_1;

architecture STRUCTURE of gig_ethernet_pcs_pma_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_reset_sync_2 : entity is "gig_ethernet_pcs_pma_reset_sync";
end gig_ethernet_pcs_pma_reset_sync_2;

architecture STRUCTURE of gig_ethernet_pcs_pma_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_reset_sync_4 is
  port (
    reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_reset_sync_4 : entity is "gig_ethernet_pcs_pma_reset_sync";
end gig_ethernet_pcs_pma_reset_sync_4;

architecture STRUCTURE of gig_ethernet_pcs_pma_reset_sync_4 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_reset_sync_5 is
  port (
    reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_reset_sync_5 : entity is "gig_ethernet_pcs_pma_reset_sync";
end gig_ethernet_pcs_pma_reset_sync_5;

architecture STRUCTURE of gig_ethernet_pcs_pma_reset_sync_5 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_reset_wtd_timer is
  port (
    wtd_rxpcsreset_in : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_reset_wtd_timer;

architecture STRUCTURE of gig_ethernet_pcs_pma_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter_stg1_roll : STD_LOGIC;
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_i_7_n_0 : STD_LOGIC;
  signal reset_i_8_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair140";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(1),
      I1 => \counter_stg1_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(0),
      I4 => \counter_stg1_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_out,
      I1 => reset_i_2_n_0,
      I2 => counter_stg1_roll,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      I5 => counter_stg1_reg(5),
      O => \p_0_in__0\(5)
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => \counter_stg1_reg__0\(4),
      I2 => \counter_stg1_reg__0\(2),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(0),
      I5 => \counter_stg1_reg__0\(3),
      O => counter_stg1_roll
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => counter_stg1_roll,
      I1 => \counter_stg3[0]_i_3_n_0\,
      I2 => counter_stg2_reg(3),
      I3 => counter_stg2_reg(8),
      I4 => counter_stg2_reg(11),
      I5 => counter_stg2_reg(4),
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => counter_stg2_reg(9),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(10),
      I4 => \counter_stg3[0]_i_5_n_0\,
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(1),
      I1 => counter_stg2_reg(6),
      I2 => counter_stg2_reg(5),
      I3 => counter_stg2_reg(2),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => reset_i_2_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_i_3_n_0,
      I1 => reset_i_4_n_0,
      I2 => reset_i_5_n_0,
      I3 => reset_i_6_n_0,
      I4 => reset_i_7_n_0,
      I5 => reset_i_8_n_0,
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => counter_stg3_reg(4),
      I1 => counter_stg3_reg(8),
      I2 => counter_stg3_reg(1),
      I3 => counter_stg3_reg(10),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(9),
      I1 => counter_stg2_reg(5),
      I2 => counter_stg3_reg(7),
      I3 => counter_stg2_reg(0),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(8),
      I2 => counter_stg2_reg(11),
      I3 => counter_stg2_reg(4),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter_stg3_reg(11),
      I1 => counter_stg3_reg(2),
      I2 => counter_stg2_reg(10),
      I3 => counter_stg3_reg(0),
      O => reset_i_6_n_0
    );
reset_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg2_reg(2),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(7),
      O => reset_i_7_n_0
    );
reset_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter_stg3_reg(6),
      I1 => counter_stg3_reg(3),
      I2 => counter_stg3_reg(5),
      I3 => counter_stg2_reg(6),
      O => reset_i_8_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => wtd_rxpcsreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_resets is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_resets;

architecture STRUCTURE of gig_ethernet_pcs_pma_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  \out\(0) <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_sync_block;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => rx_reset_done_i,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_reset_done_i,
      I1 => data_out,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_0 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_0 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_0;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_0 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_10 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_10;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_10 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_11 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_11;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_12 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_12 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_12;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_12 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_13 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_13 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_13;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_13 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_14 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_out : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_4\ : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_14 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_14;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_14 is
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03443377"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      O => D(1)
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]\,
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_1\,
      I5 => \FSM_sequential_rx_state_reg[0]_2\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFFFDDDF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => \FSM_sequential_rx_state_reg[3]\,
      I2 => Q(0),
      I3 => time_out_wait_bypass_s3,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_0\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C48"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => \^data_out\,
      I3 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => Q(2),
      I2 => Q(3),
      I3 => rx_fsm_reset_done_int_i_3_n_0,
      I4 => data_in,
      O => \FSM_sequential_rx_state_reg[2]\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => rx_fsm_reset_done_int_reg_1,
      I3 => rx_fsm_reset_done_int_reg_0,
      I4 => \^data_out\,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3131C0CCFFFF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => \^data_out\,
      I2 => rx_fsm_reset_done_int_reg_0,
      I3 => rx_fsm_reset_done_int_reg_1,
      I4 => Q(1),
      I5 => Q(0),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_15 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_15 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_15;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_16 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    reset_time_out_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    data_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    check_tlock_max : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_16 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_16;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_16 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal pll0lock_sync : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050505050505070"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => Q(1),
      I3 => pll0lock_sync,
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_pll0lock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => pll0lock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => check_tlock_max,
      I2 => reset_time_out_reg_1,
      I3 => reset_time_out_i_5_n_0,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => reset_time_out_reg
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0D1D0DD1C1DDCD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => pll0lock_sync,
      I4 => Q(0),
      I5 => data_out,
      O => reset_time_out_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_17 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_17 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_17;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_17 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_18 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_18 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_18;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_18 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_19 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_19 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_19;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_19 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_3 is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_3 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_3;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_3 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_6 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_6 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_6;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_7 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_7 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_7;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_7 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_8 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_8 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_8;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_sync_block_9 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[1]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_1\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_3\ : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gig_ethernet_pcs_pma_sync_block_9 : entity is "gig_ethernet_pcs_pma_sync_block";
end gig_ethernet_pcs_pma_sync_block_9;

architecture STRUCTURE of gig_ethernet_pcs_pma_sync_block_9 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal pll0lock_sync : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => Q(1),
      I2 => mmcm_lock_reclocked,
      I3 => \FSM_sequential_tx_state_reg[0]_1\,
      I4 => Q(2),
      I5 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500450045FF"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => \FSM_sequential_tx_state[3]_i_3_2\,
      I3 => Q(2),
      I4 => pll0lock_sync,
      I5 => \FSM_sequential_tx_state[3]_i_3_3\,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pll0lock_sync,
      I1 => \FSM_sequential_tx_state[3]_i_3_0\,
      I2 => \FSM_sequential_tx_state[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_pll0lock_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => pll0lock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFEFE02AA0202"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[1]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08BF08BB"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => pll0lock_sync,
      O => reset_time_out_0
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KYJWzR4vcKBSZu8Xwex/6tmg53LVElcHlSQriBXJNPcz87+7TONysl4izxwXP9yEvug1aeLMuJV9
QpCnAYHZHXfLsNRjUCmA+BPVRelbdqqB52e3uXeIusRdKf9bJK4vTbT3G0lEoFHH5X7C9bSLI4YT
sZUjuHirRGeJHd/b3e0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
yo2V0dC7eF/FmwCqmZxlpuXtmB0HywmWLHJT2jcPSMAC1OXxijmfEbvJ+5lPdLPxXgr9jwwXxwMr
v6iklkYNq+D0goSg8ugfBWwguc77JQVz+jMEKP5qhn7Ri+tKZ00wMjngOlr69eLBesdgH5S7cB58
MceEDf75gNDYQTVzBMlKHcS2mYGmDQkhlgD+FDqOy0bnjw5cKAR61rsdl0A5rMVryGdDWCMhdTU1
ZF8hcDIYUHZBc1Rt5KmxBFRnumpyZkvST8/JckJYBT4n5h8I+vWWI5/wUepjQAwCpQDRQx1ya6wF
c65P3BGTHHaZgJ18lQGc+LhcI9bXwV/MpMi4vw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FMyPG7pILxysnSMbT2vgWSttyZukEuB9wb0W6Enmto1g4p73zQOy/y6J4k8CeKOmBonMsMxgR96B
7ymzkfztYO6rjGzDtyLRZci3g/2lEhq7hFZJpTsqrjCfl6rJRxYEFWRru2wNunKSy8gmBjTS/oYO
W2Fyj3KEM9HxqjqZyog=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iv7mhm24oKZE/f/TTAt2P/10rXi8j8ceh05JuZQyLJt6z2wemUiiehGVSeIEc+J/5A8Ky+p5jZlR
zcDz/M6c20lBgNhKjU5Y5/MHKgHsXLEYT6mdLioI9YMqgbzgxL4Wl5NSDSxpPVJXa6dKPuX6edQ+
O9X4vUbFWfAhQRmpfaMfpkrepNBfrxu83VYFIDBh9Oojikqnqx0cHXIwFJoUpIHHG4CxxVcaEr6Z
ckCcd8GW/diuMXklBhICPDSmVB8npY6equ70WXNvlpGqCwoAjF+X+W+fUFLKSuFq9RhGZ5fZpSUd
SuqmoFu4K0kSHyOI0uGqPxSbF4IXp1jtRXncIw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G1Dg5WUJaLlOLKvgoRqVkbfWuFm3+8fXpsCVayvBniajy/El8hUFZpcvlPgh+rWnnYMXGY1+dgcv
tDit+krZVNCgFHV62uCLpEWe2SLCJrR+6CKtb1o7z3H46ojm1rD3p8jitykUqmFj/lWwZwCa4lim
i6Pb1Xa2ZSoV3OD/bC+nQ5fvju/wDCxruGqzxHiUM2N1jb5uZk4YmAdOZyHHdgs0GdFQhuc7ZrW1
gZo5cJKb8Km1Wd8ARflhofc0R7eS2WmC87uF4r0un9/OaTBgYqsqLOpX5bnGEEge+qTEKWDyL4h8
Ume5IveElh7cPp3ShEIH/D4P5T//a6ibft2Ehw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g5+VIKoLaErnfHgoHvjVbfqwQzBWMaP4R2LjkVr68qIXmeoeDhzRRLQ4wlH2S/rFzovDzSTBGdIH
oYYiMg609yl+k/B0IljBcarVRsDmlnXA7zxLHWEVsbDmINIsmSgfnKupCURx4WTMiTEEnzpFOgSG
FNO38PbbriYMLv1VGWMjraOnk5lpxKjghmEvEUYWdOVXtm35Hrwap5YAyCOqPfL4p2v1H2kOgkPc
Vzn++2QRO74wFlIWhRH7Sd/lyg0d/qv8cKPWbGlk4FtIBDWRpbH4IRSA97sUSTUS667ZXQ10dti3
LWf7wAVnNVkHNDGi5ztKc3PoV7Bz/abjdFbXkQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqvjRf66eFgeN/Z8ybsPcYyyIE05+qB7A909cHStC2BZH94z9sKHr0fQY+x+VvxYGTniR1aGjPx0
53ONyQQVvubqZtHZYB2iWA6RzLHFnzu1fS2eVpSg3lf815QAPoyC1mqE9mV9uFW9XFNDA4sTGbsE
Mm0X/palJ2COd2driADaaF01JZ04gAffkGtpLrHWtH/LHgHRjXt6AyI5/CdmubuRcdM1FUvp/aec
tl/Keptqbs1dnnUMqMTDG7zPcKewV3+EukMtVuc2RguUzNM9zom97XVDLrwA52GD2wn6OgEjqW/v
WrDNmT+/pCGVhQbbEbc+krAFY12VnOMEQVU1SQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vt6GqHaOeiXWiOhNHC/zgACS4w7PkN49ZzDNMk5JhLGd7+8h4IyHdcFgaF/HLlCR/eReBugWAosy
AaMap069hD7E94rLEU7fFxdbkZYD6qLfs9Gu+ij9YllluEaMg4o+AqGHNNeYYWvs2nl4L5laUAfa
rYPwqHTRWLtqj1pmCtIp/YNnRATHP7qibNftjKYmVOdFpGM9mVr48pZYhbHe9OJtqKtLbzRIJrIn
XvtuJdPHttlExSyMmORUbaLYh5oiwdUbKKxCiAfz1mHaxpbH7EQEjplH6DVHCR0wl4UUpLpS4XqY
m2xvNOHiblEfeMbqSa6geR72WnSxMQyg3r+EDmXpy6WQLES2V1n7H/8kkv6d64A3A6sCbo65No25
Wvo8CYTCnPsHPuPOj79pIFf7guIv0k5LashTfHLLIR5JkLQKHAYzeu7qwv4NIUhIsngmILHqlN57
g42UvS9VND0MpaQoTa73SKy0/uXKITax5YnsQT6gB9Zuh4v93mQiuwse

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OYMs23XUcbQ/M2VNEw2Xoqu7rprn0Zo52KrgROUZzOWxj2vqiE8/ZJRGyB640nrUUC48KRLpb0um
E7OYiTf+sF8tYI49vr5OGew9/TE/Sv8rMLuAP9LLfXxqGyylb9KuDHYuzHEHi31oLMR7ew+Ki243
py8iOp9Ucpu7AaeoqYLp4bTRee7GH4YKqWARaTtjbQtBGhsk8oL2ZfgW1eR6HGkMrRekYlvvymo6
tgV2IVO0xrmS/XBmTYaV4/LYaZVOn0Tydjcx+A1ERtrPrvPIn3HSuREXxKrg7P0B+4lmpJlTBOSW
Pgun3bqS7nhgp22NV4RNku457E5J0aTZylZ2wg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KnsZLKALDWqncIJgzAKfboAuo1VaWQUcXKcdRXyL4Ex6lEqsmmKTvxZ6EfVlq4HiuTHkw5MX+NK3
1g2d9wfipvhz8BH563axa8qzO9xe2utPb9F2ISfN1Ds/KOGS9CrQOp3fWf3Y+gk1h1XF/G+BeUAd
v+eyBhX4zlryy63IOrd6NXvYMXdZijqYhV0BlhV3rj6h7oLGezgoNXJZmXnX5xTnIKcQdZouA88t
q/0lfTuWkYlGmOlNEYGIHNrd8AGkElTrxjKoRYVp71MYrclJ7UA0LgOLL9ClcDM7WM6zrXFsmPdL
31jIWwy/HWrK4DuuyP/SScJg8qoy5TJLTbbvew==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
e6JH08Az14VwmgDMM6NOUSh9Oz7q+rduGKFU5Jb8XZOaLO8kMDmApqoiHHUZcoKttzzKMBTFVbns
ACZQBPxPvUO8eIA9UpHKrHjydiosMrG4UheuLv4ocQY+xjVga6bwymdKcX29JCXvl3Y0e66unMl2
m6p9QvQVNUvDPFde0n8uMKr7vTUEe30tITbHs9xHBQFlARKj7GCj5g7KKJHY64BjBjObX8NWO+we
GuhjRWN/wtE1u/CGXwx6E+J8USIu+2ydw3NCPMWN9r1XR6ivKEZJQX/qS1veF16Mpnl+VaU7q5R9
fAvl220pPNb9Li/+/Q9p1PLYcagpeKsg+lo36g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 273824)
`protect data_block
GZK2pWpEvluWQRyosviEuV0xume226spBSut92QmEW65E/zuNQMnc/YJ0V7R8pup1oHb5lmKimsl
qghhPtTQJxr7BNcRTSPJeHIqBW5iwZ7CzjMQqIJRY4wRpY3XHW2Ce1I4w0C+8TjEf2riNNp7sI5s
qVIsOFeNmGjLTtJa6ljVMehupdZuiS1D1KO2v/HccqQRiehErtPj0Pn5iN3PI9cg94rtMiRV4jRW
fKckKzD8z2DToND67JVOq7lV2F1Jghey83jLxwgmxCKqPoaYOYrNKjPW8N1Y01WGbtXPp/jBmhzB
2phSJUvOktKQJ6AZfL39/OJz7JAHq/69GHt/zz1yi16PtDstrrwk5e5+oGb5JQ8Yye1aDwrDMks6
s1zIH4CeUVi6Akvk7ZJHP5TTKCr8Fn+dJy3/HFCCp9AH6zw1mU/I3q4LckVxrTJEb0BZ3Za7VoSv
gVJjE9kWmU6zbmhyRTAciFHEg9U6OM3V/oK0DFDqjCEt1KP+S3VxIyvYOb4g19wHYMCjkj8M1LHr
NDoggXcyDMHKOps3+Kzail1zgdDPGhtflEFtamYeDgiv7lHlNUJKllfw0z41NmP6it3f6qFGybei
B8k31pv24f1obaxC57vS7anavf+f1nCyMsHrZGLsoSBQkDhxLFUceChKuxm5vFcXMbvRR0zpKxF7
jUfrds7R1NhELqVUokzo4KFN+YgocmOgOdUjI8Vj2X3VJgidG7jk+dkjfx9mse4A+GUcAFTab2jn
cB2GvOpJSjz1mxCBax61B2/CqW2IFZFhkg8S8KzxQKTRgrpcqe+VV+V1qsl+CzAo4kumdkD6IC4Y
vFGmEGk+/cS7hzmGAqe6dZDAcYkdGyD5su2ZJXn9jwKo6NF01tnkq+CL8QB4WOnKO4GUqgpunyo1
LP0xq6u4ut/Ma2KCoGGeNOUsMwqnzBYpcbLi33n/VOb74u2qvxkUdDjKtktyy6u5Heb0jGxuCp4A
viPpzioDl79FDSXWCHaXX1vrvUhaNU1ETb3u5j9f3AXAT0RUodlacbLUFUmKx/fzq5Rj4ar/W8Ce
R6TsEPIfqYMGKAKVpZgduwYj0TQYgsG6rR7GEYmhyHb+LXha1fWNgqlv1zz6SkNcqRu9saG6w9IC
P++TD90BhQLCshr0tUBlMPvX9hDAD0mzpXGg8vQfAKiyssjzc2Hv6pfP3i92orry9KNCNZIIbhuT
P/C3B876PX1NYfPQUfZdQaBPKZxxmU5ZQ7zNA9fRPFEXMgnUCAAuUdAQOSbrpaDeafeOty7ZZRaF
deBCdl8FTndEQC36N6kragGDVUggHqEqkLi9YAVMr461rdMQBjtPD6r3psskr0MULj1pcYjNRoXn
+PW+Jmd+g8EvVw7kgUh/rKV0Pnx9Ka0whry4x1tNEtKVpXxSROChedZ3HMZ9OTBIEXeweZhqOoZa
kQGfRzNgIElIWawhT/t/zgpeUhG+2MEQIWtpM8CgCb3A1zRqNqA9ARDblbcn8CS8v2eGw7/dQJAt
kv+gCgp8uYgf8s5d8+/EmBH07B3mChHE0hMgRsEnkvKBosigw3hOOwVKZNZRSgocZCUPp/8UlQY6
ve1Frh2DCeNOBPFPq9puJ80TfiW0181r5cBmKMmYZsZhY2+3yR6f7ytLcbP82mRjBV+yuKLEJMVR
2qb93Bcu65tsAeHRDh+7jabVVtiCb6qt/ltsyroZEb53bcSFCeEJ50OLyJVF1bj8UCEKco08nw+9
r1lrN3FP+6AeLBdsoGvRkmvA6YC65yHn2ksBoL7ECeMO4W70Ks4KCrFxGKoo+gWrXGUEzBCPolHA
0DVYzfxlm7BQu/1fjEjyOo8DwqQ5M/tC4Cegk+XN2U8vSlzY89EarL9wo11l6HR1oBTsMKq+kYOq
ZTO2mM9paXgHKJRUKufJVDkFymthe11szDpfd1m7zP3p2sefyg8rEXFo8dxcmd4WTFY552UUl1Tp
875v5k0SXlj3QO8fxDaEExK8fKxcr2RyvWMyG2+5Wja/dxEorxJQkRRXlxYJofruhCwpxW3WllJq
7QO1t/FYzP/4GY6YpRoKslrTaGSD93qafgaMjR20unEuIXfD6C6md4EsSoInPfaVFkWGnwj4X/gv
8ofQK9QuXuJSeQJRDxMYLFODrZpkWNTolt6ZnRp/Pq257aDAQ1oiLMsPTgoWL+LtwjYDdilzoQfe
lfXofo1h9eN/PSPmdSbHmOxRe1WZ5V146M1mZnvLExHXRBSIUZnsIOotMAyfEpUU76gl8GXITJbR
/XctIymWnIi/v0BjfnxmqSVbTYKWhBUsg42/lunISdoytosKu6SHSGPmE8OSkyJm8ldp5u9/ra+M
J5CUS6gmKI/IgfSNGqPMM3ASJQ0P+1jGwH1LznuHrMhV+OjOSJYQkv0JznsB9lc80pNbqXG8WLbQ
+sKHfIqL4xWriHMDUppGtBOzWMKF+U6uICgYLTwVifTT+KGbXawQLJnaXUzKklg9FN61F06Q6VY0
ovyN0DvCOwUvvkCLNtqGsJC59aimJfonJREacF978t1yy+x4JEdXGas6c4Qfb6Od8L0wacqjCVDv
Iuki7wjra110rKeVE7QA50ztHV8p0GbLeK/TaNLwa6cnIfX5CTk91OGKUaDR8EVhpyfoDpwvJmpV
JkxpZ2nOhZb5QLcpfkwaI/qXUT9167VyqE8P3SZ2cffdofWuMygiTi5ioETGc8crnaiARHP1eCgv
cTGyy8ugiUQxx8kx8b8b0P/u4T0I/8AR9dAdfAJeR/2bSwl3l/1ds7lxUFNeUxkZwo5IoKNn24C5
OYI1Tx4n7LZ/WYCibg8j5/R7hHfMe4bpUPov5g++KG1XCqNeKeZrm+nEjt+Qu6f0BY1AvcLXU17Z
C41N6DM0/yyk+lG0JBAPFjZjq7TxU1MFowYSuOWinnHdsSdeSXJJAdxN/xYJxCIhX3LuGthtlJ8H
pQc/PXExnhPCewfQ1Tfv4M8g0fXJd5QGQosIoI3ziUapoY27QNrlgOIu6Qe5Q73ojm0mY3/nXXY7
rzXr79jy3igw/SrZSsZqZx17u/wtK5rSSFZFdWMu6xiWGjbGOlTkbyIy+rbePrJ4S1wDWRy6WoRM
/DhMx0RD4g8oDPiHN1cdXL017Rhhb5hcr2+CsLlnPKNzj48M67p2sCSOOXJSudw+Adn60ExmxkOv
EE7TgA10Z3PeWOkXDW44v4hE3Sj+c7G3hI0U8ICy5/K2xgja2m+nYqdn+IP80OlETxsqHJwCMlxS
yfu3l4uGdwKZNd9jIiDrORMZMZv+9eC7/JuF6B7nCoYgM+kkF2o9zC/bgUBkRLK7NpDNPWfF9dPA
l4SDAdgGYxW5r3MgP248OZzZXX7luO8d1ByZMSRnwZducuXF/d9WLVDMBCZzQHYUbMrglkh9mEMK
OnGauiKkb05S9fbJr30LAbdRt8VfvRdG+6gqFk1VSsLif4nGjT4+BBerAc9XVIyAa7Wavx60Dk+u
ySUwnHfK+01gLXXDctfcNg2wGVtvk8Jlzpo2tbTi7QbQHXBQeeJTtOWUjk+8e3Qu4EmtDsqYtGWV
DWoCDU3rZA1Wv+Sb5OzFSVtJzRXhApQhMZzHWNfr64nXfUNLzyroZa1X+d9Zow8ZUmjQ3EIGM/tZ
83H2RDtZao/jZUsDCedEHEHi4ll1smd1iI5y6GDIWxB2+3LJNImZ/9DCIAHAem82dSSlQMMS4L/R
MTb3KzSR6mROMALSe/0AlG6bYUSRHjK7ImUwZMKQWduR+/WkE3MLTBGBlvmjDaxVIT/A32mT4LsC
751XkqtXhLsrD3XPzkZ4BYabYzo6Mb4Bi6KffSwoDYN0kjm+MUmSjcIR3rcLQefEl+2s6aGV3mFA
W/w24ndeeAgoixvGj/MYHT3CY7K1Wkc6FZc3JIrh1nMRD4Fnn9llrklH+UwvO86G1txETn56iMvH
gcgr/YWJV/Mq+6x/YtkvihYtuJhrpbdfrThmIbp/O6GRInO1QmHmeZYzpdGNb3dYv9JDXogcTvcm
F2pi6BE7pxhus07fTUtEa9ktNhFRadABV+abJARe7tbw44OSfYTLRy5Qz6BdxtYSdO+b0CExavLo
xAzvlag2QjoHnNlVgqmr1rZnWOSoKSIaqCTGstrMMrUB3p2/cFSe+dd1hlOs+Kqxr1DCnkBFAg9v
dNBQtk7xowF1FR3HeeyIry8Sw2+hnbnn3wTu5nAXPTmR/0ADATA5Ddr57qD6/gM6GRHxTtP1mGQD
pbY0XupYAZeDqVlAX3cuMPbMIFfBaG4jg96ZyZG3keB5HktNgkE/IcafCER7iW6wGYlNpqLNsXs2
lsQ+nvetmaNHc3Obr5ThVqFNXPMBnOfi0/vly+BNGEBUVB2oG9X4Uge3UbuXTXzaVRzN033lBB8H
ioBfcSaucW07652pA0V//LMTDwQWXgXmkrFfd+LBs49YxQG4JHEJMUhOHhVBtNuUzLEO8P0fCnST
dC72bM19Psj2yb4/3Q/zSa8c9J7SaYCA92DSmXA7jaIb9f8Wf9p1Cj2enYjj44D5jp/Hp6W4u1AW
BAyL4xG2eQpbbnBUb7g04akPw72wZB2KhqYSIqiHdkenFQC5GJHgWSpLL3uiN0m60ikes1IeIbw5
vGbSfGrX9NLoNoVzP15rTXeNnDPnViI/IJeduvZMxTLAE7i7JdKPYGVkxcrRE+NiEqx0J0IzmRkR
ZUmLgGNih4D3jlPb0x08pBGn0MDW5jgvfz87xMs+zxrFlzwQ57dOSaAQN0ngE93721wWlKPdfas3
FgfEpLl+pIXd9KEoeelxDrMr/QP8ivLPYFqDdsv+6VWfP7UMMd0sV+MQN5EI22V5BYmyPYlUb+z5
wDdJSWPUZDsWnvXvU51/ux/1hdYmBx+SMVaZDzACkQH7QpJdY/mqrHT109z6/hurs5WIin+lafiH
i+3ICGej/SyCmvFECLgEv9QKewPxZgA3q5kAngjFtPUPVykabWogznUqlJEXVU0GprOcQrkIyuoJ
VTcN72BCcMxYY6oGzKDAjE3AT5G/CAm72mc3hryZLXwhSSSxyTtzKquwVwBEWlzf2voI5nX+nu8H
l1Nul8YPOW6wRyCbUqFApWVC2CK3Q6oJ/5xrn1IgWJ5f/kkzu9pvqGyXo65rG7Naw7C3tR8oelAX
D7kV+Rtsb+/uAA1CtdS2/bwK1B471z0rd7DHP0PSElFjBtgXRty5qLTkapAm3wmpKFTxUMhdGIa+
iQYddj7yzKAx8iZfDwsc/2Fe6R55RfwKSV0UcG83BFB4jl6UvoZhDvXiNSgAnjXWpJVw9x8WRIUc
SObGqElHZqmuHUYWkP2KpUP6JG2F34xbwnps2bRNCvI5ok2odoR2tbwGjcFYPb4Qn6oAYF7PvJet
m1hRiomf11Fn2+els9EOGV+AKAAH50arvwO9ipgeidLD2s5dS7am3U893kHUGkogS/ZPUTpRXNtE
2BusC+LjGck6hEq8XDHsFb7+YjvO3+GHpCXu5ojIu0MllJn9KvXXU9xp43XI5qTqUSGgylbq9fvt
X14WIM27THOej3Aj757uV0QSHNbE3Wj/vS9eFtE27tavA+ZNqdhzR3ADiMmYDcMHIGHVLLbnx34V
UVihxGDK0OZumCR6U+JfMFh6yCJjkM91l8hUnIKuCfL1NvC+geweVIWmfx0OgdYpfE0DbVR1J1L2
js2Vl8Fv5SAdRw6+5fGDwIxIB6QgkwWnCUPDydAoLkYdj+5iduLKjrDQJR/uQAia+YfogbSc4QdX
19yV6KpiXvHPF1l4ih4tRwt14ixsbg9iomAlxD7BsLnrSuk8/fWqbMy6PH6+TP5P2oyqb2P0CMM5
DBjjM2EdTu4YC668GEYtyqEX6NOowdOVDfavsWCOTxym2DF8O6Ygrq7OzV9L0T232cEPbhgkTrCP
0g1RgVe7jnC0QqNIv+ukiRVrm4tHkSn85f6yIF+OD67kSHHKdibrbguG0Noyl6Wv2Fwe+GJGg4Yy
CO50DJB3fWSycGBy0i9CTZ0mCWwh0Ix9pnfaXILMOW6v4qXFUvJ58TMm1Ct6zD7WUDAOGt6x57Lq
tdswo3J+fYGnTrsJ/R+ozjkppSQ7L+sL0nHTRg5sUuQpPvHiO3hNTeR7tbpO4hb2x8Ct5wT8v00u
glIPHu2Baj6810viA3xQmgTem7r4uPFunhISoi20kAhvlzELI/2xRP7WskwXsmwvLyzVJ01bEgUz
V/9DOCF4+YbF45n1nuQ67grgD/CNnjKZ3FaTKRVM6kbxftEn2MFI2SHDk2mdx+oJZhvBkKHpsY6N
x1YBKjoViKnvsIrAXgE9vwGItrZkhnBO9S5WcAXD9Feq8OWPssY/KDdPYEa3YMTIPWphxjfO0khz
mZlAsyRIFhcFCi2RMzB8m05UWvWgsISkmpEFRFZy/guTrxYNSeJt+MMg1c6xbeKmErDAFjW8jL7K
cZ3ap4GzBUWbyip8PKdaPs/3Nlyi1cL21hjYEnQpT09b7XjtTdulKVCxrPEcQhqVZU6/1Uq3MNXG
4LdD8LtWroMqlJcH6Xip83pmFcgeLMbu9k+zpbaiGim4eVlMpeONSePaLTm1HaAYvc7SNwXudGfx
OOCGKsOPLAQZx6N7PgavTG7vPgNm+0VSbG87geFLTeaO3b/0uTNcHGvMkmT2UaYFHUuy7Jc+36PS
Ip/bmhyC2MiKMWGP9snLU9d5aWXN/2P4UVpTJIlpE+gUSemu4lzboRWNsQO2tu2Z6pHnIbozv9QM
E4LyqLF4DmyQ5A24ojkTgDcoiyLvBNcULuIjUbW6fwy+vXZZvUzb2ZyjaOEKhh3BY7sqSgSfpX4H
Z8S0nJI/2CE6LEM8Z/hl1cgHjxjSVn7Nzh8I72owOWNyO1q6/kqcdvUskxDdw3fUcnwkJ8uZOd29
OX/LjbAajuz1gGEPxIn+YzylHGa14BrbLPCK4v1/eHjTvEnCOX4sIxKihuxTZZF7afSZCasSXT13
AjucqVxg1CAM+VcL3sAt78NyyXIvTNupcYS2+JUW/3YzOHptwtobkRjMtR5GM5L2g0rGFSDGdl1e
4wbPaRiRmgEcgutbEsBf85tJ5msp/sJVOHT1MSfa3Qb/LiC5XRtIG4A7dY8xS7etVEut9d+YRnxA
Tozb8TUHVJQxdcZ3mE4VBnr79bT3hHWgyif1hIsyGj4gZqUXUPnOlARkrbRr/G3R8a1FwRJHOJrj
SNizbaK1SY2qKwBUgjtoYsBKYE7Y1BeWEs+1pCwtFP8DLqRDSu/IXqwZziW/Ho8wOw4TuI6pU9Vx
jIIdxFI/GbjrG6sgShEjhguh2yNtx+QqcxCCIHvLLOLp6+UVQAVryFSOKUegWGFC8Du8pid4sMM0
Ds8BXi4xbwVQz2pmjY1FQa5paKpHzjWiPAbQAeFXNgL+uCadKyR67FgPKOuMgvT8m5UvcTonr5PC
yaxGuEnRUtgumIK8ei+SibphMvSG4HiarThvNJT07GRWkkLvDbDKFTP0DOCV3XLJT+c84hueYbFZ
jChJsJqjvlzGlvfzuLLiRpb5Uvn5PKAtCj+8T75fwEhxw9YZJPqiaxdtTomUkDP1JJzHm0NLl0ME
p1X0KnZ/fnueAtOi0MFnXU5o6zY+0dKLjPodB+G+FTgYJsDABOtvkSIx2WpWSuqgmKlhZ8o9vtdD
jBiGnRWDlxoYmktx25KerhmHhkHz6JTOYekXzP8YQoRBYyVZEvcTtWmeYPew2FAwW8UQ1S1QAXPp
zqs9Jkou4A4FZwgGo+FKBiwIPJ+jP+NEDtPEkQqzFB890LZ1vvuj6zaZx4Hr7CnUHFQ67Czo/uf7
OpQtLVzR/9PjhSOzxQKPsKB0ca4g1okwndBlQ8SAr0s+zMAQ4IgJ/kIWXXyYJVRb+VaMGVr29YSA
UiwbhdFJpLwnXID6ix6bNvzcqtdAp09KEIUthj2aeq7fdUckTpfvJyTkFUhv5I59gMdAZI3aWFoG
qFZre25PxOj8fPodHVHr4QF2Ojeqc0GZiesEg4c1MdfUKv/23aVr4edx87ddvjsLI5uN5OYzAlRp
WeM6dFk1vybe614rhn1AdCSVEAk0VvwQbwMSgOX2owBQ3typc+3dzisnNCCHp39UexTxCvsjzlR8
DM7zKljOR7tkIM19zEiy9mQ3G09FT3uLQrlQSyQZRYjj01LBMNefXjTAImaIOrLHPgwPFQ7GdGcN
kQusGoI1wVmjsiDo7nF4WMsuPAUjQQ3T3ZegwEZxifxYOHnmfj0bQd/j0La7noJ17IaSSU3DOQOR
6bvUDiN7iOUAIbSYtJ4KurMYnilreq32KsO011sMT6af8NPctVXgfcoDeGOaRVZtvpZ/fxtgWL2I
WBBvZTiRREnRv2EL+W4Da+12xjeXzAj7mKxuIf03jgH80gVZfbgHaQP3MN0jMiTnI/+Nze0OanU7
at43ck2IB1wAiUh3xlPyg3b4Qdlv4ci4gveeUY7wu2KF1N1EPvnk9EKQzIk+Qa+V7B3hrZnl8CCj
9npv3xqTEMPs93ZmTTqrOf7HONXwqiM82VfYtrk3H1bD/rN7fu75evFvb+gEOzPXM0+qraFHWIEe
VHYOdmg0wXCT07zcdpVMSDW75dhApYGss34NpZ9lnxHCCVk6yFHKlDbypAtKeqhNlqkZKgTLEnqv
9MTD/iRZqF2A9yDeYbgFtCiHu6QSO0kKqAQ6rBtTghA4Kp4fQm36sMrvwKq/dhRcuHveRl2rAEdV
pBhLcjDLijXX+kvm6rcqzu9f4MKHCUIwVxkXrqB5rBzJDRIN5eet7QpzM5d6erJUAkAyQ6S6q2kp
KB6VqsEa0g/J7Mlid76xTl3XNOYGn39LBsxCnpCz+q9MnH1+y/eLVGtMYXJafgzDnjHB6OB0WOtx
DqFs1/PqkJbjYprh2uq9VDnZWS0rkkBXKAUbXxaL22fA1B7akEPe6HHQzJAysuTGfaFYB8cbp0sy
I6nhgtoEB8IJC9igUWytl3VQi7TayJO1/LhWSjgbuba12j6i+wPi4sLSFYzZylgRJXOJJ+4ZZGVN
3m+6w7dOJ3QSZlCyX1/JbhGtfB6gC5IGgt7He4QQ35etqiEJp69O9jrdRfB5+ADDHEI64nYSj2Or
MJ6YbgZrY7mRRuhXLJ7JSwS87ToVkIzKV+wZ15JfFvFXN3eFuvbYDXhKF/prdBehhegpYitAOwIs
vXel87+vXYrIUYCExaQu82tkyAI0SJXxwj7hW4vuSCJMXyuQKFmD0kgKk7hRG8ut1w6NrBW32TA1
LANhTpQCFyq0/lF59iMwr9boNVLSXFD8y2lwMd+Hh/WpYMkvzrZlp24zEXwSGYX9vLBEd86Ku4to
gzN/Jbge0IPAqtgIe0Palq1eBNc9E7puv3bs6iv/6X+KK3PP+4b8Ee3OzwqkdlSE0c5StWrRLBvv
Kn5LyFyRmUmnviSVPcbV1gt46Tp9e7Yg95ecL6nHCqorLyW6v4zwiAKN01Pju5OgPvvxyH2Pyn3D
1PIlB/HCw1my1AjUAb1R37qxERafvQl27miF+NEzlE5V9HEQysH3D/TvD3UmNvy1vIQtbqGgnN8B
ezmwJtdbT1ptgEwKpXS9HcU3/TaNTWAXwuMWZYPi1Tsp4wrhPdqXxmYaj2hdvyxmHDtjMWbRtDPS
1IDitsN65ZZ+XuQSh/N2i8U0BV8ied4vumWFJLsO3Zhta1taYLd2dHRdBG2NyRp4jEZlPwdjRre7
aDKiRY/Kse3uNJxLPh2xrAvPP9q+6KDmoXKpqw+m36YLfHB0v52n/3JMSYonuc72QPfif92PYRek
MoM/HEfUGGAIHS4rfU/mwsV2pauNP2nywg3w0PNTzyZau6m1SqZwumIyXzJI30rivX0VIHjfj2X5
7Ub9YGThhK+ulx8DURLW5S9KvnmZjZxnzMOvt20Es7OzhUb03cSNDQTYKzP76W5v+6WbciLYmFSM
Bz4pdtTpySU8/1HH11H+lVGdOnGHZZo6ltVpluDAhH1m0Q1LoKT6MCpB6z27pfd7/4HATXrxHDHA
16fj/p6rp92eJ5zgEoDqArc4NHh27/AfT91nB+IFTy8XaQSNjDH2MKowd8t+iBuGmxJuf49YGkBh
OVOh8IxL27Y8rciZeMcQSxEWvjeVS/C/6nkPuKVn4v2e97EKZprYsKwW6pddf1J3QAhw8mdmWkI1
sNJ50RtlCXvIndtZZOe9BtK4MQ+oKBPjVEmuA+VadW6WfqYMUN7rZQ2Do0jxo7KBoFxVsVBDMvwF
DtNJjqjWNcvZHDj7czXej17C7E9AWhQVvzuMns1GjZM43lE6D4OPMLBHvdLYetfe81HUBea/MJWi
DBNCDmU+6/BM6RymEfCfl4RNjCIRuquqgw5Y1zSyeCMkpdAEBYR/hyBmxov2A9awtFBHRycDM1x0
LYPdk+U9q7wDVA0iKFjPAzRlNa+2qLb8tXY5qOckfmyUiNre2UnXlq7TUJ3ZVp/ngUgx7f2CtpgC
PODcoYAHiRtCtQi2nucJto4n1YvhZSJBAjZ5GfQ2jrEHGB2Rogz8LVJjU7G9YFfth6uUapKJseNt
LEiRSwIzzI9d90S9MfgsFpWAEDlip+9sq/HiZ5OyUeC1Z0WscvfuBO5S9Gm0Sasd7E7eMa/IhRPg
hzno5jAda1bVrpgID311bzn93K/2l2av44vVm5zyax/I1XDz41dBuECtWao4C8o8hMW246fgxDJB
DIrm/BvBuTL7uuYbE1Ch9a+URxw7Jvx7KlIiHMVl0DL3B8UKz4sj9XbAGk//r8324oSITqL+fwXc
mbsicwsBF8NKrPTX7zFVBWBd9FGAgqfaJtaHlM9IE9T+ZYskUmve+EN0w2J2OSUqDyomKmUV+nyj
gmKjxFpnP5mWb7W7Vpi8FRjJgNWPJ6zIzA4sG7GA/Z0tap2iiqFwFkx/ED/ZatT0iXJ012Yz7nJj
2BXiYPA3l5p/mnpik7+MedJwSDfA2Ah8M4ix8YTkTUTvSze7FAwn1xWnwEwQwXcuMCUKgaRLSufP
mCT5oA66LtTXt1SlB/gbyUctvhqHuJVdgYgE8wulCJfC0iJwy18eM7aHqlfCGsLQjHm6huezCtDd
HBpEhtePnv/qBPXeU+Efm9+w2XWQxqrxNB7LNTp30oD6IV8eUFAuiY729Kz7ZcG0OFu3IexawhOj
zppGLcGVDIREXeq562cptOqArVoqs9obMQyWim1D4F8XNkJaRi+S4GpEFo/vxTnUfGqIRkcdbF/b
buWKsw50lLtI5VhaVg1NTq1frKba+n38ri7yZ7W3F1aoxTb3Sjt6+2+voLOY5HaoIEeqob1PazHQ
JcbYXJjhSRvklzxaPb5io2bKQwdacpBGT0I3mCrjvc1QQIdMtR8P7M/fE/uOxeJhp210mN2U+p2J
7Uk+4yWxEmyUYG5RKzv5Set3twrlvYt2fbYdo1YroMeTywmXZ+ChgNS1t4yNUWJXG+9mSW/iBnMm
yvBs5p2Vq6pCzMPaChIGvSAYx1txbWl3rv3lHZltOgQYbBVKYheGfa+m43m7j2H31AZnLtZFqAJR
5yRnraGnRxND19M8gB5TUbt9XL2YRxzG1Pyh/ZjMshbG+2FghEZ7wkxDRtlzd/YtAmFrdEP21++U
Q7NIX4bNJWfAfZNn4RCmYQiynVNtis8cPRsXor9dSylHCU1jBqNNUh4irjOQwmCfhdaZ/U35oDY1
g4gbAft7ORaLpGiwlm0fHT+KHWfZk91m3enHzRnifEZ+MTUf9WHr5v0XnrEtWlIvdcemxZcd0zuO
TacUq4qDSDLBey80Dwb4mY0VbxD7vcJLb/8YI3zQaQ8wcKRecTZ6BmSe9IQImHpbPwPbIw00/iky
+uvqNNLkY0uCZjsWxV00dGfsjmlcwcYRQY3dOiDHsEI8e1sIs0ATOpT6ABpBR+jSxjrlqI29e8uV
Zxm9oe3nHukRAbBYPaSHH06tSFukppYVVrq2S2gmHx4oYTL8VuwROOfKyz/xF+1KRexMy/hcv8te
XpmXeC/d34x/ZxSdfLWEtfz8KsIgNNA+3AdwLfiyLOIfTAIIwtR/exI26/LNt30BTjM0A4NCeJY6
r4WQi9edmVDLa4dQmuP2usvzYovfzS7hDUvn+X8KDxqVGTeqzNEaMcmmqmoAyG1cGCHElYh7WZpT
pIa0yAx+hN16/uqd3/FONkMRAeW1hoQl/HvqtJ0C1FrHuzXeV+iMA9h/ANGGSsGDp3pZ8eaubGrH
WlIABZRLT8QEf/9IQEVKT2M4yvvrlV00QzEAjtVC3eKG1vwdWfe8OvsPC1lk8hWcln2VnabdBxv2
Dom4uQOmGWohL0AObiUv/b+9A8V5hbhKhiGuKHGz9l0VTkgXRifTU3KGrV1cF9Ckd/a4aTn2+n+8
7s2tYVIAvMemWFrjN5V311smUwmMTHYzVV+Y435D7xRjMzoKKjGr+DSLuZ1bunbZhF32xuC8R8+X
Obd+0ufB1Ytvw/iQf3Q6G2bTDW7x1OXwcMVOJk5rHH1cEAp8Yskn04imgLJpb/Jpb1NGk4MoIq7M
qkgS4Hzhz88+ABnn+HtYCSzM/Um/7WeDOPPqSez+nZWr659ONV2iEKAKEuSSrxQSmUveUptEMjxT
aOMlSft2yNuAwwwxYyphl91ulSfxmfeQznokwQ0fSc6CTqzzKZq//+K9mUEU4RqGgZhfWizb6hUR
873JTUBkUtmxGOAx6fiZryQb9pkcM7Mcm6Y+4Hs9cId/0tPju2ZiDZaipYuXJlWjTtvBlTVFsBFb
8MEJcDl5pfXJTArkwcdYdt+3H7wSAv2VLB4YVkiUXSgsdNaT4uD3DZz5sk7w74E0ennKRiDwWsUi
XKg1Zipn8Lf1KTOZDD5yuIyF1lvXPswfv2966GilTRHOpXFjjnItxhybsynj6EhoEdA2U7GjgpzA
yFID3D8TdgFdUy8vV6TYDOgM1pTP7VGce4xfXoQKy23Q5rY6Z7sMeIykd3UcqOLYL6cKLTf79p8w
3uaTW+eQfo+DN50lFIKIKaAaGZBZCn932W3TBzhwAFazkKMsBbGdffMHNgnrgttfXBgcaGbc7esF
gO3CKGAIPE7QVsaamuPl7U/qoeRrbbVFA8tsNDWtoZneTIBcs+bn9uzTdBC3lwM2dlqQ64mEQ6H/
9vXgkUdJVEzI4r3U2iu7/Es3symz2S60IVLNjYf6GUF1B1O+xF2FZNIXp5qEKToS/sG9qc6KpjDW
X3J/l1LpBX7N4S54rTyPP8pnyOICHYtte2G3RwPk/V7GtDlpdpb2WjFHmfam3DXlkUuyCIMiUxyI
RzuiyB/OwytwGMOu6dTMLyvuv6ZfKqKamjfjJyalFVE2DFRTM+3NVVPfirPr/6H6ESjf1QuZnjn4
/437WV43OQ3vBh2LFiIPazV231Xv48dclsJwV5cKFNDVSS5m5dE6ehY3fXgj1JSWzPP8JJsVjST/
HduGc/clGz0J3YSmLx+1whGSyRlTu6iqf3+/wR/AglmCaTxkzLuvqQH6MXbU4U2JMOSYCGoBxY0K
5qPVL7zHC7WynB3CzTXkFN0iFgowGaRL8FdBmwxUzg1FTyFNN6KrHvQH2MNn6NZBX7hMsQB5xn3y
HyYcBNtGr9nL1Q0Uo5vij7DqMl2yINg8sEL5A3ese6cfcJzE4B7gKx4p0+Ah5+MWmBQDLBJ5OPxX
fIBpMUPGCA1zNz4RlMTNa7Eo9gPi9peUfrwPIdmfHf8B0qtIrJBe/+7ouZD82Qiaoky/h6LLd5nG
P2sa8Mwyb0phT4yrWacqI0ltJQ1NRuX2tIpkcnX/jUfeys6kc1CS+6IJ8p0722mvBU5XXYfApoEU
UHI4i8G15A0HEpB6EZCh3FWU3qfVLocioKIylyDD9rWrlfs0192rxdFqsBHlaR9K59BK8qF9ZKXF
W1Ae8cxfhsVLh9W63bea8CP1L+54YUu0ODmIeqZxsoYvjAKSZV6sdPoEks84MrQkHk3z8ukLfZlu
/m4kV9y+NmPeyB6Dhdm+3iRXFKQ9/JKZ92YC0uXn0s7Y+ARxk1zX1CsRd+7SpXMC4tCAVnXuMGVn
Qa8Pc/LhwmLxRGXyoQ6z5vb9h1wdfhFh26tWkijQf2FFeDKj/Ra3mymhy22aSMEf/EH2AxHB377Z
bWP9MCbdRZqqNJr2HZlwJC+74Lxfx++HKIL6lsZIlDISJfXF0EgyRqMP14APMsI7FSN/KAb9oshR
ip9YxLHBsPOnljCDAdgz1W+LtzZqOPQV8eivAa0+7JJkA147lMWfRBgtq3V8aYaWU4vgCsEH2TyJ
wiDTxxm+3tRhlontgU+LJTaYPAIUtWShhwr3pmdP1sTmhq6VC40/P/VmVEUlelC9qui5/aVxoxJU
UTiO6U4oNhhIDZj4r2iRKYdMy7v4sBEk1SDW4LQyFKO6+8kBvm2hKPB5c2Tnz2Hhh/PFp2dWCGfb
SZ7cvYVw2s6Ah+tQFKdxfM1imZHKcm9VoADDA13foFdJlsmwVwyaJ5id6+mjX9MHfDMee94h8Pdr
y+G0xeY/pkus4fqCx8JKOTfzIlUBMnO5Xgl74+7e/XG1zmTwNH+CVFgE4llrV6G/SvwpPVb14Uw5
0fNhBJ1T5vncLXf2jBAg7Ffk4g2FVzgMOcYo7eDCCUN7a+13gNWbF2ZSke0Gj/9L4POea8Jpocbe
f+J74fqggT8I0s4rtOypZgW7pyz4oNILHuNMCwzJnsqSn3SHtzu1l7aEam0qs0uLfmnxdrv1xB1/
Jv1lPwnuEWWW74ZpsCWTuCIRBNKkOvPNU6NHpY1peKAbC8nI94UoVOmZhVeNkDDNLIRKCH2VEPyf
IRFfzOUMdnDsGs2acnMTXKR5xXTiPOjO8uO4+xlKTacYd+hj0qrBH1qvAuPI5+SpgoIkYV5tuEUC
WzFM4KH/YB58QRaRARJLDdRDsvp9XDnbu3AEQpQjjOCjgiWr6KuOnY0ruIZLrTuFAiLaT1sJ4oBV
y7LFAonsWhmjwHxJ/obklV/dsno9h94Ta6Su/Z+xIZ5MvLT1Zm1J3N9+qUtNbxe9vu7lbdMlxhy0
eUQrz3n0lkPi8tg/m/FxScoCyIXPwrptpYD/0C6UvJ5fWGsrSL3NSaMXKBg8nZdvnXUS2al19Zyn
FQwVzdyoQG8lYcgKKnITAhwMRhI5lw5pdPE11qdEqPz3KHYvL7wZOkHNymJnFPSA3VNFMsx/hgHR
BpjhGfB5aTcW98PW3/8vbmnQY0Eow9sae4FZU6tVk3j08Jnn7DJz5+UUGoOJeECS8hs6NPQDSNLU
+MbFdwO3XatqasmhVWElWB72STGeg6XujgqWzxU6bfx4H034l8kefi2bofk2WjjBLTYQuLlGbwBa
6wxGe5MWws7QC5x35B75H735rl4R4bFqXUlRlaY/o2gxbOar0V+WR4tRoAcuXPWoWX764r9ytoZ4
bJ39c3GWQn6p6ao5W0N0cUIenwahzFGJ/kNhHFYDYUbGpundvWQFvPeyQQFM7k0ojDeRzmXnG8Od
/YYPDeRv9F194g+JMoySrZ0VZfhnC/MSxVRxaeH74d8BcF4OCKXJ2SB5jyB7e+t2u8X6eFSOs8iT
rBEzoOQbv3QAKjVhL7x9/mx+dLLwGFQT+0cESPhtIEguVuxL71uaxrM6kGrlE0lQYb32iqkfivvl
MSmvy8aLL45xVzxbBsTziC1eodIsa16cRrLrGsvFtPcOzJkSmq3x7+NbsxS3N7qP+H6vrYbHM9xg
cU6anXT1+hM690KwJdzcJv6pWooGe3lDO/Cfxh3j7EW+12l8qIg9j0nLXmsz8BqrsY6nVkGf6LkW
iHnYrsWdmUXEW1lKmr+SIwI2Qe4bNathHYLvuMTwKFisD98mUhOHkuhOABSbtb25fhmvci7IutKz
uzCX1NWx2ri0i17b6CEaQt7MUjcDrVCORZOsHE4LMCZfG7WY3siBdnufd9gp1d9ag8OmpTssBzEg
P0ui6ESNYNIyPzEdW5Kq/xO6Rem7TmrzT9m/ptcgrmxnC0yTSoCstty+XZXW/5HbGGsvJt1mq1Dv
4MBNA5xTo18s7aiiKh51r9O2MMnc5luXochGknT4lKPn8FoFJZo3OVfL1lDc6YSlXA7bNOdwAArD
3Mp9M+sce4a/03Hexh4dlb+LHrpdXdqAgROVYYzlWhCFBTj+YU1sk4o0m9r/g8UwZlIx6L0RwHzM
7g1kUYZpemdbQByw9vSTTYH8ZLF7CYQidu1fwp1Of13BTw5dZOiBFM6/QK0Uxpn8eo+Z7Jv5708f
vG1WdECMYV6/SOhvsa6oV6Z4v2XM+SprWt2TGpxFryHlCNZoMnOvjmmYwgcpOK9FGfJROE4+b9KK
NXGdVKf5Tzx5HFhdU30UgvmPH4dTkp0l4HEjaPwGZYpQrkvd8rlp6OWy8VwjX2t6RNhAEAp97YtZ
xRn/131ycPMnnN5/8f08kJLinxtHf3Uy2+er30cMk9eDgeHhC8eCVWZcHtRFuOYlEpsI2hmc/nsK
Tb6o/yzl398X3R0ZH/U6+XdaFD8aF0dMIDzTBM40cBV1hnOVoPNfzbKAlTvdQ2fomjsCyOaVFw26
2JLMclndQe/LVAtaFBL0ZWpY/W9HyrLafc3cRgmCnV3asZ2FITJFpphnoF661fmAsgD38Fgxq+N9
xhqjWlDZT+oo0g8lVzcqtN6r5vJnb4D3UUjrfQzOgWmONgrfDaCsxcgpM6WWD8yK+JHZWoY7Zyda
k6QjuAsmeASIYw5yNegTdAQkn5J5jXfth+d9rQDysC6dfzPKmBvk77eRHK2/gEPJSu2X79yG2bEV
kcQXAvtIk79GXX9W17Uskh8PQfaqLHI06ZpobO/EcliNuvXB+z13UZAXayxU2tAwp+mpokhE1HqB
f5tA3S5Vk/ABoOPV2Bg9S66vJdZaQs3f1wvOn8WQRyHL5VPCH+Mt4IUkIsxhVUT10M4toiiWPPru
yxPeO89DLILtck2cO4loxAtPxRPqevCYuTIro9uF0hleCWopRYhBRJmZLpNqdRC4y49uiZa9Ic0U
PoQ0309wnRUSaHEAKM/pq48xIwH/I7s7+g1cSBtk47E0+kDtn1Rprx/3ou2MCD2bHFJBCgZQSQEW
h2EvZe5QtfEh5S5PMeIb9uboyAj3Ns2YrSyXSNoahOrOR9HsGTmO0dg8XBtJxVlBie559UOThNWM
j4T18JpvYS/6rYID2PdTtKt0jxBPhqQKpzIjRTwgZOucVAUoQCxPMXlfvL+JtZdxksflSfXMQgNH
ZvlKq+nahgTGQt8ar+i/WetnCiXVBgddlIS/p1A3AEy+zLIskwNuPTAhUcXERrbb5zrTNM2kG7XV
NrN8U4mj9gIkTk40uuf9EbWClGTz0RdGevUSFKC10fQ2TWwhNwdSQuzSVIUOsPdPYvQLMOSwM8sE
qw5L87sS/1fzA/onEi6FWighU1Hqvn2r+HuBY+4cdDXsVGCcHK5GjVu1gK+/Pq3JJEe7XB5qVjro
jPzt+w+kAXvJTNqr9tBA6ni2jpqIjTfcoDCAa2mpvYtV2lrobBZmcPMrT0pO4mRQfUe8QT49rDVr
otBb06XEbTNhd/UpH8Gox28I7Rk0bdVIcprumo/fK3KepguzQCzgZUfb7D11m2bfinA9n9isI2EJ
8fDjzAJgZSOfa53g1cmVBpS/jVaGTCnQlsxHk418qU8be5FkQKadKoa14yPDqpqIM7UeDkbNGMat
cZSU8HfH5B7+KPnzhH47pb+8tUX2VBBo9QnySgM90m37CopCaUBJ9mAfsrIP5HNwD+ewgvkudPQI
SrU7PcgbYUpxZj5jdxWRH9zLD6NYVHlQnz9kINMY5K7CyWWxNcHh4CIIhjob9+FevVkexGxaQvSe
SV2uoW07Uyzd3TK8UwDzdwREzb4/CAuoiemc0D2EJkEkaDCCq3cbnmlETHYOM04EENya7YQH5Lj4
XjrZ78VNWvO+SPLC/wDy+yiHw6dIqJZgcs53UmuONvheq3iBfkkPi71/aAlJ7OuSY+sz9MuDOIJW
pXLKhlvYNzJAiQzikZwHBVAvesbmhAeVOmznxI/H9z5SxiBBZgAz/L9yW57XL3LNzAX9gL9IISgM
fazOsr9a9ffIAgW/XTSgO/gFbIF2F2EJ04UhnoM5y5yhlKJQWaFt2m8tBJ6zJr7Vr4cv2YQpKtAF
DVD49CwqtVZ5KdX+PWoEIO3ZUzQoyUGVdwf0093DFquipga9RS3IwBE37mcc4oZTItWL0rgXSs8H
nxblQecaN5uLxm+Eskd0nzTEAsZUrnzlK6w+18lUfVwhB06fmmslvBJj7U9KUoZvzQ8LMCHn0u4n
RCVIVwuYFYYWQe4L5o11OXW9Ve7XI0hXc7uAzItjjGhXmUDFUWeLvZQcfkzxiNi4ihGCZ8NyUHwi
U61I+LF6bHj08aX0f0xcSJtqpvmiFmlQ723LiJ8nM83k4oD03sA6i+5ylXjMsROvcvKHbAAlQGxb
/Vezd5+dlWsjtDIpZCH00u6CgNyw3Ztz75XWzhZm2vhG17KejwOg5q2J4KAc9zwcS0dLGQjC8Xfw
iFR6PQ7B/1RZrWDVMY4evb0NHm/loNh/33qUD+ay77dp62Pu7LTjDhunV/V9Rbo4Nf/wEVQLLcTe
ajfeF1hIAJ66katgb8IfrSCN4i+MvhSyIRWZNVjrTjNJvZTBcbu54k21OZh1skQNA1P5niIIa6ci
76tJMVIijYHH0hSM0Jzhd0uKos8NwU4uAh/17zIZ4vcD9pFY0Dh6ecESYlJ7/xIaxfEM7wYfaiqj
sB/T4tGEVh3wbNEW4vXwdTu+Z4IFvUQXSsbaUsloUGa7LVOkHL3Im+rreu+0MR5A8fXcLH7jmpX2
A+ovZ5PKh2aGR1yPbdUFog8H4fNZJM6P0QgFflVyFXv9qPp1zD/KCSDDsVwnnbQFOOrdHyC7Jvdf
i/Nivcvef+XYm53pD3Z2ttT45DMwCWsS/jBNsAic8bnmEm1WIef8NGjr/KcdhOtGPzYXUU7B8cgJ
zdn0fRem2vq/smUhUypYVXoqz+AVGxghuU/HpIN1/h2i7OZSrcIDLlP6nJV8sXFNcxW7k4AVgNPt
kwWBQjJdWY9YSbtVsB4SyFx7AAHFhQ9s93/yGXpgYq1hCLcT4aG52qyMRbjiyCJRy6VQlth/T/BD
mzPD7hnA3d3Xw8Yxj8ELzm2eNB/IfVuJWRN7+asMUTmTOQNgNy8wp+32evo/LQj2LBg9BkpB86MY
kM1bw8KNZr1fuNoPXGtjbGMGAEgY/OtouMr4Le3r00sf+E9lI+32RLHbsLqsoJspp62Cu4N/JwxU
mEXv4bo2FscE6Tt2qjThdZvglloBb29/vL4kC83GHermEjopzDtiLM65GdTRiY/rN/7wBT4IYj7i
5N+gumBVGj79CUqgbT7EtIkimahRNquFF6n8q5z8HMIWlsCAOQhySP8cNvqi51LuuKN8PziT+66h
lOHWFY19EiGuQfdP6N2Y6PU92Z5iXA7VF0RgZL8/eW3yxgIPizzBEsqYp+Y5sMMh1kChfpviORCG
2aqtswTEhpsC3ruFBuBfuB+zDR8ohMVguajd7j1iFGprU7BJpEaTnR+wwtFp/x7Us/Lvsx4/iF2p
XVIHk7wNXnzaL8EPLVHSni2lc98qOjQ1sn282WdehKZmDyNTcHynKu1aSAGSrtRnLlf9Y9xU8eks
do4zZhQtv3LZUf5r8OP3sWsXs/gg3/U7mJ61OcbBIXX17Jt1L0T2CX7aatRCnv9+ZvHS2ipa7Lvq
sjiNeQF9R4AYjyWbF75SwdL5vC25TjCT1uO5c8/WvNUANCy/5b8jD03iFuRQVGl02UzrozWRYND4
R+14Z7B/9zdga8ei3u0pICRGY3OEKj1vYguMbjmOo+fpRGQd6D5sUJQEPYHEpio+358mTXV8HaVk
2a/CwcI3JWEPo3JBe2PWzbKq6FWsYRSkDXyhtTF/wAIqHj8q0UzpjHogwuUsA0xMjfMxIPijR0El
CY7ZtJOEhDPWJb57Zp1Z5joG5xB1GX9angs467rYPzHljuW1kzizD5jOgKTVc/XMiXWX81ciziOA
gokCZFz9pBHA1Q1B5BWA1iWRSuyj5eZ9jAjRfMC9cXuCTj5m5C6DtphEB1vT7X8psF0t2Yj93ALM
6oV3JAX50WQAyvk4EO//485mAXcc0wXaa7QF5mVZfDZjgi1GKGcKOr+M5U+/UjxWTMrRLGwW0N47
baPMg2+ddCVecI+ce0jWRGIR4xNlLxIGeLyU7vSD2pMQVE5VP8YlZ3jwWPmblIEiPEdfpJjI4USt
6wOTY8BIjo6xMOfCVlnbJPs1RYPoA1+fIytFuwRyUy8CndNrM27ONR0CroYOESStl9aadW7n7ROp
7FJGoc3308d8DcjrWS2yMXT5/J/xrBdqjeAPGVUJ8P/Np9djx8d/JtJqrDNvNuVL0ziSaw6rQEU5
Sk5ur30jBcEzvb09WOo8tnPPxHydukXHma1htl7v7nN5irbHZbD5T7iWmagilqVMpXKewDZXTf3O
pFLgUoXnKosBXaiu6QwC5bpX0DoZgb19CY68DAgSBbX0rtLAQy4dj+8U46EVgALh5RkQ5Tuz/om4
FIht3W9bGmkC/HJrThbTt8kq6xNi1ndwYKVpGGxqowdBhnqx4og1v3fZHg+1h9m/ksTktG7VYmPP
QtkAfF/NNZEbR6z2CSPH+gxWvMhpVMgOjcazZ/vF4ClOu7cWGxBT6k6CDftBL0K+35qNWV2nZm1X
5WkUre/Kndv5UE55jDO5JWm0Z8BFBDKD5Q2elfbAsQ8AszTxIDJfLPGrquzBdnBZy9g+p22n4uFe
PntHbtQQ+VlSWn0NQ7sP60DC2up4nAMLNR7dxtQGi2a78qwcbQwVu1Kda2PXRaV9wBT62Z56jWUK
/bzQQ0sWO38AdFfwQlAfmz15qldCXQJ6UsmkEozXD4BUjq9p7AOMImfyf8bpYRGDok2etLYaC81/
VmJquFcr6K7KWFXzwT5tRlOYeyAvZBCfSZ2KAw6JgCTmfD6pd2gyx7pbhI0e0KGDnhbl2NBWTMme
C5efEFJixGZC3nJ5OppWfSL2aHvghvs7RWXEd9/Kf98PrgkHe49nS0bodluK/UtkHDZH8YKSXC5F
4YSiQsGDAoWjMRtxEtywtd6GBoUDUz3zSfsrQu5YIIlniW0j3MMODhZ6ec8VVqL8+TcM5k6f/H6P
N5im7dbIHHLQVbeeEya5sbGj9C3SXMa5wtBdBTGxx/fDHAzlBJ7Mew9koYFzbZahu/sLxfMEuqvt
+khldZ7vJQPpQYy1iIr+VrxOhHDipE/cgLtHSZAt/jt1XBd5bTc509WK8ZRjq9QFwPbxjB4MYJKy
Ca0R1iw6rpj73rtLV/s9b7ux+tXgTv8mkA4+wKjQRrZ3Br0WT7ouRlnOlRX5v2MBL68IVgYGD/C5
4kgslwQrCpxxEOfia/QSx0BROwWTWLWl+RpXoAmqLrL01TzRQNA16oK2PgAB3adfy3kCsLantE8d
asdEThcdq//HlarnaO/xR1nOgk7/93njNmWI14j/OiqgC5NIjZft/Dj9fJH+azGiNkMJ0QDOjGSe
p/j1e1Nll3Cid06TjSULvuggfoRxB2NVZm4Xp9iyns6A3N1cGdkmk6pkYGPoswSria6yEoFhpsLs
uKZ4solBdhZDcFzNzNjTL9ELJtVmyd0MyKaFI9WA/OCOH9JDCatdtBVtyto4sAfkjeNszvxbDK/6
y/0wGrrOplpadmIWOa20RMx5Nmq4Ez5JunN19SR4reeVB3SHSXmBhvj+YBDjSlMNKripllFmOLHQ
AUBSOkEV/olQgnYGnmObgTaCPomCcK2LpODLorm3+yr+Y1KDkuLAY95zlqU2UonzlHYnRTrzuTNT
q7z5jONdugyHidD/dAVNXt2S4Ag77bZV3ycyX+M4MnXKFhu5wcvdDh0635hFDfsEnY2wXKH5ypcH
sdiDsWUWyUeopNDmEPOy9c0NBukMgTIHXXpf8/boGWlpUDVJlPNoO0NH4tYxPDwrwjp4YS2j1GgZ
Hol86ictHPo24lActIHvui/rZPmYJGhu/Ku6iZ13pkeB7zDPY0hMcw/dRZvMJITW4JenUEy2O4tG
fYjcU43o+kqr4CoSNVYoIdvsALRa3qu3ZwDj5wriqWUfrhpzliqfrsV1eTCqedg3IzznIuSjwJ6e
3j4LjC+TKFkzNLZkYGqgwcM9ZgF989LQCd2SMzIpunIlAmzRM263nYG9Qpp7erckwRkm1KUIwMet
hikPzLEe8grIE3yOA8bdhsFty8r4Dd0rMYgzTwEqStRlEMSy/VRO/cgYmE2sUNiurFGcsfKb3XJy
J4AjEmktS26fxGohdMf5BK/91nT60bTveGui5vZdOTIu/22b6LRNXbDsqp6u58VzWHjjJ/E5sbJL
caGlOfiIjAXO9ZQr+Ni1SX4DPe52+lZ6mcFYcYUM/50hbHfmjEoByPmTr6MenLyKk1wqkOdW1LWi
PBlbZESeajtWfjeyhBErUFL7R4GVpnPYguTQwYLe/H7vpcatxQtSZS+qzZ2PW5Vn3p9gFl1+r9kE
ATgCm7Xxpr2SmLuhFv4lZKQpberX9/WdR8rU2SUKsMkXgEBYcN2T8kjzDmNvUlrqjV9ADoiJ72sx
PdYYlWkz2lWGvU9EEuO+/fakMVdPZvaDPwSOC4HnOute7FI5EO/CB0ijXWzX1tV3bo3KIZGm2OAC
78SPl2entca18MpuWMyiU3ptmioLMU54kqwlWm+Fs6caf4abXGxpTNldd+hHmii0oLOK8ntFHMJY
1A2sirYuGSx/C+yjOMY9LLKCF2F+8Z3t76e6/Q7zNMKK/MRKp4+7vn63LRyakUBurf/rPSQTwXDo
hpnfGfGXhYyC8Hg2CruL6htsmk+APbjitvppXr5vHhmXF+cMBrvAM6MlwlDopTaonPWKfL5XOtw+
c5l5V8x4eiueZfM/VQARO5xEHp60Ja8yJ/O7llEYUK8ihdwHjU4aqFn74h9tKQMsRqCGm7XYO0Ek
tcBvaYP7Vdb0kcB7z3IcN6TeN/S9F6+iLZsZ8mur9DSypRJBFEsvGJpQw9HMBxJivKVutPEoV/aY
n7yFtPIAjFxHFKiF0YhtUwX2yygmFcl/xzclEQHsy5+A2YFZhGzywxV5vInMyh4StqkLIyUkg3N8
5y8nk1VSGwngaFxXRy5USqBKDj9vcUFLGeX/KJlajL1xTVshMPYVmU1ZTYZo2S4kYmO6BEuFd974
OPVx46c1lQjOJMBaw4Eh86Q2eMdJuaOIk8OQVFZR6+E8JH/pNBZn6uFEa31JTX4pY1lN/WRhhbHT
nzYzCE5CHiIXA2smUWyWUCem8PQfyRyJ3ZL0FnVJ7NbADwv/o8qkcYkFCzoUFEPQdR2fB+InY9uX
y+XHDsszgPveMZG1Yv0sqcw7KxbxeY5cShdqzY9Ugn4rGUXAwoIXWu3GxFrAXfpmWARMi5+v4O0W
Tz8FAfIKF4fbxT+lXoCA7Pdr+Kg0xmQkfGcWUers0KqywgPbn9s9WdSITBN5gQ+VzSZu3NQAawKx
Ama0HeZVmLqpB0WfDQpmC5IEKd07hleCwXG2pfaqQdxcRNaM/xOo2rxVYkqp70pwh80qqwr8K8OH
7BS9Ws37LTtwzk7zBuJHg5f5LuNKLC2mdCc7qjE3M3CmFNdOs4wc+kaP5GDdXnHps4T1Ueni6V/1
4FSVXo5+NGSoiAR0Qdd8/pb5f+2nIvh5S/KNuWkU33RbuwuxHEh47cq66mN4HMmWRe/DlMJIt9Ir
NvDSasLhZz8r9ITyP/pJbpZCZ7nWfYUr1ScujiB0Dbr9HTWrI4u0ZZjMw/W1dyh6lio86gkwEZyH
ioran0hjgrzkdwIsG6mebVdCuwwnEmOCiP8V+0h1w3mkbd+AxB7nOttIlz02NJRHJiqQFI1gfPTA
01xY6SoHqPd4xJhYnpnzDf7ObI2NyQg11MxYQjvoJJ2m8TeJtwIleBHkIWVqRdtB+3db0voUkQLX
1Pf5AIuP87UttMIUch3Zahz1xgrXYySzn/b0Dnx96Dv81YR4XXrxioGf81XN24LhcZ6ZG9BAwB5M
zuIBAU7dfkD8dC3DBb6Y2nUoTObwWVB2uAeUqImitkGCBe5mIZX6gH+wujpYInYQYIIedghiI6qY
emVkBLwbC+1cVwTEL/NUEphDyXHNp7Uk92XD9KrY2+KZSRwRjKTpvfUinHwE7IMt6UYXyrLbV5Oe
OB43IuvQDra2Xm7JmYERfrd2WeDV+88rYcRAk0VJ2i0+4ouqhUZlGHHXf2tKYXx6q3WkntnmYGJ/
tGPbGFUONC268KFhaCVB5nzhk4xIhiqCSME5pW14iZMeX/eeQT8XOs2r4gHFgrbTvqRyi/M0H+eN
rjDqPQ60s2jUU/p26uZDNsUq4VB6hUwsL6oP5ZZQLXTkFMlyfgXQxH0UjPm7Gb2mN7HbAeXCsIhc
Qy/mW1flWw9ondyyRjOhCQj4R+LCPP1oHDExp7celVkrsp3bLiOWJVxFV+HU/saxxEYnT88eXWbw
RIe/WVL4XY9Xi/koiDMsHEnWEGG13UxZrgNkjWNJKG4W5gxBi/V82Y8t0uVIlMzO77E3PsC2H7Wi
8/vi7AEb57Wc4zqOebpfsBcXyYRkF8ySV1p01UlIfMgnYAn81i5XB8iUMIH+yFnYe+XWn5/c/zYB
WtS9+1Eq7KiiCtQTjYek5MnmdopuedK0xSOe9Q1H/40NTpK9HmEem7XXq70+mJJKaMuDJcdFT7GH
L7ovBxDyCpD8l6G3Fbdhp6pTN8T6Zxj6MEClLpaOA/tdZoBP6a8cgjfCqWB9t1KlnrTzgJyh6YHW
xVmkREDpLsbgI7Hmx1vzkVCpr1/He8LxAXgE57mu2pyH2ej688X+WFa6jT7/4n4S5kucrMXJhNSu
4OKKTJ7EEjQ3JjORsAWnafXA1YSsbEu0Xm7bJlnQ2OxZbburyfhnPNbGIa6E6fE1Rin8drTfv1xW
zvHhQqPo5yGo7ohibbnkDAYaVngaJlsyqOjhf4AZiEtoogC3QsNkDFiS9klYXCMp+ADCz+W8KJa4
KshG2frRPK/vuvtBs4MKPYIUPLpL5TsbBja0nYGCRmX7bFeTmi/RuyDLlG8ojW/vpWf8c9UL3YJu
iMOCRQcj/hyt+9tURC3JjBfCuK0h4hAZv1YNSsEp5ywiIPlNtF75qeRZimTyEpQBL9fcAXAsu44H
DAP7joGnNPMKrjaK3jDYJN5CIZbCfHSdQ0Hk/wAGE6Zm0wt/dA8JpjM82dFs+c15H1WkPRVv9tm0
kR8ol61zPaZZhaabznP+av44OuQeOnYSeMnvXIjeYrPztzBqYMriDIFR+odsVLeUMP6kaCdEnYLf
ca5tfqyyHJz42bU4j7UWRdrzLWjtQQdlxVluOuSnD3tSDd6KWQ/oxFqXXUuIMqnubHWWE1XWnzHr
WuUpdRXIwdg8ln4kTUsrsOG8U4IzGmQuMtcjS9uTtrn58FHqRA+STnN9I11z59jfdFC5EMz5pKet
R2lpHnZF9JJLT7UnlMtJN8zmZGoRs1uACap+Ng4y35rUAvj0JgRdH5a7PGHP6YXkm7HW6A2E7TZ5
7qZvqhopzJ/Xy80xSw/U6UMvAo5R3SpaI4EjZBKq/K9j93XxqAuIcFWc/qx3bekVw/C95qfXFP7q
TS8A/Qv+gQjuvQf2A3guj8/HjHUl6+k6WIFayj0rf5jJWlQSmBfEEW/6zPm6bv3/dirUQfa62CvH
/qzSi7kU3obccNv6Q2Uf8B3xPcbOWUOipw9ChOdHVm7XG6/tfGZcl6+q9odiyhS68tDi9ZlklVpc
kQJcQBH/l1mlPOOaxZKPKFI3gL3GkmF60Cfngknpl3QfXXu4VTo9EDe0Wv6iOGz8bUyvxgmNpsji
+FUFcLXnb0ilTl0lq4By0L7Z+d/RoiyXI/3gaId1XnM/MYA3nE2pojeDnii4UwuJNYUuZolALZt9
w1r4QdSR8mHLMEbzPVecEPVCA0Jgr3YQqq9onnl3WgVfdcL2lYLRP66hvjzSGt13BNQGQrYaDnSQ
OepBfxbY3SjEf1IcChrrM513x7zZHX/koWc2Hz1skTTcrf/CsUkagsLbucWeRDw3G8iemhp5FKee
dSDJkUUb6ghqVd3CEnvyuLDHZ1sOis4/Q12fa/m6XYBqGNkoAe7r19ht+nA5W6uy/0X8B2ZQPFtQ
dVHz1GjckaAhSm0kz5vB+TTljgnxC9WhAzkCedBcrZ8C7/rfbN5Im5OIu1kKEMrEMz8+O60RV/ly
yvCmj6J+0BIX3YMlvueJHjlMrKs8JgGYLtYE2Ld5SRnBymrT2Mg5EVE4xuQcCXTjpbxz4gjM1i4E
ggJncvjxdE7S5sisvrRAB8yiqdFmA8mTqs/Q24mM90OVnU6wAWCcgbwkUa/g2q9PawxCNoYgM7Hu
MOmPSM/7DpUlPfpqY+iZu1jEouMRVMQIH3jSqziszmXXkn4ckkoDjiVtq7wj4jgulhUqaiOuEipq
v97+OlqqZE3ZbR7/yRqLs0kEiMlTcwKKacj9ZdBHS0kJtE7+mxL9nua4+Y3kNZ1po2XZwLD8selT
iKXMsEOwl2mqTKvqfWhOjArZRSyJnjSzeH2diLLHggrd+ZxZb00uTu4ALs8FVKBrji/zCO7IBzen
/NFySPWUbZRYESRsrJEVwI/rIaH706TMXwUtJWUZzMcgzA1JVQzt1fPoOMkLSKwUxkBc+6QK+EQk
wmZtzRt4oIVXXYK1K9STue50ZQbTQLSeplhypTfedqBDGfIK1QxWXBssvzl7FaJikltgs720xKgc
zyohe3R/NqGGtrUmYldmcsd/zK2XyHirPmJ0A+gi4Q1otqwnWbUgk5q4lT7rkXrrotdwP/8C8HJe
r0E14lYunnSMqclKDRCZ+3+O0H7aRJ43jolbG/8tbbCIDaw1urszUhYipWf57uy8cVAInfF4jO5c
/0VsAWZ9cMj3WsQTwlgPS6TY0wEC+4DE/PD/vTtNLJQ+BkH9gju91wuFJfkoX0Ogb9/qRBhQvQgX
XdX6pCXSVdqOUR/W4scoQPUjtYW+qmpU1PKbHUlwNeJioGMd/A9ygHmNwS+OizbpfYifj/7jFPox
HESueRcUdgfasPXkOaLaZ9AauNm3p9vd45Zp1SV0c0qDAUJ7KRchpilhkcl67wf436YlQ5pkE6ou
OaMeNzfpd35Jbzz7HXcpkd/HhKOlcxGPVqFrntrNtz/L+3mFvGmWHwKPFaRDutOUp1b7Xl9004fG
QsEBfalh7ROKqzazVxxoG+/NMPlaC4b6yzq/GfPK6Nv2GvnD43eG8WKB1oQhODDwKnUzGQNi/KE2
tJfNL43o5gbJxKemhbIevt52p1xX6Lhj/Ppxz6X6Tk/LZ9W/0sCjayw4uNK3ZXB58iiwURFKyWgX
VtiA7EbAYQLKA7iyuoVSlJAzqU6CTx0fb047Jkb8A0uA/JALZLfAbLu0T1gC/pSTe3zEsHVGiR0Q
fTb8QqiMWDaAu/2eJe72EdzYGxKGDgS+2hRZjTpLXBoS++0HlGCs6QtewzSEUmj4BvM/aSj7k4F9
MyMxzH+FAOHURdAnzjdx+yfv6tLx1M0MDeOvZTz+YuKr+2qcAyEZB2iMVG7atBLj+VwEC+Ge83Ks
f8TdsWhO+mX8sXFvu+nlTMFs5Ehnn7+KrabxsWFro8aNbati4cgUt8M8Z5Gf31KwKMzdIIgd8a/I
OcOzUOh557u04QSnl5E2GrNxVcl0jE5tkylU9G+4fPVV+f3pRWlVtPgr2Yj8r/zgTZJarwp/IC2h
r4Oy9MyHrnKkF88XStqd+8EXMe4KEVcvTmbMRqbITwWcqeDyPwrU2+Jw71zUq4T9JR2CV2HowngP
3ydK/bb9vnI/JVXkMdq9cLvsq/HSSAwLyM+hH00eDqJA9jdNB5b7FSJzx65/yH1+d4YssCwoVTX9
L2c2aZg/f6sDc7yT2Ie3baufVIIuZCtt4ZrTwA/Y9zNnS2lAt7PWKiX1z1UEuJ0AJlsjtCfJ8xBg
fA61YquluNk0194haAhr5RMYhfbWphrcTvw+TkmDVjJO4XE11y6v1aIL0zyD7d57p1AIZcIAWYkG
5l3tWLdgqKuZ/ryVcruus+62KeRMC+cS2jkqTvwylYzocYw29g6Rg2d98DIX3H+ZnjD1CB4JFZoF
iL1kAkfuToMbkRTxtw0fy1lIGl9cXEuAB5vuYZPj2nfjlMc8RuUrRANOt8deYpYIP4u0k7iMXOh9
FQD1djyG7zNlbhvFPCnl2O8TKN84VDZs+fXRvaXXPP0y/SA2klZlUyEoaAv60qxZhKrEedDJUpKb
OWe1TJG2h0ve5r2FMzgT6WGeCCb18T+jzuMOABLwRhOPHtaGkh/lGdP60pSigZN5v6zRgvxSa2ro
77cY5sCynlNLEXNP4drChj2678B3gTWbp6aw8lKO/U1iyoxGMYZz1DsMzbpevNqOw442wxS8eO/K
od37W8ZPM/IIkCaqpItcR1nfN4ue+KfkfwHBOQ6Ttq9HJ8GpSdjjyFBOROKAbSMFXsdd7QkrgwG7
Shn592Q1SGf3dVVYfF+n4NmOEXxfe13DpysQ9jegPpuxegdDbJka/HdCLdJnvM70GfulG1OrOOFZ
XdUHZ5ogF1X4LHQK8bmbWEpEFqwZBGLbZuKZCAIdr7kI0ZMvj4J++tpIrwmAm39M9k/ZMEw6RCQo
MxxP5tNH4vfrxIBydfONm4m+4Z2Mpq3pBAONibwuxy6k4kjDLKJa0KtcJJx3obaKEOdn8b0CIRge
aPXCsnNYsyM9JHfn/YB5xF5Gg+oZnxEestjXn+X6geRUc5EscJy/DDXy4bi6VY9XnR9vzSmn9C/y
kO+Jm1NIHHt95ZxJDVAEtJaTkfW+JBcSCW2P+Sm0Mp5QjHAW636inxkVaMA90cZUAiPD2658HFHx
BmpH0yXzq9oIsXeRTPatC590R6ELP3ygUmUz0sUN3HwdIKK1bg/r44CIwmaZkIC5X9y383ke/dWA
5NKojvftzDkZky+PXzE2lgjTW62XC8giwv+wjKIJ6seZydVewGgz2qCfAGJmaSI0ktP3q55PpWn9
baTPnrajPTAi3O8otDEPFO4OUG5b1S8qFK+Tlcsg9iXV2I8bS5t0wM7rGTd710B9uDRf6X1ocbTO
R3+nDZGLtI7ftBozWTALcbP5U2bAwlzNgPdp5zgLzMr7BaA0oIPhFQtOaDy3Wt3d/wrT3mlfRxLk
AScyr0sXQmCVuZEkF5T0yw6w6YEIvNcIs+8j9CVIsBfV6iR1NyJpt2cKaOlBTUebmazeYrb19hHX
wvCu6iPndcGouGM1NuIxxmlE5La8u8OVNcjs8MCCFBhfOlhrVjL/sFqLglD4siJLzFkarQXdywFD
nV1ANiSymH9Ki/U76pbZwOxtiq/rtPL5nCAVhzAfPYgYRw99WdaTRx1EMs8iZik9UEbrMXNHtdHd
yEA1csOgoT7FlnvLGM2WYGU3dcALOA2Ak1toBpPZVaOFy5Y2WLgrLP5WdmdNT50EDXjZK4cGFu5E
+HVL+ORHBCjxuaCSJJOOXUVLLFverV043u8qgD8ZpL9Fld53sFsBhCIh2Zo6jrX4gmG95O62hbkp
FqJ3fl5vRPV8NB/tf0LAqwrBt6/AMoYoILZOJv8rpYREOcbRheXP1yBmLklQ3ckYD/Z3vQvAONPc
AM/Q+XLCLiMdrGgW5D4p6s6nY5ijJzAXRIDaHkHE6oW3PB0HZ509XqAEyocPeYjC8ICaFmmGCMJ2
5YJAZEySCML0HCrZe/BjjByvVVdOf6ayclypnulIHM9Q+mklt1HnZvcY1RXavttt7ScnBp5LeV4w
0Yl320LmroV+u0+sSBVtzq5h9IgCb/FCGrz1eFnukHF/FXBIEWuOD2sX4X91J+qzGa5btGHWCCZT
K7m8AYbTNBxc/gyHmn9CuLJMOMuPou6fRe9ZwTg1Pap0EG9bxGNrZCbu0rFkYEgK4h6MApP8YKy5
wVODnxUpKLXN0ppOIm3Sfqm1jzCQtJPlDhJ2RZJrpOxhOiz0NP14+lC4C03ufL4c4Y+NX6CJRUbW
iGiqgBDiNHqY48YDClF6kVkSaO73Lfo7NFgQnLX/5FbeeMLg53hWq7W+P33MxCpTzUd8SAFSjG2j
1Zxzcr+RCZ2SXD+iUdtc0rrtuSVpEz1gfJ8Gz+87ATjHPjCY3tMMlJvEJGrH1oLE6e1p1SL1vhck
QM53kexg+dQBKetAxMTeGHuAJhz3QJKJ+O+MXmyXK5Kz24ECjQR7Y5W2AbMW3V/dWYL8wrTASl5S
rweirdU3y0ImZzGB+/AUvc+g6kYIb/XTe6Jw7gnmCRlEEEtUSdYPDBRW05xb9wouS0hO5IA5In9U
F8CtbARUzoIF7jlWyryhM/eVf+ydnV/OpAOBFHwzLcEkGquv8m5d1JFxD5DKvCHLoIOMCQ8b+cr+
4EgMeYl+aNNJAXaOQl64sDZbhOADh3nEJkk+ofobwyfsU7s/gq3vm6tXjxphcMPMh6pajO2l1lb7
2sLPBSP3tt70yl6ogYJpyte7qv76e5mALsKu9+rxYz3FPOcWx7gjGQUvSrLvVAQvA0Th8Rc904uI
McPujQRMnFLCF/K/y7/5OAteV3XyvDNc/PDjJbrVwioN7g7N0cOW7hw7qRVCxM1cu0OOzoBnr9Eq
M3tve3KoX1ImMc3q34S/4kkRqtnQQxhTVP1dFsAXIllvPHjsZJ/lrMqBgb4oiAUuQxNNk/EKptuq
vnDzrgnJd3bgjEP+5Vvov2ozT+JV+wzMVRoiTl8p27SVYG1rJ+N7rDbpTwKQcTr5ASZ2W9cIMhLx
Nz3kGN8ca7JgLtNSfeDNwWTQSfC3XOqQMGmrqJC7jDQSvTas9kNgbFQm0r5KIWy7Div93YYLKLN3
gvVtOp7lISvIseTD89KeckhGut/l3aOw7wL3YqKp8qrHx2hqASm6Ue/o6sLS2vXWFyZMDS4o8MtY
T22xNE/9hiH/O3Bk3A2KMIJrxkyqDzEedITMThbJscAvOfqQHaYlHx80v5s8EwLL/ViJRGxGEenu
4YZKLxWq7WAY1Pg6hA6H4rgktcwXWYG5ClF9gABPIFNGXOzT0J32qxB2b/G+XJ9iD68W52lBueBZ
eI0VcHqNjNruvzXkupUsgvO7t7kvDr6pv9oM/LVtcZS9NXDeEmn7rptRwuU3LtBfeVBNa2Sh/WRc
xRzIfOnurgRnvjlcgkQiBGj0CCAl6dTnZdrYlHBUIGktuWPZVfYG8caOtAY8K6Py0r4jfhlZmh6D
w1I3z81R4UOKUpmjqH8QduIOndM98W0gS5nrtB0tfCRbq9ELJQNNcffUWzavJl59PjsUKSAjTSj3
5B6SkJZnv1lqidTFuhODCUhoYHTGgRNFHxHMhJd6EBCPPsHQoW/N/4B3AXSPgUXD0kc5T7NCptrH
CDz7SApT/qfRCt73o9rGbfLvq7oI0ZCZ2oRl9w2tbRRJ65th8PMGSD3NvozUyUY9IFHDJl9MdXVW
UfWVT/uP1fqaXePPJA4Arr1sVppNLvJWpPVw2WuIhNaovSW1skeMPdZuv8Z7vM1dCMSTPZShRfgq
qr200IYpZy9uffcNdtJRYyYJOtVfa/+yuQYRy499O2Crco5524vovO9obMoCGgvzdgjVrwi2RSTT
ipXcKk+rrL0jF4d0XjWMeU/Pum74AyEii/xzYHPrzmphPXvc28kq8k2WagwYTeT3xnHM+4zz4Nmc
VhbeWW4s8d+Y/JD+fWNR+FhamDVkCnzsOA5zTLAU1xZQq00uvrQfX+FZflaHIJA1TxWthWQFmSp7
hh5x1shmyGYh/8i2euHVvh91duayaiU5P/5Wvcxqh5zvxZ1LXBpAtu+PrEaZG8fV3nQZG+FqWAn2
jWHH4Zn4P4gJId/U1ZPd7Fl0O2aqzvlH0i6Mb+GlkE3TjqoAS7jfLSJ4JsEO8u3ve3VUYJTOsAYY
lDaZC3FrG6pUS74SPr3eSQpT6mrXdJv6Uf1z0F/tC0QLf9mjnihKUxgX/QLbKJD30NbK1XF+xU8K
s3ug1qQmYQMASvTDQAO96qr4w8IDm4HG1WncUAK3nEDdffmo9XwpvEzdgNNB8ZVH6riCbKet0VRU
/01htfpiaHksjNuG2LfJQ2x1pcdFgwFlvj5llqiLzyRsVpTXsol4GJVpiyyxFCTTx+eww5HIz6X8
DEQzn4SttGhunAGJmHDLWDm4pac5ZuL79+uBRGSU1PIcnBm/niE73wa/0U6jSeWBn4HLDHUyvC9Z
LwONlDiBsnDJjnRVjDfHnZSUaUyOCAb7vsDxvYlshDeANeZZ2tKpfjwP2ZkJFMbQxE2H5Pd3aT8O
HWaI3vvt/vW7yrUvf6hmtRGQacdZ2cjaxt6mqKM1RQo8oFdFoqBH2DqYaM6t+FPJhxZVUONvBbRO
gWr9uMNiruvfL//XsXB6pWZ7XH36b2Uh5SSBs3jbYatuwnH7IhrsKwzv9GNTEoV6ixSJ7N0dVSym
FiIaKkv4plk+czexNiCEa/i/Zr+OL6Mfp480oHofMMktb/yuzPfCzuEwZsoTQszpme4PJ6B/9CXL
QQ+KeSDK6Fio9roBRuw1MVy7oF9Hi0mqJlc3RijaeUlYlYZSNtMrgHJxeBY7CVLHr1rgZgKHyk6G
sUxGGRFHzwJacH8LziRmfY4v4HHW74xcyJPACxfl6/qxJYb8vJOlueL5Lv5qQIKDkCqZmWz45PL+
6Bo1ZWcjNke+GacttLxA0yf81TULqp9lCh6eiIIzaBTzNsmqvK5xJYSnvr4HOu3kYMckJUD+BKxG
89L87eRUuNkmrJ4oVVihwER5lCuu1lNmM0mKqYLNrjPW0MbmS/TXp8r2Zw5JEjVxkuLMYG1fwhmU
UDpi4ZOiPf7tY05en3drKtIu934BzdADwCFCu55SplZ1LMCGbj2TUE/z6VVA7EcB7FZfwu6sgljC
14RvIVSYxiojDpCfeItWpGBtulaQ66E/Txe+77o1kZ5jfQMhKsmiVHDosJpGnzj4muN33Epdt37Y
Gw8hSYogX9+oFBEvhMInMUme9GbfjDCX7AfHiq5Qim2qaSbYCe8OejMQdQTeQjWbn5Esh3KjwAT2
dnGYpR969t03N2Uw1vJULLcsCxZA3Pt0irA/7NK+/QP2Kh4AygOxlADlFiNQ+DPZo9La8sV4M7Tc
ZQ5+bYYmga1Ru9p3kbt5BQrTe4/y4Hx8hOMGxq/jmp+wJiaJDU7Y2l9e8YnHG+Klri68OIo7Yh91
g131ej0fIdx8Zx0YI3yJsMqwuK+JwXF2BHY/IWxbXQ2rgQB/Y+BejQR9ddwd4jEt7sjxgc2JPJB9
zFX4xJgZGMsBcsBRqxIPZ5HQngZojdEmmVe4KYQsY4DbX6ykkLL8mpmx6u3Fz0+0j8c/PQFECf/O
nTSVzEwbGvXCV82TpROGJD71Kgf9PdJyTxE5NN6VV32IokY+CahhPQS94pfOHC0CUENCS5fZAcl8
e3fo7eceKgUaHI+NfvRZHXxLYjTnABCMVXDkKflF7iPFTAofuhxR13/M/hdn73mPpGuBUqeiww4Y
R9xsXVT+d2R9y9pfaMCnB97tE9/klgkdtkZwwOhlXROkvHEHJP4FRCXwrOomsn87vNmrxu5uXr8h
K4XOWq/wQaAlwboIklfvQDQcN311UUDbSahVBxM8claVSRFzx+OZzHlnaIaWwaI05Bv+bChb/kwQ
KIHvlcSrNHuf1kM/m0CkgsmGIJAJa73CUzLY5ndUgQAVizUdO7GyyKBAtp0UXx+42Uoxm7r4Q9R3
C5qB5N0bR8692Cx39PMthS43EV+D+nHBu3cYOga7qxoWDGCDw+Zbeocr+ga07oLYpUFSwXXhvW6V
7ZuuxHqGw7jb4IYOBNq/jG/PyV4onZW2hG08ryAY1BSWRobu2WEXdFu703wKdPkWJ52L9sF7cX44
DxdC3jKakNPerXDxgmVS+ZhUidTtUEneVx4tGMY9vJhxzcbBq9Gd2yeqfj4HUm1PY63Ie/xtdTv1
Dg16Hff6OQsMcfWL5B7r8I3JBK8a1Xb9wy2+D1osNhr2nm0pJ2kiS6zdO2D5EEI9HBdEYEsIu7Id
7Ktr0VD8oL2sEy75SdvcRgdh2sMW4+N3988VNY8dkTYAaeKip3AjXWDW12C5TU2ZoHxH4z+jRsLt
ALz8qCZZJwyeLAjptUzVZ5E29b/m7y8iuATy0ARbDTXVHfg1cZf6j7rplc7CWwLNFJAihg9Th+kD
9KvjYsKSMr9uqiToHtNlXIY4anJ2IqI7NBw9ULj2zkcFp0pNhfTdvWGHiH2YVATkwV1n5qIg9U2B
4Bdo79KQT45k/e4NZvF5WTZxzmP4Tnuw2oNqUxRpbdmEhUAjYXgdeJ+YW3P/0gg1YHep8m5JaRle
YvVES5QV5y99hgKqqU1Tb9n3WghdmIqR1Q7/kUchKNHvzZeJPaCpIZIYVfVIJsbDpFUFQO6NW/rk
q61eVkH57kiwKKQJfZkZpX0iqqcmF3UaMJn0GiqlSVxdVJjHYk43FSUvKbOfzdVydeHnAHkJjsRf
BU6TyUi4zGJnYK62j3Hz7eFdiHPo5cqF8GJmK4tukU3w7gESji7ZPZ68k5uZ16L/s31kkNKVi8Ju
U2AZeIXDnUh8QNegeyj/0EOkiaGA84bi/VWkuteLJh9SQT7FsEZgs0NU/kN2BgJtTz31ZJ7wiASy
1ENsY/1arEdya2w0IwROpzYVCzREiHnFq5HdE9ib1cFZ4QpC2hmP7hs8nK1HCJF1FG3fShVGhu6h
7w/+90NvFfaw6MNaHy++la07UJ3HEZjilKLaO1lSiM2QIC8FlWtlv71ygLPSgz5jIjzPqb1tcdXn
HCD3pCUSbUbib0MefojcoEOf64UOwJk3U5q0/69f4jeXgEBLQ4sFeeVWuUhDSSwVvZwUK9R+Ia+o
5MN/tp8XVQ2WjkRdbw5qcHD1T75DjF/5/FJyq3G+b6swbGSP2BmuHuQ4U6bFk1iY80csBK+CXm9W
aYCgljxP89rFz8txs/JrTh6lF4KdpLZKO45y4D3XVW+ASOTxETUQmQm1P6mVFc8qnqpY4En1OHkn
5Vcmo26AAFrKhr/69Bc7lwdgPf1aMnMhPso1m/+QDbuWuNShaWmYX+47pL8hkA3zdbH3Cj++XP74
EPF/VahMLTuzodqR3bvIpYjPRbcjuN727qOe1lvOq3PqKvZThE2SW9RC5g3uSK7p+Q+Tw8hJc9sw
adK4Uy8YnrqZCQ3N7F29X3V+0gzISSFJJ1yEQdZ3keYzgb77rFeupZdV3uEfBg2sWvcHzYXFZ3XY
u+Lv2EpSa2g6mDncWyf+6L0DIvemBWk+ctgRcxAp4pycWacmVm9OjkGxMecSarTXdklH2Iw9G42i
7eCHdKMo86r87NxaZ07apcJV9En6JnjOdg7mtYSsEItpbMxC5FBaokx4Ru0yrtN2KtKcwf1k+MfW
I7zfYL2rgsj3vup9vwp9fTpBrbg1LePSU+esidupXLgEjwYDWWkE7St2k5nspK0KBZ/CRCzRUctg
rkSPhh+6ec52p1OtDrhIadtaiH4617kxsBCsCsfNJC293/BvRgphyInOWar9EcHX6BtnfMVMzK1H
s2xpQ0lfscwaMGEYNsKdPGKZv0+aW/fp+mdQuL/JhDY5Rqd+JfQqhsL4f07AYMo0c1GMg63cFAht
Q1sMOC1odd1M3GYPOppxG++hGAKYgBNJplRY3O4lWRyOidFT1oGWgadbufdWPso4YOrRN6YZ84xR
dr7UMLD1bw+nrzFsMm2D91/NOJUg5/JQW9Jv0tQuSvZ53LDaNgLwZDIkmLrEWw8pjZsKQhv1kjRu
cVyEN1Ood0yHpaKorLgBMuXBKlkg8J+YfFFJvCdGzUKGXvj/wy28v3pnusmIhs9zUJpzmHfpdUoR
e+HjYhe935qHn24Ob/ZH4odz7g3AcPr5mInl7eGt7/ZLY7U6w1FsmOayj0ftdTaj2YDbl+TTBvWC
7ybfXqETBF1mF1rYy97HKO8uoQeu7v+dNtx2Jv9wxWcOOuno3JZwlAeOmKQtaYqhrel9UBrroI6S
3iPVvcp+zkorzBF4a1F5YCDtI87CnJlLSVZ4SWhqzhjti5iJVgan4SHO/0F7hjCUvMc22KRCtA25
XdNY3CY3NdRG2lB3sx4UuwFBidFx2wepclrDSEvUTXHHrT7KM/NY2Z02EXRc71FISxZPmxoA29ah
o7rRTbNgkKChQpsgnXN+bXJSi/gojkBaBj8qaTxAUGcxiXaxcOXLjw26dfFnorx3f9EQ+eeSW52J
nku2lWsZUo82WlsFANbGuXsQ0o8w6POgqxN2pzITtR+uDIy8yEbBF04CkWqjbF7F2cMZ0Uud3cS7
NlwB2UjmINKDlNrf2YGsvrdggEErE9sRSGqck+cqxrD+iZ6E9xVzaSHThKE7LgXGs0boY3Th1NiC
04RP+tpPC0wSMS1IIR0tGfQ1+7lv13UrpRpoqyP3shC+QaNCxnN0NIpCysRg/L94naZiEtbDJpWp
wsZNu30e+cAWwlPcwJv4Uf0rs7HWRxAkM1QKo5hOeAarYTBO24c2/lL8SaO5/s7laqzK4+sI6ZTX
NXwYQf7XTGGe+365eKyiPM4RvbHTrp0MJhAlQ4chxOt4aHsZnJihqVJ/l8ptovrPBiGWMycgxQy4
piL+Ljw1tQRZhPBEc/X/ZuSYoYo216jHa4Smj4NVemj0AhH8y7l6pqm9MAG47BjxpObsvhmXJR9N
Yl1UlU3C5YIqVxEZPQLnQOMba8nYsHnrvAmVZi6CnfPG2JDw4RXtjVb1LZOxVZjqPHVovmkxrc7g
fyKfcLENlhnsAmgNqBbjWffk4GSynE2x3ZkFI6bIjXLazNA6m53UP3fds88cR/xGE2RROyw3w7QJ
Z2nz7dx2oWoLEJH9PT0DGvUU9C0zzpEU3KGtLx75Cb0Dmx9JlsXnD6JkrqCbXccpDuvBo0STOPCN
UyTFCiRM9ymxJSGPGzXuga2OlpGV6CMLc2hkUkCvnbnUDd/ClXHLocRVwmkOHsWPOBiaFvd+T1JC
Si9uokM1ZnSsKtkdLug0cdOQfk2vsvdS71nGlSdYjH6by7kWbPy57CYbZRD5tWAflnocok5AH9my
Cabu/dTWZofCJMTHTL0caG05go2RjAIQlcjSf8hCGISJv82Y+wjXt24naswJgDPsL3I3tCzhKtJS
KpW+GqOvmnoEbb3+LlgpucrQ78JMZyRLZGSvvYSRmpcirVv7YXWys/NExJ2fpAgCoeSO86Kycd8X
9OEZKdPXECz+xZCLpWyerAb3Y7LWr/uv5QQ3AjaDWVFIJiBb/2iGcAZ2m+dL+WB3K0iPmWbkRgS+
CpZMfJxOf56D+fhRQRQy4DvMsoQtjJ30T1XtvVPy16KXYRUs6OK2lisSU2+BC8sci2AoHCbk+Lgl
7bHXiKtwPTYOcTSSodI0mi2GEuhmeUjfHSasjPXUvd80sRXq/eBZaU7+AB6/I/mRzKB56j+ltWnm
bfj7yLW+K79ePzmndPekOoPId4oFChcq0Emrg/qe/9zcvbK3Zh+RMwP2vfmn/cWXMTVwDJ+wwy/2
UB801BMQ7XYNlWZeNfAuAe92VKbNTb2Z5BdnebmtSexwQsgZ1++fQ89V+XXJQUh3SoTcF4Wj4m+1
Y3/zoNkmJwbxV9Ghxa/HbPqsjF9DsDiSbXlz8ZjnPmlkqbB8HanAUis+pma4MoUac+FBAIT1dCb4
u5whzcwSVJmJIknSek4WhcXvFExx88iKS6xhdxLHekEGGo5WByxFXkledS9qzpNOFJxFZMbRJAsY
wwlvmkpnvsIsIbWL2kZl+9RgvagIgjw7KVc7nuxNh3H4ZkQtSPa7MzaEG8Jj2VZasQvi/Sx8+wwF
kv850QlpTeFeLh4aF/AE/Hqf+GXmi4AAZGI7OEfLZEZZ+Yvaas5ujbkyho6PrX0Y1krL6NjR1bJ2
c2kl8XPq5CzWVtW1jDEFbs4e6BnpaTw/GSWQs/b/j5K/WZ9VafzRaIFUp8jEJS0cW+XjWSUUeWaq
C+JDEZSDrZx04JTBYt8DSCU5Vqrea1SBkcz19gjqP+erdm9g7Nw29nSEFvJS/UaP3z7e86OPpeEw
O04+mh1/XiFIZrXNH1zSiG3vSxrWAgQ/4/22uwSPbU/Nshy89BVRvuAc+o2dtOhz+f+eV6YkVRsw
Qc6mpMa8zkm4TNI93M+wCbFjyjbo9EMHI1jqzKhHtF6YE1eYR4wBm7GX6Xd9NnYK5ExKj1S+g029
1TtJSdCZAH0p2PApRd8wrb/txFUNS4Dsnd1YJc5To/yGbGHY13kPbhcOA+pSlmL6x+9J3uyYhKpH
o19HTjFOzPDPkAL4vXeBooPh2DCKAMZ2J6XYrvB1PuriXPMlUXnqad5egx6E2vA89c6j4Nl1dk0r
5Ue/0mM02li4jOBwnlhCGFkiOn04e46ksnHNVklkeEu4w6PPpBrPvXEAM/Q4UirKRnklTYbBNiNb
36A8r3dDR9bPs21dn+oLFLYE6m1ZM19Lb2r3oDTVPaqf5m2xYOFNGMTvcK225+UCxEbhNqqO2lJ3
HJ/hyUKpw6Y7LrQZ6Qi6SSdOTN1JFa6GDgVZdaYU6a+imQAxi03tKiAA6SnlG6rvU6/4ysWQ5xAv
OuSfTyxRoOG43peCJpMhh+sXjmbz6sNLMvooWc9b6Y42fL8oFP/J2rIFNdQG/Qwxw4VcO/H99BEF
vEFoeFFjEu/Ny+NRiCqyfD0zSzHwm9Kw4WVl2tJ+RJVZXblg8Xkh4jwBm7v1F5wEzm4Mj35SepDA
g5vcWVgLFRlZReKxt4U+XjcIcch8fbgi6Ph6wb6GJ7UtXZ+qYpgL1XlLNBm8jbaWO4+YB32zPOzx
3D5Ilsx6UBJPicMDVwz1uTyHf4vcdQALyljSNYKG4nbz88E/L4w+yVYrb34JYSo7G9cm1Y6qQAbV
099ONZHXoxJTDKGhGNFQWFbER20CAvgTR4bfZ7RXOz2M4t8rxuMLhp6yxa9ePmWqJ7vx9sAYmtwh
H+atl9qdnz1ezU4RV37wtDoSkoCytFv3j+jbIN9MZ/nqFGG2Y6SkicsJNxX6hFNU+Tm1rVPc5pBC
x1zX7hJwl/aErO8A7hTbeY0ywS2J2qLxdE3YSCDqMMFU/2dVAaAzc5OtTR6vuX0L7rMMYEU9uzL5
alt1E18cmGsF/eESOS9KJ+xLlmVwyPV298OLg3h0bh7qc8dxweDqVmgM2GCDKOc3IC62s6YMCTuT
OZe2fjoAwSFhf/Z9CJS22Qz6hPZNcuoQgoO1tfi6jP8Gtb9siRnpGgpAZIhrnKT35kFRVJ3h4m08
0pcOlABJqaSuN1ulWj9j9dkqWsf1Ju2y7Yw1n6ujIithNCvIk0KmoKS7bxVQ6g5drmznosv0GCx1
+VKYTIkNK8BGG2aa3aLQ02f7O3bgZ2Nh1ggmV3HIteqM+ZX0i/+0VnpOs8Oa2Je5h+/MbDF3il1X
fztn9TtboXVE5Xc8aKpS1jxtySMBgNjQyjhBe2GFcxIbwZW3aG/+dGl9LqqTaVSek4dTFPSklAOl
oOsymteM5ls1get4DXWYomGA9AJmLII4/ZO9jfo040s1CSPv7YThVhb47f9rilmK7JoIoQyltmeU
5s8SJM9x1NrJUw6WyXRZwJAaBkj4BR7rfcxf8egGcEePj9eG3GBtxYsynkzo13iEwdYqphBVm63D
3g3e7I/oKj9bCkjIHrhvm/Iyb/ubhYtHhcvOhyzkR7J/Ol6AAVTBMqNuNi4Rg8XMHGQtDx6nuAw2
AlnmHE006ESeCR9YoGJ9unxjE3DtJ3NbORZ5T8Ut+r0ZMHOKthoBef/VDU64HNGKHCHZVfP8SYzR
hUh2/Z/Cxp9wafQMGj3MPotbGHjgJ1b94VET4/Yp1dYxem9FTq1OILkgrw7WVMfCGDKEl1nEMdak
vcgl6G++MuNA7KfQIl8t77w3c19Wnefywj9u0AI+TfneHWTaK9uOzHjqeVHUX8A4N3Bn+3w8+MYr
2CfklKINZ8lMcl/EqfgYCisF9a+gKm6Ubyut+V5RnaoXcqhXcErhr/aJtaLYK+1Ew6Q5Ra0m0Uu4
wWsxgfLzrToqnQR8OEkdhFlPzi7sU7aR1RSciqJpaHESof1Cji89WWwo623UMoILgRKLjr5rkdd2
fu3FMm7ghH+kduzh+mYGF0Am6k46rE3d9c5E5KtKkYoya3s1Jb4lPRve+t14B1dpXXCgvulMn+wP
mdeniQCrXcPGVyGDS5dMx7vBrG+jXfIeZ3y/5nu5p8KiWrTRZiO9+tE4yHr8cpKzKF3WbOx/CNhx
ewpsBB7iHn/EUJuAi4dEuKiT8HQHj/7UQXgC9lOtiGjLOs3KHLUfbQG9SB+z+yFy7M7oCOEh2Ozi
TKIIZQcx00X5jGQHW9Wz1oXMBnLrHjxnVamCRNuLreQfscY6sbxDnpOPEfSExNT4Di7rV3lXzG7x
cARScWdq5WJJKnyvqWoWLxIIh2Z7dg0+Z123WMWgqhr+MNweXusySYOWHeEv7FVspccCvp9V+ikm
TYIXQUtDYZHExlfkUNzRpW7cE/2OEGFR0jLrGMyBEACNl7/jyBQW/qY0GYcowCu5ltG8R9YNXscz
cHL/vgjQBn0C61OM2iTibsZA5Z40eNPXnLv5h+3Un2pC6bB2k1ysS/cMP2kPQ14URdDjOHeHYwiM
k94+JRGAdE2M1542RUTszj/NFTb2c98WycsyHoKPwU3cnc8geOUSb7qUDBtGmswPYf1Y3cpsglzU
EP0UC/HVnTlrDz9guAwDT1cVSHHkIs+r0gkeQ49PNyIeBw7lH8c0Gd2YjuxW3N61HVtbgJ04BEAo
Jfa3wNE5l7CCXpbqLuXW/8kCOF97K/MbBoFppt9/rMpKsh2kWsriD6f/Gcgs1wNc69dXe1avp1+q
mD+lvMad1sxcvnrD2TWF5PchT/MUCqcW+v8n3CKxj3qa6Gfx/aZINmup9LBhuh1vwO3CPJXW12eH
321WnJkTAB/P5oCEpWKPOVo7hVtKARab2UNpkoFChgK9heoK9UXQwJmkt+iSzFqKiul+M4T4BjmL
udw+4LnCc7Gto7m2JnsZmTsHsLG57jUDVRgx33+8244seX/F4gwIppvJsqZ/mc8zfTkDIkYHU5+z
G0cKBw4GL1F5ITs8ZK2fENFO4oQfPN4tDRt65DoBXIR6ANBkReANJZAMMPwz2z6A7qp4wJANTOYj
5sLJEqkxB9IgKwaiJZ+5xDprG8P1113a/nLwrABZkhWjgnYTXP0KtQJkGrzixKI6lHBqGTskH8wz
uQ1dmi47JzyK6eiRKI+xiw0+S/nMkzjw+eidYprDchizxcAn4HcUiYu4a13hx2PpWimnT77dleoi
DSUMTGsitpdHVQbYCQV+qLVWiqwrUjGOJ/qwRy2bFstkTYlrG/FzbgU9AcsevE8UVs0sg8NWLbHT
ASUbEEsjBK+73eySmsDt7O2tIR1GcYLAc1qFJ8UwiNk0KIC2v5tF8udEyQGRZGPDxFBPblOGXeuh
4ZjbfT7QqBTkQMcFjZnFgMH7R5A/nzQkf+QDyD3veXiTVyQagGJ9atq41Q/QpsO304l3feZ9CU2M
DZPtZV0j6Qd8hXFeJjw5BS2TE9DuDjTIUxk4KGysGGlC0dPwajyDdNuMVxE9OTWnFxMzvgOxMjj/
JLtyT3bwAnBgqPVDdHW7qzg76+ShDg5CfeCaxTYd+Ct3J2jnR79ZKoDC+ymayvNF2RBULT+/XMAo
QFuewQYcI7Fr86M38BcMhwjPkrijU3OtxE6zbOxNAQcEqQ+cOTxqjsFCIjYuaZtmOKvGtKinAp7S
682cLJOx/84tZxYpp9qMKJiUzwDZOVwWq4mazSPA98W36JJTanJ3gHeoiMNwyNX994fHjRnBMHP1
JPbuk/bmiXMfHpA2iECKvjFw5RhHqAEFKYrSIBu0GUzMBdryrUwhuJlTYIq/XEAga7HQfbv1mQ1E
nobQqY7BvzD6jISnwBvlzHCooNKIENXXpXmTm2SDry5cHDY0Ry7rk6kP83Up3SH7q625qDxpXFrx
u3jpHac/8SCu8r5z76grFLkcGP8EpDR+GN4TrijACO4OF/SPAJpOsZjephTEhlucRIiQm7VB5e5M
9sJMHaPVdxnxlXqoYVAGQqxUXCKhROTDO75GfMXN7kZM8zI+8ZrU6ntZExzHJfFP7qyzAX5lAiUN
wIkdh2XERfqC6ffpN9mdD1O1xjMf0L18tSbKqs2H3vWdgBVn4YnYHrG+p3cN6YNwA3lD+9Fph37P
px98Ehj7BSotwlJ3aslt14QAg03PIK2GYP2KXxVGBPxtkKq+5bTYFB1y+l/a8GStSsKshcBGVwjv
lZzi13r0HSpCCQjoJ164Nodca7iqbi8wyAq89DXivk/HpQfcBYfXz4VSbsa1Dv1j1L33QBZrWlB4
PyqSVYrWMsERV0oM+GNCYlnSY99lcdOOUSFht+hAB+i0kKtBQPR4EhDgzeLmQBM2j7bQ/pPqRs8H
hccaYT9BqrNUalpyB1JZIecf25taWS9ymv0QB15uEBu9ACjQ3y1aZQG9mZIKhyjFn89b4+qGh4oF
FKOmscvUwChqyBrp0HAu9AJR7z1sPozg+Z/H/obuL+DYcNOZppqNlOdYIKUGsp6TiV/0UpbGxu6z
p6fDy4MF794edZtJM1v5u/tab8b/tngCUna4ayiJzd3J7Jew93X5LXi/6TRJlPoEmh7U9qQ7cjtP
HW9lyzXLSUPlhZ/HfjuNkG/qpyddnoengjMJceSSExHOmymR+Sru3UacKD5/8UI/JfC0wZCpNkAL
6ujlDBcfwjMytcSjwF/V0AFFNBkx4/ZZU66+STgjt3iwh3ANiFUplayGauPdFbMHfQFg3TK9FvNa
jE/mINn+8VmPvoqYu75x+s4c+aB+fxEzRVKrjdCF4Hhn/bL41iLh4A4ovHWDFppDVbuPHg+0cR5l
rGSJTugXO7X6XVujwY8Bo1ahveEY0rP4ULH8zn0JbSuHtwf13trz2u1bvPV8jbKa85n2/0r2oqMf
pe9t6mkUqjNzv3+a/SAs91GnnmpNME/LgOmUWoOX9uqF3/UccDts8doue7UW6f/H96kCVipSmvZP
ZksGGAQc6+pWFqAqHsif94GJEmhHGLpWVLPXDtokC3sgkSk+zTZOh8NuWTseCGZZYg8OEqPge3JY
hffBDwC9LGbz2CmImV0BgQkDamcZ9w5Qfz8e1dH2BaqEJ6vqDKWGwxNAUkP/TW6z3mvjfPVd3l/3
0/SpVcc5T8boAc2X+ewT0fYGRPzLr0UBDvvQRMFsjsQo3rik6h9e1nmW4bN9eZ92OB1XHdou1K5L
V9kotPg3hOWHZ0CQ4GSsOh+Zzpxew00h9Z0PozUkU6v+mM9L8nOCdRcLb55i+Xw1j35FHq2+mqQX
MZgKCg6YUKiZAXDVF1tvHPECdt+/TrT5I7BwI5RKcmrUyl0sXZuPDOZcqBh150dWYaDoQ7eQeD/S
hpnfjUnIJ+ixElbeiW5lwNo1HlOQ3oklMYnDeAjj5VH1JefDlegFqm4o6BkptpwyyoiPyqAMGotL
3xb34lqv2CAW4l8urlaAsPqag2GvKlXyVeK9DFtYas2IC+wXXNfXI4I4J7bfutTpNqFSeJ6I9jrN
tvDj7nSx314dGj+IGx0L2xH/Yjn+F03rbJiU9SlLmaD0I1d8aYNsYMtdEvxbG66/MgGSDaFmUITR
LCnKMFmIWNBkND4f/8uuV/f419V9u9CpltB9c5jxoZ8RnfK8EAE4WCsAVEkBXxOGbXMQJfwMUipC
H5WRU2CiNVnqvDGsOq2+IwYiM5T7oJvxqBn/HtU/Nb9pv6rh5qQ5Jjit/hBjDgKQPJTF4CFBQUoD
jbsjgFzx3NRa870ju/DytBWNVLRZBErij/3KXGcifQB3v3EZdEkwMhyThRmKGvJf7UHXNnAha5t2
a2C8E0FfP+1BU5BFc6iqt5uTKlZFowq6kwfNiQJ9KGMFFaO5IXouyTIrR6dZdshUWnC3flWsLphn
JFoYHpDQiX5Ni8Hda8vWQq8bBdoCgtEorLRkfXQCk8p+vYvjQfsNhBa0AgfNtdLlIw1Y3vLkcxhc
4nuTGXNHcUfi33BgwEKpB7xxu4C+l4qP//V8SG+3rrqND8y/bIE+dOy5dhgOwwm0I3q9/qPC5MqP
yjdfVxvWr+zTlOR4yg3eX9sTzNlP3fE3qE9bLJGCC4EkRZ42ssFL7hS048Y/5KQHhHeSx7bqLYAb
Y3y17peR5ce9c7+FYhO/pmQ1xCoUjxPa9X+0LCk2ChQIz50cWyIARQeKiY4wpHhrb18nG2A5OSWz
99+b9Q7tN4NcuoXSAa7Y7i1htuCbb4arMI/ejJIpKwA46Oh7h6CE+IBqA+Ko8yiL6EkRy5R770pI
BBIjlHGf5Xy5oF3NrrMJzx+g5bV2El6groMEv+G8pLg8vkfzK5zZoiDiD91UUad7N717FMZZ6Lfz
GlpKdHPOTbK9FN2uGFtt1uowaMshrxkhUCkctvNXMSrYARqFWXfdFAply5pmFXDk/9mf9YvTLJrw
XNSc0EgP8/OE05LSsxNi/Moi9pV1/7waVmoZKFjMdrKD/7a335CO6IVAYuGjIAOLOhaZfGqpgcpK
105IJ10FgMU+euJoPFlXUiPsH3DBh1Lmkqb3CTuSFSSJZY9IR8TBEtVFDcFDm2VPWiLdidEKVAEP
X4VnHEOGkFuwfI18Hqgj7pBvpJMi3P9qe6Mz7dHt1TQG/eYc0zMIZ9VZGXhHTGvsuUve/+Kd+o5a
dsMAmkpfTYo133JfS4pm8ew/gsXeps/8AiA1Op4VXaaEsI1XcfgpQnO6JlyurNsb5H5mFUNOsUqV
HYHQYfMptTr+SvAc7RVqIBMj7XWTAacZh4GKQKmSqZAn80cwg8ByiulMj3XTB3slRIyPLtBNcxAI
AGl2IxBRByeJtNfjV3MfGl8KbbJFWc1t0CktFWB3LNIrI1Aeb2q6A8tItj5Un/DL/uY3GrCg4/CX
L3qigFniVTyRdQuuYCnfn+SARiGkwesZP7ksSGRSxH2RufCs8Evd/xGpNhQfw3PgeEOZEjhHxcL8
p8cJo72UPoNqZ4wnv1F8EyWEqNJ7DCFZFwxK2ViKrIw1S202lXvYupVmztjfM/zh/z3ZZ2Fr3EZO
5K9TjVGwjpKv0s2HscJ4LBMf2b2MO3VxX/yaeCgNZMIhEmJMh6lc0BV0bDUE1JkYGyYU6UoMC2S5
TNsq/Vizc+Tr3sT68/oAyA3ofW95f6IxlH+/zuHfRKK/JK5+5Alv10q6sPkI+ewwQ3ZUxgu2HhI1
j/fo/u+K9ireEbPCXvuuQziNh5qZNOXxVczQ25k6Ep4fmLqbossLqNUCfHt4K3lLH5yzDtaaiYXL
9fnem2d4n19XVmNIt738P0F2ZdvYi/gihzsGdG4Y3US6BfAevBctd3aU/weonoqNSipzkUaaXajv
OjWAOjh/gx/8foSaHt6wkJdB8vCfvgr5xHN4Stg0eokc39Rik6nTvAczMUVVrwq4mHIz+IjFyDYo
arkd6rdzErxWyOdDf04591yv6VaRb3JccRQP2N3T0E6J1FpaHPEUB1uW5Vzn6H4B+4zE/egQLsFK
YYHMU2QtdRTncsw+qX7ehOQneivfivs1q2gLarECE9+OKDKEfaWGIZgPmhFvYH0Fz0ly0usIBHed
AFk+WbdUea63rdzbC2gJ76YoqpqZx7+74/O4Np+DQs+9KDK+CT6YcvzT2Wk40uCwaVhViMVBw+ql
XWwkYn9m703ZQPzVD6CUNZd1/upXeF4FmAKVacf7nh2IcA4UIKJYprBiN0rkvKnuxOPWNxy/4ZP2
sBOK2SV5yHD+zz2wXAXrlNJBZev6fNtoQRVOyRl2YfgjDP8EizhvGQ076TilIXFbGEGvx2cMYu6U
VDng/phJhF/yRK32ArFkDI8ftf9nhxTp6mPHQd3G7hwS7uquT/naOV5bzRZBqTqttvTD4/8CVEjf
HR1CjceD433gXJkoDb4CfoTPAF+Z72aC5SAG/3uhQDz5ADao2DsNFQHjLAYC1AbTSB0AJFtoATWC
6XEN4ujAZFl1gdbc91vOmEcCWs8e5wOZDxrxvHIimb2HmJuR8HsRtPwaDoSHQPS8UkxWMhYeE4Vb
dUGCCeqpAxWvZW81w525F8cP2f7oKIplCRoyCwY5S0A2ZL9OTUelBxp8tSsxHqdOpJntzPiISS+P
ykqsrpD0oVKhXf22az4k2F64ILWmouYs67yvIrFzrif2t27Oj8+Tgizng122oV3TwE2FeaJz1Bck
pG/rfVEvelUhEqwyW1aiMfh3POD/QRhT/4IjqUCoGvyS/n4cb4mYXl4xAKUgzZtOCJRXge8DII86
F/FvdxVWG43JKfAYdl/+xCW966fTAe6ZigXlDK1SrckQI4nrHyX9hIOu9HNMehoSytXHY7kyAQ7w
B1/qlAyJug6ypRsKvSL4UcGmSTaTHLkz87xcpDe/xfjqjsGVc4/hnYPTi7Ba6nF32YXXR8GDKJfY
8gDwOVK3/gUeqmP53D58RCU25aOcfClvLHiGYIoROnW48o6Frt/wJUcqD4+6S8jr3IqTYVpAt4fd
mR3oyXkQYlfp7Bo9gMYLiorELoy9enHA7BDGLkDDAvK3KXDga8t3yAaZmYpdKEjErgfzqJvXOcvp
vWoYl/RQVk+juYHpi4pKS7QjBv0uDGCMHxQqpEKblxkh8PXbJS5KvLo0GeYuno4uvzuDXOUu1cYl
qILMN7xfX4fB+XMaWlRrh9JEASMicqbBU1U5xtlAGNX2zd9IeyVOAMdxAgGd1kV2D25WY+c1/GYs
teOKtwSZp9EeA4uCsGY0DSO/KFSUcjzYEOU56BP6SJiptXEcpkSeWiq5FoYgDVbKyuQMpw/hnWNS
5Mda4lbJzf57e25YZY0uU/lSMTsZAbYsrsp87GZbNBDo/0Rn/blx7fJ4Dthug3US850Al9W1R4uR
8hGM1iVO3JG1lR3Nb+cGAugQOwzdzuRfMy/ij2qTddAIXypGAhVPAc/OQsHfcxJWesPalNlSo0aK
7L3dfYzse2WaN7VJtPUFy66ugo0LVCewYRyt6vVcj1cMzkL34+RjjUAdW0xZW2r2RmZXNx1z7rL3
W+E1FV0s5Die/LrQs25MiO+s1XawogTsSAUt4EmRG46qAWtRHa4zGhmW86kDgWPDfHeGO003wYSl
XiY3BW/8xMxGlzKO8t04n1dDrD5fRPYeLlisFBddmq5sFcGwpVZmz43r7IQ543vT7ZBwXac7r8E4
liKIfDNrq4zCYqXdrR3hNk5q/eJ4jv2887a6NLULrUJN97q10kpKH1VEAVccm4DNRFzYpwZm7FPa
Zj4JBm97mC2406+c9+Pos1+ipBBKS1WYK+/4RHeg9HnfNnp9hL/THc4c/kaSCmfQBQ/RY4JkWXAt
9Lycfa50Ek2Yq8sf6Vu8BOio/83a4zjZT5w1CO6OodwaPz62kAIiuZPGuriggRIVa7GmrClnWl4a
oWOtkQJA+9XbJZN9StChfkPJg2D4+HtKgfi/y8z1bh0RVS2Zqmq6eWSZxgta8LpN+3qRHLylnno/
+zZ5FlqY9+eT2L6WuvmomCCRfzugT/XiW8DMOYTgKLXVDsOMRZ8AeNgVm+lQlQlSsQ4KKuOtgzD8
06E71bHUTZCOeeIGSu1NLvqIVLzHIHeDqy3pQh5UDuj68XHR1PV7GZOhXpsthK+7j6zW860w0zs+
s+4kG0BNcISEL3RQTVsBROsc7SHgKk9X/WPn6mDR1sArPxVA1/gtB5qW9FPsB3up+q32FRaP+Arx
Ar/yAFUg2JBuA3dQ8gzrPtJtJwx077UhVFlIhiSFJXr3tAlszAKfqWUiC/sk8kmMStmkHAYTGeW2
zGNr9tR0Fcdkq/bsDIw7DzMVoUn43RDcYxZfVOH0ICp5SiPNlwQMGJksTg9JvR3hHBpPM/oujaPy
cdiQ80nAldzDTpUMIMl1Kd+/OzsHVvnooWjbL3vKCMdn7KlrN4QNo5lcbKlQPedokn0MALWpEclx
hK6h5CTxh6utlJhAMsLK5eTwbt8Hvb5a72LQncdqrMUZ1ue0OArfj0xeF/7dGuhvDaiH70r/gROG
ZJau2MQBBAPVwvk4mZ0aB8NUSs3OScDUJVAn1uAqWwQz/ND1wYKwsI1VONOaUvsQcrJNVWzLcqEl
T0kFhh7ps9HmEcWtYeIaSw9xTrTI3AZ2SGMfQ0o/WYwDePS6aHB38QcCSsLB52k2RHyL3utuE5qQ
SBV90EwDzotCfnySolLMeA95GC8LfHfyqI+Box6Go7A0kGWrR/rxqESPU6w/mbj8YT6YyQT/iTaX
lUtW6VZ7YhfNhQd+Wk2haOSejCvv7o0iGB2aMXp+1DjbKHCPXA2kk0yzoVgajSWE2JJ4BteJfgkY
pCoiKi/oprKuUQiygO3LbAXH/Fhwbt0u0QvUsIechx+KPiwV6sJrUZXGPESIhHRzh4fCyI0UhRYD
PzwYFgdFeX2VQrfZxsYe2AvjpYlnDRLHk8opsAt+XyA8XIm+Mh+Q6Ku/69Yz4MSJny/NeEDesEb6
dZVrzp6qf66E4tF6xvdH8nVlhprZWktR0qJ7JepkwrhCyY1sVW3lHGk5VCN2nAHOD3wBGilTeYNP
e4vbaNz8R0dl+WJXYbzqcEsiWvQhI0tXE9AzGo4rM1tcQxFIvf0Wkig8yMIJhB160cPYMdxW1pav
2A8SwoY4/jtsQOcagUKOoNALvvqQDAPEJ0wmRjdjAWRlHpKCyGnhAEn95Yfz6sP8fgYnagAGcgLc
+zwQ+uQJm3YFRL525TkqG3kmP4vhInJy5codvw3lkNEEb9uvcRD7fncf4CQ1u6lz76Yp2lZkDjXg
d2v4GcCAyLOhPq2rZXOxcwVALUc28jMPgW9lIWx2D8YMC3ctL6ipimiUK93E7l03RyWuYACMUlW3
9v5C9wxZFaeSBI7Tpb38bJBywQxsPru7EJrJkfkqhXAdS6vJhRmp17RuqKziBH37UQFckWJKS4YW
H1yj5sp+NWVLO2Bgpxh0DCq1LZZVojA5vN97tlvShOwRLIhaAORyXNxUSHZMWUVO/NelV+Rv513G
I7RNmXsjptI+EFXdFRKhwD2jY8rPOXpORcdeGgXrZhkNqVkVDwWjZ06pXxbYh0+z8ijpQOGAuIEk
KnOdNITqiv8InqKNX/AbR16FKZkKJPJyuvgNULMCidG1r3TeX6o2NoodBBUU3OxCuxeVkosgcqS2
yLPFu9aK2qvMvq1VIVCqkn0kVJUS1bsa74v5b56d2Ipa77dJjyGoiDn6r/qchkV4g/vcDc07nDtt
ervlA1th0N99a2ZLcK+0c02JxZA+lh1UmbrL0BZSOKj9BLXoqsJDTp9AcXZC9dIvkidHRDePxyx2
8a0o+ztsF619T1D0xyaBJfws4VlqPlVxMkzZ5dsn5J+w6ULdHupEntZBYKH2pCDitzb4J22ZFrp7
oYQpMUcQvqRY5WOqZvtLGowDTFV9CihcRhAOiYiFwx/wxAeO9ZrsGQVjUZ5/jAg8P2zJZRasSBiF
Mn0tXeOKCSInJykxZDsc4LuTTP5p6bbSH1EYWXKradQ+xwEKX8gWg7Bln3/dMzT75fOl3N1CdQpB
4eLP3B7ei/M5A23inchYtBY4WBdltdf1Zfd27sB4fF080IjVA8NclCi4O2xqHTNRnWYFpLXDUG8G
iG2Z79TPKVlZiOzUpaymb5zSqX76G5L4E/YUiTv1yEhNw5RXpEPxDYmVOPuA3QW0gU4PiNOCG6jm
44rJfV2tAyU5Fzd+WO62quF46hYzAOg1ja4sDF0owlF7OkH+3oj/vj5mo1L0t5YRpkpS6KED0Xk3
VfhJN0+2aKstipD6GKfu9iAyHGIZeB+p4Rfas3XkIJHKLex77HpDHI1FQWwtRfiSDJiDYEGzWkCO
/Gc/gbANd55sOxZ/bJOzRe7xuXuLtoPH2yH5PAHK5NXm46Nl4SXga5rVLghSbR0bfVUqdTTILdXn
dmigeHEIUzyr2XBigLoYk5vBc7f9Fdxbiu5zzD/4Sn1jXExYIld8PZzi1oYfbZrmE3zLzvKqZphQ
RJnV0jSxgK/rnd4wuJ2pxD6Nmwe2LEVPFJUBrNG37ri+vzqI+Rwvn3IbeyBT5hJYstSuVfbZey7h
ibw3v1z19B+JzgU49x0v8Yq4svZFhHvhTpjX/tY5u1AaM87nl3Eq4inczlPAWYQT2mvgTHgPuWlC
IQMctzB/LksRQUboOU+uGmoj4uKjty8MxAO6fLt9I5aSc6/pf5+0x79gFpxNr1mj+gXzfRR24Yrt
VyRGLjoX31lw9rilwG55EgeNIdWuxUDV4T6YXcU3DeGn61tj/cJrKEZd9315NWXiu8UgQlk5sAXO
Hfc/3rIAuEQ8gDGoqK4gTAKuhvuZu/c7noVpVkRmnaVJHoeoRWYoeWk8oogh2nZxoa7d1Xh01WvY
AQmrtYHHVZuSygMXKaZ26zcpehCeDH2l+1/W8XLyHWEbXfC3ZISVY3g8iiIbCMFFHFV4Fg1Kmcq0
xHRpcl5SBg+QApfLig/Ni4QpcY5Dp9UFGbp9rVOlb/f9oUTr+s+M02t4GoxVJ87pb/eptXB23Tv8
X7RzZwpKx368gKZLpw4wyhYnH7FsjUDeE40D6uD2Uzs6svPte2iInmvBKOx1L7WeR7PJ05nvOOaA
DNvROeFtZQcUBAeHeHD+EuHIo0gBCU46txIbL1dkvVxlHiS+4wYSNDq8ivf9FGkKjHkbDFWSB+cb
fYifZklMBsosDtLvqRcaCsWkJXrtqHjUJB84xxStHe00jxeph+Qkh7f0IwvCqNTnWSzMUWo1iM52
UONnaYSQBBH8PcSo8u2eG8rgnHFyfw2sOT1jUMam5p1FOPVwhddWuz0jkCu6NxmUpxJjuQ9aoT1G
iLqiUU6y9WOHQyu1l0LXqb+ExonCVO0B/3e0stfSydgpi+BL/e9TbsWGXmXKUD8TqbLlgtZ/jUwF
a7F2HvHc/I+FQEvP652tc8T6dAF2LLIImpjTH4Nm8Ipg57rVo93ih2Pn3E+DkFH5wAswQA/VdYfw
PC8Wif2YpjWTCek2wgHWx+raa13HfPg8jTGWcY6ZMA/kuX4idl7ORRLajAzEpy0gK/E8AQvGiLm0
n6XCASzDRuTKbkBP3OBnbzTTpjWSSq2esZtFsLq9bJru6auH6scssZ7DSYl58bWE+wmLwCE9Uubo
/3iId+ZwxyhB4IQNHhoz65MkdoJeUoERkaAi9DETLYbp5JWAsjFLITzKGkRyJpeGnnieVdu1rHAM
8n05+1MGGxIwaFIoMEkHc/Z45TRoZ/szMz0Z4CBA0G+eyio8aHLw+V88a+qtXymnEV7p7d6mMQ8r
837s9W4jPMR+5bWlLHX3Bf84V8SNbhC3uGnoqHLcZkWotCE7qX/gU5IPpzJCvq39bg78U2uLLVwq
Fn1/J5ge4+2g/G4oy7xB9QP9rUgcld7qEwBcBo5tp6OHoeYY1rIX0XxM7KWCnmKrvTpoMwuz/SFP
87Zcrn8gJO1gAK46nv4oWNme/OGoHaGLIiV628X9TnKlXC3X8wl4rAZjLwkTMI7hhuKNDULCqiHP
6GzLByADyAb+Dbw4P54FqccToYoUGxSlQyq+rz2k8paOzHe8P0qHuI6z82kVBcshwysDQXmSZyfV
PICjZEZ/OT9imfCthcWpS4MIYUsFq0UJN6fAs1aeNJD2G94EMZpUjCGbgCWTEZC7HGkH504V9H5A
c+w8YS7NZ/TRKOkDg7CgNVXUujXZzM/8bDN4aZOKVn4KekreCyfJ2+tUpj5UAzLqphLYFh0SBGAL
NhA7MhALUwc7KecdQ6F4hU/opvU1yggBFYNOT7Jjqe7WgM/Lhbh4DmpgTNg3DFvgm6WKdfmi0NFG
xK1D3qJfl/I3ld2q/WptpJNcS1dNXshVlMNX5Jg8NdIl9G7uVFeRWgYTiWB5ynPSg/Cn4TfP+ERq
rJG3V8yZ4x3U27N4wZGnlpdehCbpcn617bqqBbbMX0tlUzozhujjWbusQ1mxx9Ii2CWdwPyXYFlZ
RwXqRuE9zrwNW8lm3L0eRCLlW/ckSONpEli1BdYHkrVo1lR5eIYEPXXBWSvJxKMMDGIoWSrQVlAX
C2M8Al+Fs5ljGqjwTcpyCst5aS9PRa0L4VK0C/U9zg8x+WTPilsMGqa+GfUlt26cqJoNWd2ob93q
pt9b2IKL7KyRrDWqZeU8zxADlcTC0VW1Onjz09b4qDnHP4cgUwVapHlumJiLV/vllYOw+IVkG87q
BxLFgfpk/pUGkCujcmZFyuYv6hex7RkD4t9WFiJsdPgUHnOTXTTe6DQSfIXxfZfElTzgo55xoHUI
aGa3xOU0lYa2CCzg60P5neukLiJxV1DLvfNZIW4L9RF4wcdhfMASgyGLZDaSgQmwOfv8XLZAEHLF
nnhy20HMkJkkHdWefj3aL+3of9W3H6ueoi2g4CPT73fPThk+FjZf8RSicxP/L32DrTehxs4Fbn4U
lvnMYbwMXkOBej34ue1nFUvqMXKPZCOs+nfx6SmIN1hxWXJaaUvStlqzHDmMljcQRZChaqKzf0wq
pIHosc3ioqahaSqquaAkSTjU2LsuC2fLJwwWKtSp2trCj2hV95T1oMqyXyD8pc9NtMavjmAWmUY7
UX3rmSBWV75njQynfvgF3JflmgCwILI3dIbSzAaXZJT14nuEq5EiM8lS44Ghopj5F5HnW8ESEnCB
5UEez2p+RbuJ6dtZUthPvqWThbyaSc3Mu968CM9Df+slj6sTXz6yQeKOGqedPFIzbTP9dK6fOwDG
hsOeR95zk/N4e4EH3EnjqoAxJdRI9+WUdcDmd1U6pl/Oc2WNpinwOakckxvIaaT9mM9SB5OgJm1w
jHxNzNMkPsgX4c310dXJVRxL+o0YexK5+sLdj7KFYUbSs1znRoca89kqjII0HUaP081NbRtJlfHc
hmtb4m4qANycQvn+vmVIrv9cvHQ8q+Ef2ngP1nYzli661F+ODS5IMKqosPhkyxiZQ2SbS2SNEcaR
0ocPXpblqUj+CmM+parwLNS89Dvdc38AeHj3Sr9mpKYd6IHghKnUWMu8Ebo6zfBp89H0iUoUqQsn
d+/EqjwX7SlCSpPAHjabPHx0jTcSrW5QTRlf2/FrfYKAFXMpD2qsjJHAkcNw+UHRSstoCgEd0u7P
HZIUt2hauvdkZ3okZtGbPvJcFI1Mxut5gEErA9S4aJP88ohmAIVolBqXbOo2YVL0UoAtiJUYt1ww
vF+SgNsaYd894BoCJfOuR5xMzxmW2+i/L72eSzfuDmHqayYi5WE3b9ysdm4mvKFA4Z3PD6WTA7+n
qnFXjKLq/ozr1WgjLnbc8vj6FNaBlhWz8s07LWYCULaxRY1cuK9S5EgyUlULj8ZJpYNPvPd8iyxv
bW1RXf+J1tnd001dUFmkIdL9LavRGYwaD5gfEhgeC6HzAxJeRKOoKzoWxvnozA4xr8AlKR2J6pVT
Vt6kPJ5BlrZ6Yqsm0sLPB4WGBHW/F7/YNXoGnCMBm7hppZNHD9R2h+PrQzYW/j+MhTL1jKVhIID2
miiZgDjjB00BaN+aNgEmxx2O85wb86y7F73axLN3vfmi6sNd2XnLgKJ/pMLovR0MEY8NRb1mIl5c
ph3EPl9rggee7NO5kyf8iz2vzZbd3TybgD+FZC2c7kHQACht07XMc1rn19CEqrGFuty8RdSkKvWY
gIbScYL4kldSV513BpcwsZTr0Br1SCnzYtvhsS8kaXisUTJz5gO6pZd8g7PwAPuoOFiR/qU5t4Rf
+JIHba1ww+hfnSHJgsh2eFex2+scm9u2T9FtfYOeDNtHF3gisKEvnqbT+1lMW/CX6MMarslDEF4C
NxFsxTsZ1vfY+t/xQusXbgmgyxxLNy6rtLD7k8eLUX/TmHlTdR+5/oWHgTql80AOmaAuqxZhSFxx
Xpk9/DAzNYUfdYGiN69029jILRVIlNlJeHCfuHFpZrGXZSQimj7RElMpyFBEVityP717GnnsgG+n
6E0HMr46u7H9PlnKCkcwNL28+FC64jydRigoghInuAv+BxkuibAt12g/1Ihd/fDRuuRnTTZ1vAAb
4ygo2uIDofIqYD8dAqHlbLYu3TOWwd86Kxpfypawy663NgQs7kluy5jdJspVrAkwSoS1+hD6wDku
LJ8SzQ7MiGfSp0Odf7ItEbsGwmHNGizINgxlByVWxCxN4UFVAFZgYvORvZFwnfYDWZbVbOL92Wmi
E41oOzmrztjFBmB97QibQnZHkH7GzmkyFma5BMjE0IFvhBx5bEWhW3zQT7ckEer99SNBm0jgG1HQ
7ANGmDgycvVG833RA0KyYAilCHID+x5tolw5jAEHhYBzoX+ahS/ikZCkn45t7fUT/GYcJAFREQUu
HXD19OC0hUuNXR47FIfbCiqNI6m6TCwv5q/TymbZqf9Njmj0yNKK2TSoV8qR1n1ad/pYGHT6Gfo3
zg2t31N2mntigS4Sw8IR/p+x691KpkSQNaelMpbquAX2Vu9t7yDIjjQGv5q4yHjXSdhqpw05Lflv
uSQXgcgAi2WtdmxWuQDN6HJN6bjd/MMWAFYJVDgWs7ZvNavuQ88sPkaWAfYp4PY9AoU04dZe2EUf
/BUXNC9j0kVz8n5hU302s6Qe06UijNfvcBg+P6vde3xUxSK7QXhuN3XYsUpuPA//9ViiFjIl6ce2
3Sg1LbGUs1UQg/IPDytRGQYHiN5i/LabHepeGQonBkKCf3gSOJth7RweIBDc5Ryk2wrK5PBQpfnc
ENrMVxNG/fbj6tbtrvUppZSrUC+kEEkuMhF2+z602B+hlLREbpjJ7wd9uXZ0045eVeJ7kmxfEp7/
vyFfY0EQdEYdUDw3myNBHN6rGAjT3Uxx62cFtD+Y4GNRu+GvxajjlN5ppAumJdA3CJ6k8tCUuepA
lAAYxaqoMKcAPdkE9vGnPPuvb4HbKBVu3VXcbEuZgDncC/E3MZ7Rs9plSO7MIwTB3QJNUhdZui+d
lh0SUo7Ocu+dJ3KlrrojkCpwBpxmBh7n9L8yshsTG8nKRQBHQ7CEJrslYnsgdepg2C1K6X3EifrC
pJ9ahcpTGlkQqQxCCsHVUtLPSYJ/MERWvo6cJDYSEsk/qEek5DFzIl7o4Iau/OVHbNcLedKTv8v5
+pq86Cx/80KrKzE3h/61Vtej+3X26rV631qc8pansDRsd1QJ7OUjMDZTZUDE0JWiAxiRLUjgeBgP
EQQZgQ4DptpBspKrBsYDLVjYucPO6nUTI+CkWTVIB/Fnp+4feSZH7TdJkekjJffBUX7tX+jdN0uG
nh77DaRSwalVTkKm6mo/Y8e9/G3bG+XfiarMnHvoh3FFWq7tTZQqykChsJ4B4EAoWpd0WdHj4ToD
2Qa/hm+LD1pBg87ZuNQDMCnxMmuRd7e3cL7OyHAod+2JOqnU50xx4GbMDjjitPG1SfbfSzAFT9xH
f0WQF9KU2bVSwWsSWieSHHe3Wp/BjE63ilD7I5sTmAFcaWj1HQGBi2OWm6R0y08XoEQIB0eowJId
GYRBe7MBiWbL7SB6t4VTGFYWfcwzmgkHNyoiWPqy6CKHE2LUKOl7tKUDwRx0Fn4TbPN7Msitb8hn
r6W5vjU58GPv9btpY7J5d9A4ZIaqo2TqWftKDg5ctHYjiDljgNP5HOYUeH1OsDOUaXyVAuEcqsQJ
1JNqz63/UDeOJ6VfwFYN/JoZlwjrg6PTrfkyHIX4D3mFF7nISE0QvfOWNVcI2IL6BUel7migu4+u
5kgVm4pTi9UHtFK0/F72Kf8AJ/93oz+cvMr6fZ7oCv4H2D7uM2qpTgRCy2UyKWiRSp7Eu3GLMv+q
G643VFdopQlDOQHhmezEzrrwQ/5FDKsbT2OvwxO7lKE1jkWlI8b6aU0KGvELLG55OZEM27Ka4DZQ
sl6F1dyhU4bx/8HCNuTBcqexRChJxPrQEz10gCS/9nrFjG6mFVwQbmghFdCIiV5h4LT9RRC5Cehj
w8+Yn4yMI02HGGppOchTVT9YG+zEwPMpKhSn9s9TAVw3eahepCjcNmCjeA/ZD0dRXOGmAneKpbFn
feZjR3e2TNVy7fCn1z+1tde6P5+QZy6F3wemYfiuH+5tqiyqViRckXicvBAeYjrPVbOrdoTLA37Z
ASyFGo7ETfmYjYA7LcpzPyMGOiJ+/s13cH4rwzWY7UfgSbN5ISb5xWD/TBXdkWirpeyYI28zlC9Z
uqFhuzyXC702IYxUz2q8iFZ624RNo3krT1LzXRzr4Rr1qI2PVe7aNWlZQOcXI7OXG4EBTOfzuYPr
JUqvkasShvuI+SZ7RJoN/KNNluhwF0Y5XnaA78+kdPhHNGgEDvIFnRTKbc/VgqEkaKgADuPBCPTF
c0eVD6a6TzI6JaF1y39C5N7T24z5Mm8OIK6b+a/N9wSVFE840qtkz9m9uQokKgUuCGJ6Z/lckDxx
52GKB5xGLzoBVi5eUDN6Teme8S635Y4kEfIpdupM1z0OfIbzL9q7yh2SZa5bf26U5riAW0ukNyIs
+yo+JECC4hf4VvDQ4G8w69ve0F2vwZmH1ahvN7juX7EampSk6BPepF/jumxvxtnfF7L4oyOK7GpI
Mnc3CVJ7QsIsWaHoRUc5lhQ/oNO0ribiy7P9u32cJYVIuN1gt4tyIbyovkVz2nVK3/jhnb2vbAUQ
APjAaxEqKPr7iaHRoKuhnUojzYIUvto6NVOwdE/9nE+Bo4q3PDN3kRu+Y1j+htObLT4C433SOSdg
7N3S1whFTj2qudKpv0Jp3tDqoUE9oMyMcw3Eniorp3WpGLt5+zOc6o88SZimOE04ZwXe1bIMxdnu
XgJv0BKu/0VU7uOAR58KZR+fbbS+NuwhRLcYqBEeIfwtqAV7Wg0XY3GUZ5lnn/ZLoRvE1SDZ2Fj6
soNHzbTlRtrEoNku0SQ9ncw2zo3GX2xLlP2WVuJZijvZbk9ypHSIhhE2ZEIwP2ibq+6W11hkZzrX
v8u6haiihG+xsV2/P2oe1FVkFeVnDKokt2go3xyPFkhUXAUSIPEbZRCKnM8/J+GLv7e64ArDqi1G
G119S9pu3V6hH0b6quDZ38PSwJpBYhsfCs8HGXM9KBMZyHCUO598+KkPi5dUejgeNx7iwHyRYq1Z
xFOuVxXxQ8ROiW7XA+u13ORwI9WsrBPnNdWq6ZifdXlNu9No9iJEK+zxm/tIGQZUbnUaA4WMr413
fS/wO979WnZzvGmOMND5mVN7+50AzVtsbC9riKAggsJqNIl3kG9Pax7N4McoCEcJQMejrsl6USR9
OYtjTrNff1rY/oStKJ8OxLOvlfCrHCk0v2KLV+3gDr3G/0JDdpzOD98KgR++Y0kIPfgJmAmYR7hc
z68Q7TCRH0EMpdxAm8xn45YB/pkYez0ES7WSwMOa6LasPRnlMifBxOeuangDXFWPf8uzUUlXYfkq
YsAYBpOdhICfnc5vbQaDf2LSl/s9REKuUJjijmGqaJfLkU9Uc4yDVMcAdUBd7sejrPxJORlh/veD
2CjZTyqdNakGwQUXY5vQk+vsFo5n+CwEd2Bnqd+X/tQbafHE8isBXQLpxaLt1JEXN3QdP4r/G74W
tyWQHNgUucXOytKjTZfbRNprLC9+YCy0wG4EeiHmtYJB2wwVyU3mUm0P0kaU3MjE7AO0zEWljCw1
fDscF4gdF7ni6bHnUtKJrngCx2ZrAYIo1DOCrSqEnQmprahC31Si1/2OgajDf648u6zJeiB4KS2g
VjTPYYrEx/HVTMdmKOw1IwwblVz9trhDikzJ1O/GwyJKtwdTuyEzqMJoMqbkkUyUG/t7IGpFJnxP
PAz16lc7YzuJjfoCy1bOXTYyp9iO6UdpUtVx+CHIIJ20R20JtHb19h7Eero4vJnJOsEgGcgtyjIB
CHV1hVLi/boFa47phfbzSW5GLH2X5shb4DAmURytbunD4uRNBWG4L+crjm2rtKHwPZGVpa09FQ4W
278iCYQ+fOaxrHxvxKxl5PBvCMydaWwBfunkfUutQ/o+7rOqn6RYX96IMN45Q7YqJCaPGtvlZRmG
1GMuSmXA9TEkmC/bYmOOUTrgcJYT0/Cg4Fit/0PL6q1cuzJey+E0NVBzMopHgtVOEsO0comeYCvK
c8DMfzWKRblUPZBygBpMrf/l2uLibKDSnAX2uCvAwozTkiFwXLfYeNxIbdV1RnYHoBNkN/JNbFIT
ctZOA+Z6sGxzuFzxIIx0+M6Z7o9ZWxfb3a31QmXuFAhKMM3s2pXpdN77MMaxGFdD8zID2+HbUyFp
Jp9vKxjz6t8s8489Zuv6urQWr9cLIi3xVOlRskImNoG6PH3do04uIan7KroA/NXsmNBh6BszGBUJ
wcpuVu7P0+LGJLEoFoR+bopYoQELcO+LkPN9QGqLwCQZ/Eohnyisk36gBs/MQcSd4ayQnwMMcWNj
XG4s0JfbMQMlt0g5CLWYjpcNsUcgml33Oxd8XbIEzyoSX3kdEQnqwEfyttHnT6Rq7p168tOJi3dn
AsUfAiUgSIAFQCikPPSfYA3QGv67KD7BPPTMSR46QTb485I8CF07meC7FgcgrNYixEHe3xGyyhB4
52Q1BdPKrlu2sxopLKvKyjWhgLJgELcH6lWBFVmIoBg1C+Jtlyra8EtBjIWc6UHHuzijRCJ42l3L
3bt3cO1EftxOYl+IPSIOAQbtOosaGrPLhGVgKZb/doKuwTgmqxy1dsf8VTcC/OYzEPvkiOfGiofw
2oP88OVotmsrdB81dGWX6S0CetmOpjqhbQrSOJX1+upjn3I9U337Qbn9kSmI+dJMEhBCIvHuRCeA
NyCAFaMMVuPFy87rUn375odAU8zn8AklE3QtnX+537Q3QIbBADzn4je5tGel0vlKzldWnrjRIcuy
gymlXaNl+rzsZcKDCpzgqnyDmak3rPFUuY3ilCPHGEvlJzU3T0hDeny2OvZ3TlVSmoZwNs2iUEol
6rs9uLmJwi4Juz2HXVYE9AIqwmvnczaxSM49cSE+EZ+CkHkXxQqilRQ6c8mqrNfsM/ojo9GQXUfh
EukyXbs6vdXMKIu+TBrkVYxuBOEN9b7WQcsR698RcsZSuerv9wgC9UJK+IMqSwz0K9g0RwFhyrXY
IgmN0Ds1aa8aiItK0/xsUUeAoDArxKhnizbPRTVxkZUTXPjtnprrrHA6Scvn7Li8nrJXU3DEVV2u
E58grMn2v3llsWhfRx6P2znDvzjGlh6YN+KIxqEMk6TuZwyFqmuAUOoN/Werz5Oyho2fx72dWpcb
4rl4iIp6amooDTLIQSaegN4m6BOsTs9sSzDzHUB14McQKg1ng0nOtgSenjxOvSgpKFVRoA9jBaRB
Nf961ZUJ38C1yOEPzxkKYuhd/I7UQL7ppFjnGzYjFonB/c0FfIi3srQOYAsMV4wp2U9j+tx0TYNm
ZP5NlwiLrad9jf15Qc2/uXSia2tjRbiw7qBiMAdsTVDzDiJ/nYPNT0UErisg9H6rW774C30JF6HG
5XAtLtOn6ss4gtCwNK/Ih8rkJ4acFVul5qcR5Bu0q4G/eAzLNBZuB9SYsznxKWDAwRRSu1CkhSf/
lTeMQXCxDKF79q4GBWiUjGAPUcYAb/RpH4dvIiAfgL63vH/kI7Dh7mUJM0acPKfVgFLlTd1CCH99
vPCFtVqye47Wv9ODIwZrfkTan5JNCJq8IlpoIgB147JIZoEZw796sH6RnoCAgAo5MhG96Zb0rptH
qwRmdBL22xvp2WxwTrNnkxkmjSgIkq9UbnbFu7LYLyOBJR6D7WDSeJIy2vvaRzBwDsVH6zUsHkdi
vn+KOOG7AZMKDo3lrf/SovMBsKO+24hjfj6dF8Noj0RcaQWyMOrzvqWE33aZM7gOdAIRPTnJuXOF
uAq0rvVQkVI2f0svy5Ky4RbQ0hf8cBZUvRI1/CDYKMswF+LQK968yQFx132b129aJbL2TksP4l6N
9iMmVdj565/7WMU7/9QMaqqwVg0WzK8xduI2folvtssnsiJ3V1JoUIq+SY4ASiLgb45gDidl5AFs
96txvN/CIQFERklFJGK0l6dmgy8k+q9PIGn/lBgb1f/XeHcvmXuWDOlr8YDH+y5aW77aJrYD6Xcz
GKpWoLyJWuKlO5Sd4rzK79xs9FMiSmKnmJOhSeP8q7jmDfyC8SEc2K1El0PhZ2NyWk0X4gnjNQG2
T6NbSnmi3DP4BFkofCJE4SmQM0UsFqggluOT0ECfCv8KhFcv75lCIQVUaN/pg6I5xErzZA/adPfy
55zUml2OR2/C1gF6+6fyZIclUUCd43tzCLXC6scPz7BXcngDSg1gB7uwIRVr+w3fiLKz1j6uLf2E
RitGabErYFmOcX+uFFtTtw4qceIUb414hYuFjISu1mpNr+FhnFz/d/yAiOYXR6dPOUbXLVE0fFCW
udpXUPbAXyOP/R5RvDZ96NCn08uGWmywhkvp2BsE5+D8htBNRzmfVFqu0bNWCpdFEH5cZe47wtPM
WigGQ6Fdbqd70LHPg1MGFm1nS0/o/HfvIOW8FtH7swkpkXFhc9FIMJo97USZ6LR5VDOS6R8gPJ4T
/inzfc0FTe9VAA14PQMnlvdaq8g39WQXsgUP/GVk8Af80xJIY4vQiVaStAZpTYFGMCz80e/NftSi
YR4DWLItjTqI8dWSZT6N8oUYj18Rijo/D22/AxyrBDQojX2ZmBU7JR2JKFWLgvd0J3kmHo4yTduP
sooHIgSJyU654Y2elPZIupcHad1toOqJod0LAVcJMryXpQVTVwkwM9LMmi+pAUe8j7tTofAr7klC
keTXihD0GEbG4l/1KbaSNArif7Y95wDy586n4kAT8NunnL/NiOo03CsxT2rzO6II+As+5mYod7Du
MfSgGZ/QMLousGCWajkfzUMEYJZtqU1B9PJuByZ/a9xhUE2g6rjOSKY5bpZFH3yulA402LSyTb0S
LMOhFjIOQ18lWTdQH7tLEv0INqSALoYyphaUn3wkZhg7dWD5PlhT5Mq/NfTd9nRHyGA36tMzOLX7
zrbpZYnuWAnuIRPq6KxnDTvXJrRVwItnniXU/hdmbYn1gh/Pk8KokUwd06ZWzORtkMZKrUkyFpaK
aBZli4w5bLYszu82vw+Os/6dY9qP7jZa+ASBiNKRyNiI8m9hvsRPISZ9AvhJNWKEUsw+5UV408/9
Omeb3f/SNvZDG7K1wbTjfJi9U66nyYPsrCqUsnRTivto9C8Rcp+BB65oPVshdMkpMfNqC8nPG9tg
kExxU5Hdb0/nVPHBwGOzDr3ILvhHlGIU3JFqq9OyfruTtsuIA5lp5QUcu/wjg+zhLQk9jHoNnz5z
oRX+DVN+cWW7e0vUAJlePihC7ynhLQcMqVLKSO/voveipE5E2GX+cv96Wc4MnsmI/QpvPvYprdZV
jTqPjHAsX/7eH9ZJHDzpeum9f1bR7OGVP6xmXgoFiO+WwFp/dJm+9WVbO7Nq2ELXNdHPC5vtmM0e
WT1AUlcyIwDp1nwCJSpSQcMNz+hfybSf+S2KuUUd01p2BGxQKp+NHVWzB058H+RpNybxpRNfalTn
DgR5GG4aU+5LpvAAT25T2H6Q+/2a3pkEcnh8ZRHbb9QjP/8eNOSdms5lJJdndifFFxn7UawOlhTS
dfwyXGwIYH44t1DvRAZnSBgfUCtmEVe1xHvpWZAEys2ma+EIn7jN3oUdSiG9z+CKFHwFgRm0SRL/
ecX4Vc5so7RAKOpAdeC8oR7huGMx2MkYD01jtwqNdW2S9k4NwmJKDQayrzldXAhEf+bsBeOlY/u7
kvp50fRMNS25T9nwx1TZ45g+Y15VtrBHOTlO0Jryn2ge/ITjvZg91v2FRGDoz27lfwhi2nQQG7yB
YgNApEhK8IcxRqYHJQ2kllAp0TGxRmSWI1wfPQknPBbSr0mq2anVvOzMVo0wZauogYGcjbJc4m0X
YRcR0PVlOc7eAbcBg/mmw+JtCxEONLq0C9lbp+htNK6yXRyFp7EXaNZ+fkeEeB8+SSBIEljI7QSr
rC8x/VcZVSKa4MNHoinRVe8sARi4e8ZCD/RyhYcJbvG0vZl3wREmxZHCEpl8OcLt6qzWpxcpa5d8
zU/TmKtmdeTdRRPUYWFQkHz217AQsiUplQLE4AW/yPvu7ctMscNEvHFlRp4y+19EEWGaH+1N39jh
q5r6oL+VuEcLuylHvrxzeJ2c/VzLqc9XkR/dQoe/89Zq1QEUakSVt8uaguypK6bHUwrb34wE2FJC
2vNUU0WZTm3/U63CV5Wm15ZbK5ipDjTTfVo7Pv6DQbaNfqds/h3vK5NJO4VU9o4C/bJFK46yb+kM
luEg/wHwUMnjZmP1PgnI1ShEQFFE6vmf/nW1AC6Mh7svjHmMMSdTZh+rrm9ARYVCJTKDyKRkjbkv
nIvfx7dkJsSx98QMVU4aVrUz3vjuiXD4r1Q5w3ETVqItBTuNnsD0hUOegXWofB7LFHUesqNPUnM4
7vI2yD/PgY2XlOSmzroHeGXbm++gSamyE9yIW4OgGk6Mk1dc9+moKkZiUfI+HId0ftvN/xoxoLaS
7vCjuLhoCNHOlw4yqCMOuB2jAkO1xVn05uGGHleVyYOEDu0XNGoIfdtzdLaudho87c6NCqQrOeiV
340h/jA7H/A7rbZq2Rn5CdLA+aJzwNj/qnWWmFZQaK9RbOeMp1sZg9JagC68TjiYxc4rA23xocE4
MeoNm+8cSyvt4RQDjOwG2uiYTXTNjE6qsU3Jkf2NZ2U5cx6y4Xmv+YlIc+5GctZLeMGqTcpG619+
31pO37AjezbkPuOMWgs5qMnO6uHEQAQxp0xCZaHVIhHCvSZKKnjZdhv1RA6d6p/WNClNkMDnP3Ul
fwnL/6xHkgZcz2yUVxk8EG6bnURQUWJElX4YvQ6dkG3/3hzrornwRLhoPuC/0OSj8LQhMeeRWVJd
D/EqYY6p0cyuFOWuNFcwgAzNjkKhVSZ/2XbLFNK6WSDq4IzM9wjuoWJMec/XVfs1ys4O05sPSCyd
guBo9tKECkKPvYTNa3M6C0CwSv9vHmcVlpgcSuiFYuI3x/PRuPDOT+EME8Kw6UDOekOO0Axck0eF
biEg4ywYRCpCGjtb0exdA9U2MAfYpPHpMnwbyOQrZjilJrZhsmm53UG0a1Uv2yxNyPgTamrHZjqO
wWfN9WXvzE62mJtxjB65aEKUtFC8rS35tYBV71UmHhpUn69yfOVlEmEWwzxC0GWdy/NYcCsSz6/s
dyZrVL9200nY8XV8RimT954B5cVcq45pwZ++6JXFOfnusUtkTLnJvf9cp8PdANPJBRApj7/rkwwU
oL+jdA1EFK0nlIbFLX9NeDq/apR3XcOMk6KHHyCctXmrT6swvBlU3ajJHgIqbNO2znPCram+H2+k
Ys9yhy43yu7YgPc9s2Z0OGgj7g6g+3DlsupjoUDIlvdiX1dyaF9Alo1j5zsd7wSeX4YCy+/TjP45
kDsksZkSXNFN4pXVtMptZoJMa51ckZmBkhZCMip7qwwuSsvToxOtWLu6oVu+LE/KmxlNe9j4sAdy
WODTdIyynRzQ6Tlmhjs2d3a7KUiomI22VWPQ+nKgSGWz0HuybiwRIYFFpGO0qSzcRw1Vddf0mQh7
uqjo295qG44Iz8Mw39YLqoKelB42PY2GGUSBopaScEs+hwMctzh3/oCgc50HfT4frKDDPOA6BGpk
4b7BzHvRCia+973GcrpvPanP+WG43XsGItl4OCryNOuFk11FcL6OPkKMjaP1wGGi+hUEz+PwFYLR
DpAcDNjVpsHXA0VQo1+LC/1Naxz3X/oseo0pGOQX6UrbTm+VfntpauUwLQAJvguQoEoPmXLfZ2x0
uDjEYBlVuD0jXUdEJ2JeaC/XMAephu9VwBR+jsoS/enoe5wUR8EDxHrjHj1/cXsw/oNUP4QiuXyP
2QedOQfr7edWqRN7fV9bVHiTzR+jSSSOyUXm7q2EwNewDPI4ZkhVE2BPkNxvX5Pb0IYGmjFZhJPK
qVohhwGnve0oO1BJ891Zex+L52I7aTa0HPTUAAdDhjZ8Jw5WCQw0h5K+ftofGf1XDciV05AXI5Zp
0wiTxC9/nXXQdYovbbcu84HZH75VNiiPbg2b/Ku8JeHxonolB+7xYEPqWXg0xxqegWsCVTbDiE7j
861adcZRnzq3ZctiYFFucT7grvKbdGjZja6+1oozY3KypPMOzWQ4E+3jHu4kiI1KqaY7WB537VRV
dw1Dl2WcYo8LtdIy24EKHBRCs7TIX6a3/7ltethiP8jiOkhskOJItZaOMFN11j75IqoTfnBd1x2t
IGqTlXAnL6IrQ/wyEsZH8MZuh79uPnIbcC++gKsgm0vPXuGJYdfWqy9Qp5Hefrdc/ECeroDhGYHV
9RpcAg5kSVmAz7A/Rjcw67r3dE0zD8aS/eUl+hzhSNsy4wfADb8N9/6PoK2pii02D4m8KwkBUBdy
cNNsCqP61rSiI0P+dAlsOAMiPhrEkz0Kfltz180O+6ALxTgCGvEMtRALVtyxh64ITjp/vEbwwZr8
CGwAQEQggu7AHTt8w5l3xmmg++YNXp0GVeLJQy57yD/DWG+a/LhMcmkFUMUmAPUAyr6PBmK6FH1w
hQ/TltD/viQgH6srFVwn3/7GfpU91Aj/XyNVWxwQ3knWAOuEPb2Iq9H7izH2fEOp9T43Rf6CoxQQ
cSRHPIPt9VU6Gu6CdGinDJy4etnpGq2PRc5cfzZUOc8mG5h8Y/sQxP5pnBsTpOoiz1HdyqVu7+E/
wwpOHD4oHTmu7j/1vTeBA+byv+3irKFzIAvaaZVa7WQimosLKzXU+WWKGJK7AU/noXKFckC8ybFl
ii54eASYpkKlcWJTSzjLCNpHKJcv627JhUSt6jZVwM6WmXHivlokyhv8CWHlK/iX7saYIDt8OB8V
so1D44rKsW4wh+tPnaBeEiDbTeDB3rFQ+7Q3DOYQZ0gnJxTleKayPvKneRMq28rAPSWypjKYfray
K/LmTF6hLk7kvEWKsTG9UQjs1Rm3cFBQ3I8c5wLHEEn7vINxLtDn33wlPNgfBZ0eDlC9FttyNjJI
YPf8OV69XFvG53gyoMtE0qGTxXsoCf8ieMhBRy0TSx334uVx/J8P+vnmnaEGT3f7FePlVXKcs7yo
LGX9bhjxwTcDJm5/AsqQE5VsHbn3O/GpS+Ifh17G1pBzdEOUEzsEjhxU7KfB+LZViUaOS0C4edYN
rEE9QzMpCZc0U74wjSi8CRcfuS3ShKfVHBlbbr4W2gk7k673jSryiToeujWTFq/y0a/mBLI8g8S/
Rhs6srU+Nlq7370tXVxL4YuDCB3fKo7C3F0nrb3wg6lUIse61DzET7VI0coeiKHQNklniN2rbmxp
tBNQN5oxafNqb3kTLuTGcSJCK76JuoESyRIFHUYoK78yXCDz8qUrQEIK3/MGKdsx3bFBxK35Qr17
9UVVXYmGlVRTGqar64esJ69ZBZpHhSYaI9lDG5D8BB4UUMRN3TuhL9Lyh3IEjcr8EXL8uGz4w9y/
Z/QzYZody8X8PxWrrAYRReLNcS94VjEVY6846kT6WqsAx5NzQ55ZGN+WiGGvhnkqpb9sbUu3c0bU
MaqqP6d59jH7BnRlBQVNeOgJ4SskgeuFJ5q+8svL5KFUJ6FII8+EsuJE45D3+y81r7ewLn5FQENW
+sxQZqMNOwyNuVyrAw4vqXAWk/lzPumE/FXv9KyIseoVfyMtotjfMzSOaCVQ3jPQ74sAQoXzENYa
Dm+7eHND5ndkovexQ0tI7wB9yw5xO6X3RE/9Zt9noS5RoOiMBUHMLitbD5sBZORyQJu1qEc51/JJ
LtoWGfhNZLKri2LHSjsoSaJ8VlY4d3xzS+tQCVO7u+lW5YqaKcGIXg0+I0tgKmtJU2xJED0+g3IC
Z0QilfuMAtWMqfUFiirTZhmNocLjHXmxMi5R2fiQigKfu4/o9JHWukTvJ4bQKW5Ml84IbsCuki2Q
0gf2E5RQbd+5N18JBk/UbEIJkSmKoVF2q1S06yZx93aNNYQSCQ8rEdu4F74T6k+lanx5M54sTDn6
YIKHM8DBKCQRXp786cN25abzjd+b0mClc/DHM8TuTW0Wl+PNBvXYSqWBS3ECG4h2aZsOxbbmgSbn
k8e5IVQhUf29jB+sK+a6E1NrcAmbwVPbDTWw5W0MxqnwCAEX0i+r4mWn4wVx41+pyvJHwY41vfSJ
f2WPaw3DfiuPDOfvA4Qu5nvMHb99co/epxYP4xfWmDne2uLfo8n7ReKYBsRvqQtJ3vfHet9q8TYT
OclwMzYSoPR/5bliT06C4f5XgRF7uhP02eI3JREMqSwcH59dkposrpyqGXwwdPMr1fdF3YpQ583t
3wQyuyfKAg1T5H4db8X6f+h3PFa9ncb8ctIeZqDL9xNEZwL4b1uBXfVVy3lZmYTlEKQuy+YkJrj2
6VSNsC2SzQvghyGoY1G+QjqE228LuTA6ZtDu62W8qeiBvuPi4GTlEl5W82pAfAMUdJHx7DsxHdmZ
C6CjK4+/PTIGaIYhXifYF7v1z/ffeVAFTaJf3b6y9AEj2VeFX4iCzeTGcKP8qSK1nH+RQUCATDVu
9aVNej1Njl/J32YOel5avpHrqVQYMZN9+vwKL0dA6kqKgMwVs+D4mU5Xr9VL0j+gykzBJp6+/KIH
MvxMJJMQxq435SP4hxq4TPdCio/fgntDpPzxSDNg/VXGIuOgz8Daiju1Y7JvO3W5WjW11Rb+KkPW
Ds9mgLb8ew2wiZS85XNEEmciqaX/aIxVUDvpfnobp+aD4qMHvprroDWnBKhed+V1xK4ZQNldAO+/
Lm12s8Y/cEgvSvYrqGuNNAGYNyaOy69jk+J+BCs5GopCJh8GDaTjspUzbo/GJzLiNb5mxEHgLBs/
zIHGy1y+8FUfk6a93AIxloUPMkalyBek65sgiE729MvZHfkwcIYcY/J5SiK88SVAzIscVLHdIgf8
COjB/6F0R/aO6YlE1ZsfStD9WBypQKQH25IZZf5gbC9LulgkJWFjViREkao0GYmWAozdnloI4mK9
EC57CPbqd9c6q9IpRyp2ZS7WAhfVBa6KTqPQQYk2hamlEEfHTUJmV/GZUX4eUWtn+AEU9HH/k7DE
V6U8J/NTH9cSaVtkX29er2sU+bYQBg/F7QHG9CNQWbQIoavL0QShnbAoF+Z1fcX3KJ2i988YT7jD
KpVISmOb0Xf+u2gj9um7at9MONqybnY1L+eY1D1VjLeKf1ALgnu5NA9Q9t4jyqrrDvOlCmfq23C6
cM4KJNBjDuibo1fZjuXfMpMARSy38tGBVpV4isVGyabEH3u8hFP4l9Eq5ja/PmsitjpYwitfL3U2
xfbZgZI/637HnzugH1LHhwfpP2D80xCC0FohXLwPPt+KbkVuCyUqB1Vji5pHxtapABH+8FJKwG5s
9Dd/RpsxbKozczYv+YFf3NrB2XjA6fgSL+P4CcceB8pCBTchI7TREskdA6wFKkOZh4PHfgtEcTt5
8WqwiV/VwRYC/fuHCb6BuHYnMg/k9JEczAjl+8LDwmCmxwUKsyci5wgBn8U4OFxB/u6Qf5xayyI/
rQgFuvfq9INzfJEL2FlmWGwabNIgsJAU5T9/O2aGoJZcm78Xb5MaqgTHOCk6I2FiRoicR6Juh8oR
QeIfO70p2k659JNwNMiu+aXw4/Skff3V2IbklvlExctkwgD31VQWmiBcYpzDSSGEdMirsPzOEDgv
u0lObQqtT3C5WrD2xeMgTXyuCK7qz1ytTO3Q2fZ0HbSAuaU+r8UN8I+FmmFPg/pKbPdJ7u5sXX3X
DucZth+d4QJT/myJoJQkYbtnlUyMh2UJIqF9TmG4h4ROI5tmgPLd+yGrJLnFNbL7tKm7VvYS2CmB
cUtbcsMz2J9aWPZ5GSKq7CWNySBU3K8KoHDMTkxX8YyyZQooRRKMEge3nrWT3Rc/FzMwA1+ga3tA
xm4pD1Ar+ilRYwuog3sZ2gbBR/4Ru2tdLrDiwL7OF9iGlKCY2+LCs6AIGlPdjv8GWKCMYiMk1rrH
H24ipXTboIgsgxW4qv8uTU+nWD3LWcUiw54iXX8ctzDcLDm8pm8EvG3SV0BiHmMOfBGK6UWW+Gdi
+0E3fC8oXnhu8puy3jttqUqDIn6zch6ERXQqjpS3Pz54sFujgVrMwLUgn3tpxZsCcVPNAvo9iE7o
N9aK6J7mTYPkdDuhjUmzKAxo0bZK6wbBma+d9Q5iAw2zNmbNQtMP4fTAxhwoFuCnZdUeBhc8l6U0
gKyuk55gfrscsI4xw+jEBMt8DnzEIrXf5ve7aDO2sHj25S2jQom/UTcpxxuAIIOiIBI9n0d9wc5r
jGz5zi1W+PD96GH2HJjwu/2ucbiCePI5IVQAbz7Hzt1OtbWmG3D5akWJ2w7CTm2LGIpGuprZbLpk
YACjq6HG3dH3VvpPW+CeXOHiRyCGHyScye6hFFrGTao4QmmKHS3JASM3K0e7eMpb6jJsGrM4r2J8
MHhJKahjpDuHT36YlU6Jie/gL44SXhjA6XDDHLlF3zE4/oTvtOp5VkI4i3znZ0O4M/e/P++8Pxr6
4hpRDNCSEMJhnQiiVjszXQVm1s/r9oVRFsRSpQF7UoVxWmzeDfnJiH6A/cLBDSLIkJzNh5OxWwIr
coa8KLDwT3BZjpHXWhiqt1yf5R9/8ti8jiUbVGc8VFcLC1U25SVjStHJrrAPtVNmO4e5XD+gM9On
bkFfuN5EVrAkn5/eG943wO0hJRtEapFZuQlNFuKQv2UpBTFIWZPO/xpccV43Zyb4lOzOlzZab9Ey
K+Knjgm0ZdRu7Wq00b54AFl9KRy0oCd+9AP11iL7Op6aOoXRxo8WCnqMwAc7VrJYIFqOIeSjTeCK
O9+spaI6MuOw1x6M6jAQLlgm7Q7ia9mA/xzAXZECjK0rOdE+bKtaZOSEfzcr4sY8mJF/0JeSLHWu
/4330hWb0tds1ZYG0cm6FS7GHs8hb0Uh6F5pFZCAg/7zkldjxGYrcB9s6HjXGTkPevQlUkHwDQZ8
f0qAmPKGLFD2IYCDpuMeILLtHK5LLogUddAxKZNe9eMcttDa6FiESUthQ3Y/5pJGKxspiMse9hlH
06mXo9wZ+QZsDBkF1himTvGYEXJr9PBXQVhAA1/13nbSzSlxYNfdefLNXC6f0rJSmVts+vLB3Iri
BeLH0oRS8mknMHX7tJljrB53UmJY64qLKTA5t5IT4B7uLeWbsAQv/12GLmAB3dI1zNcZDBipNSsm
xgV3JYFtH8Km/cUEsh6f5HOYC+sDSFPnC407TWMtoDiwPnA1MKVxt1lda3SvyQgiG+YSxIr53Hw2
MfaMH+hVGvjth2tnW7b/R1spcuCn4bFt8UVj2pV607/yzgoIwJdIuX16/qRyNEJ561SxzKtkqViG
AAoHwq+7hBvVCfqmNP77I/wUN7r06j6vL3YSdR2AHE/flptD1AWk7rAdyxMVtphWvFJYP1RUGNnx
ABeTv5fVnUl6N4QJrfQJAl7rINej/Z3m4wK6M3WkmLb9MzQruqLsKOVbjRvHjtJkclFJ6iuZBcu9
efuX7XgpUYhG1/4E7mB9msC0dh1V2IyJeAXzs+8BmIQooFTeDda3UatHLlDM5Rhb6kWjOXSm23XP
D9aVD/tuRF1MFsbWlQXifCnCroOnn1KkIurA8BA9B2YOqaGvNHKIGAAUrQOu3y/N/5evJw979xFe
7k7tv5rHwjzHIa2vsBz4/ERuq5g7Av+fzLv44LZ7w3MKb+BgjSxmzhYn88AXyiXUu0jJ6EPWNJ26
Qj83yfBjXITjb5uY00hHd2fzgc9RIqSbET+1sIGaEnbzV+6noq6NCuHsJ8MByP/BOY6tXEZgXQVc
XOi2sKmZt2Tg3l13NhyhNu+6xbXaIwIxS33gasDZYqkVy45myF1p2AYYiqIK2oQ7m/jPtbzf5ZOx
gLk0I/mCp1t2Eop38EBWoFv95sbODm3ZAJs+MSvj8Z4eWQTiMgKxStHUN7W7HLvaIv/3hgQDKtRr
vxe+xO86OrSePHrhpyqjcP68ut6yiU5dU949lpechZh4Bzp4EOBsqnbbRfaqaR3wYsgF+r6IjsGK
NX4jU5dxKSvME8A1eFgdWsbGwEGqP+w1HrQAgsubbfUL239AtjlyJ+sG74AGmvM4KF757V6iMEm2
lex1jVjTPJROuwZxMukVp0SFhMgEq6XbybqY+pWGSRVubLT5Q+oDhB/YM/C8Mq3DHrq+qWSOWy1E
4DKz+CcJuYO8RMGB15LlRLknQB++cIDjb+0m/S2vtTeQVBfXNAfv/wRzl6k8i0QscN9cKCXf/1bZ
PGLGMq6xircIpuAf28/f+5sixtwvbZSkcldy/VQR0qKNbrKL1q0NH5OWQRrfHzSNdTKyTW7Gqe9C
/WNju2jd380j6efDh2brY5N9HwzEjnHlv9THbXevWZW09dG1AMqeAEGEfbKU5h8QhAmEH3HKFlhe
rB3ER5Jx57RxnO0OIzCn+nj3BnqGXFmwt0aFkcF7LvBJ+D6it2xNnRtu/7gUKuHmWGghCWRx8DAc
dg82X/5Dq7VJoKpdvLkaBQYmcrIOKPVkMFbn1bIB3n4EDuH19jXzBMo7bB4FEXN+ebdbsKYKSjFM
+CJbcjqFGQAEtIMIWBPuuLNEnOK2Mf+S5Zi9LABBTkJ3uc3EAVvcD+/pKzmrCkL7i5P+qo3/74qK
DMpoArdrpuP6yDDxwDmZDClt44JQNPcwVtC+awjKVCq8fQwSUeEpw/PzP8ztWivh4sIoIlo+CcH2
oEDKc/seM9MQXqpa4SNtXC87xp1LO1yPP0Rza9iv5oo7BiWQ26T6LUJM8XT92013LiaHuHmXqO14
+XE65qalCciaX0SSFmgaAVKxLn+yd1vxDvO3JAJLnlu1QcKghhlzSayr9iPib6Jw30pE2N58OVgG
p0GsG0lYoAVJkBSD/VCCFISEqH10nXRovfUHgdjQVOXPoAGlkciQ8tsK1A126z6V2eg4MLG7/Wwt
MtUdaWyovocWqsxTwoMPHivTkXhSurFMqdRRVLLbQEtPAbliKK8AZ1K+1+JpDq58C1c4SRzZINr0
MQUijP/Lywhz8jRbqTxWEm35t7znYYAejcs8Ci4PFRU9pAfvNznn5CdaltciX45n8uqQLlgZsvO7
Z+tlxGS5h83YX3/JX8/u+m/M2gAJphlGb1Ok7a3ELBBdaB1QL+hitmxI3fKblmi8dhwndyuQdXu0
yKmspChZVIiN7i5K1oO06mR5jodTJIKycp1gWCw1R/yZZEkuTfMYLfiTYiOR8aZkz0D+UUT2nHWl
1wKNlaQ0aspH3a5SIUoEk/uip1g9amEKeEIgLP/mppsaOhOJg1tUiQPJ3xgQgYpBGQjwY35mJOkw
rANfhdUCbWFUrzl33XWtg3iQc1svjVwxf8D3Fa5gsVS0UrYtYflQy2vr1WVbHczBTP+UO/cj1JxF
vfLLHDjiyRc6fQrIEKrd5WWXHIf3LOgRLLnUTLjrGixXcmOLGq6rcZWdHtcJGBOH3N+oD4IyDJGi
7RJhAcLQ5fMEJgFPTafCw9JlvGhq/DHBxbg2+R6EBVhi+sbI9QVAPfjmkQXsVP0lsVjN1+t8+VfZ
LuP3N6KuKtDl2GYTRozEKtxlcejcSklnNURQOWxcn0sR6I9q9K/F6WwJ02K+tBpB4XTDPm08CKfj
zmUXtA8mF9YT8qT4TOCsJJQyMxpPlJtPMK6S/br9BMPiOrkbRlOI5V43yxWr+dPU1NkdB9nQKAj7
Oz8puMCwjLGaUlLd1CT8UPMZQngBhQy3w7naAT2qR2Qxl0oH5QXiwoQLvAgrnwP0MNw+kStQb2T3
RNsPfV1XY8HHecl80FNeKyksjtjr56T6lbxW0NDobO5kPidFmvUK9HkkkoKL9W1nr2yUKqjU0vje
1q5QoxD+r3ChmRM3DA8yW+Y+zoBWPeUmRUx6P+Law97uFPEDbA+ttAkGJhK86OMSBezQt5yDvA9o
rPtBQW8GPU5Zpv3c743Cs4A75nx4W3RWYSprngkVIHC51oG/831WwERI+631sYmQlhRyTfgXC92v
tPfFzfXVizpL2gN/MJa1D9z4fWVUWDxSNSk0yLMmedVljlVjimK3AmPKLBRuTTRdweBCnkjRxf4T
OfRTkoqUuptkWza1sLRhMMe0w5kVtW7ID4xDXLNX2st4xfLMZtaJJz27Hp2oWUXUxXD46UURjtau
GKfiS1n0FsPJE62Ad1tAoxrfMFZQ2MICnMWAw+50ahWDTs7I01dezdSRpph4e3HBTurC5QxRNhW/
fFz1CrWWzficE+W6UowzeeDLvy/Wocil7VsvpghmBCA2EkaqMdG/8eGL5TB4VfA7VgoW3W9/zK6h
m1xJ0oTV8Jpli4vtRqtG/qBgl+LcDDkvOeMrc+JMZMSrh2EdW0XagxzWPUSxl+C098q1pndx0nWC
t2rmbBZGwn+xB9RAhqCGGK2cRYvV+aLScGO/zNCXsx/E4dbW46aIik2QKn0Gy75XALCIEZuAbftR
GZuVGqVpI7libLORf4sEOZoNK4EvM0tMGNb7aZ2lXPA3wOxuu7/e96oGWU3FclU1W5avlJMh6iGi
82Ye0x6RYuSeTyREGqW0N4hWaA9V8sF2pDr6dAcM9zSA4QjdTqz+O806bFBrw9al8odeUeRwUEYL
Cq3Tr3ZOF+blDWdS04BEDiTdwYUFMK77aBYaULI7wcGY1bdln0/lAK+HIpxIXC4LuJ1BGq14TrWp
LDC6zQ4g0+avSeosuPaubCyWBnFTXWIxGhgpfjwAytQaT9BYVGD/xtZp0n8kojGzcBAcnHPuIfiZ
Fy44iLPM4WMSH/u21HpmFMTVcCC3vJvTXXFA9DlbWsCVpQnZ0P5ZwnI8lwAhJ8DlORajPWXUDG8k
a8GpJ6WiUfEIXXDMknZHKP+S7vAknFpSzQhuHQp+wDX1/GSWaScrea4nc4pZgGZ3QnX5gieS8mHw
/ru63S9ph3mnlUdbXdW7bMIHFZlyEJWweoLkcfZ1FjzW4hTg+XkIZwyGu3XtUlP5BEm5kFKHRPyU
n+i4JZrZadPFjn+ClFf+kSMUoZ1eMXSDO39EZvqcDfpsGXlq132P8kUOzlGTAd8fOVX1C7rAOmKw
YA0KGQR+aK6xs49OzPxi/GCg2FaZ2JsopjPXkPbsbs9Ch8xzTATwOdJDp/mhj7x4gHA09xRhQeYv
/Pmd38ZFNrgf/r39koDOElpt8wZRJuDu5AuePss6r84vLPJWr6ouekt+aU4nu+COdRiQDvml4HaD
HMYZcnS5xiv6hTy4QxMTZ4wVMYTQXcuR4/1yVx2+76UEVKYm0hbau+KQI6t1u56vtnNatc0H2BCw
WDajcGc3DB9mQFHm8bmPDmV3X2J9PftsaafEHK2OJ61MZD57ihKc2yDm1ln1zUOxw8+LTFijI60m
NALuM+SfvppQCE9zA0Ma8ZFYfn7AC7mExm5wZzy1/Utxj3lnD7e8XBD1nz3GPLNT57uyG/LU75UW
5LdjuG8Eyzsv5qRNiNreojJZ3E+tgsdtmjzuf6zJyFEXQGGP9yW2vv7k4Ua5SVgapZwZ3z/6tsz9
7spnAbFZHNcAK9WHguwT3JlLlwlDI+0zJWnQfIWi+Qv/w1o2Uwse+S8WJu7xAOcdLDtVxCCEk/f7
aNbyc7gXshj9ErQVYEjSoJ5g8a66nlJ+OwOr+73V7/Yk0QIuZVG10UdQWn5F0/5cmUa1kzle0i/X
KSxd4u8bHAKaybEXPid2C25XIIb3og9RrTUVz+GUSqvxGbeuCivrjQh1NbBdb/1zpIIA8JSpI4Ck
YSa3HuCIrKdU4CyMdLVzRwJUM+MThlfbuBkdF7E9y8uBiyPaI17ir/vxyUa67OWmrcoMd8aU34ig
pLh3Fr4/MglKeGA3JVXx879Sh+qgMmnWbZRvBIm1rEA86reE4K0McYgjPM68UOt9pfWzulZGxzQc
88l3pBE920ZYB2AKJ1jJJ/GGNpzzCaWl5rDJYeOn0Nc5ODqVWHeEU02Z1D/EyVby/PWFFKNb14Yp
DRDOHe9Muhh5AUV04+x+af2E0CW4G439uUCOBbKaqMTSf7bSie8TM8nYOuqTFIkIVd2gJIpckA5T
qbOBzubsqnoauXRyCuQM8RF/GbQq7t0kf+C7LmHYPggJt4AQnMUF6PS4VjXsnIzMNzIGoqzxa7HP
IMKMksTq+yjvmTfUKXusMRjkEocsUMq2wDLIBog5czV2XDPBrN5+LxjCSU/irWYzw2BlkC5PE2lb
Yvub2/OGJpf5aUyBoOs3cLxw9iC5ptWXQ9/Za3Oqg1HVI0EBiWkNn+QjvVo9V8lEURlrD49blZHB
9vLiEc8FtdTJ4gP0VwjM/4lqcqzsUlDuTHKWQVoZR8t7m8d2t60T1Df6GfC8LE51/VAZlsIKzgsq
nhncS9tBZtYbNNYnG3FMuH2CzYxREoHdeTOB1yT1NE59u+o+UEZ0eVcQCVSEJrH+jZY3YoFyRESC
45fhInzAI45Dvn/YF6m3Uj26GOT+NOtRC/24UZ8FoAe5Ef2PLxCvgLoVElrjL7sV75X+Xb+Tqqx0
eJPvR+dXu36Vg6PiTkcC5295rMFFDC44iHFb01zCW+khmyIqdx8mURkzYJYWFkk8RL6j870vPBJv
+A/5amMUW7fi0kK7sOT8UDgvsGSP45gbhGUrpRkhMsyB4evpU/7siQHU2saghCTbb+Db9PiqadtN
Yhl7aOZarCF7wfC/HEDHPxPTyNsVuKpIlAQcCTcMkw9RnGmdKyTDk8EV1FumJ+Jb3j+CaDgHCnbR
YaRGuQ0Vg+c9e4Qnb4kNKk+qGtoL3jtO5u1Ftqa+Ghf3O8/BH3jtWxNOost/l+uaKAR47Vg4aMBC
+9BZgdGw1edDBZJ9qI1xfUj6IMJs9xppnOnXSUr6j2ZbT6IMdvH0ddbIeLZ4Mz6S8ExPFy/xoxCn
V7Dy5DK119fVP7vhHD+nQw7PplUfYXne2B3FL3cv9GuZJA85Wlv2F4tiIRSu6RIap2ef9UcWIrVX
oieNOjIwIY84zzivkvAcfTqs41kxV1FZ8NrGZKWboA/GXVGgxMxV43RtSTbXX8bvJ04Kx2le/pQM
6xn5BW5X7bvnW54Wlp+YNi6r9ZvgnfpAF3rRknFaSkIcoVeP0gQ248CfmbE7Z4pGycDgIbb/bwmz
M+Q8ua9Vbu+PptH3mPoa56q0PqFQnnqgNX5X9AIsc3Lcy3PXuI5PsJsgFRz0Cd/8ISFL36UuWN//
EzgwLJyAcfQ4bcRaCmAntk9GTojVoXCopqfHRCXziPCwAg0/LDqpbzScl8iEdITpnT8TmFu7b5N9
SPgqihbxuFD/F9xmff9yk5iD+S8JmhrByL+nA+edlLfycmxPUtUzd68LgYLDMbuXkdjuN3Ka3Gf7
KwBgqoDOTcSlsALEGI5b5qh50AVPko1lDnjurXfoiSO8pDDJTspDQ1ArLq6Z3hJABvUGy9Jqq/um
s1xUgaQJ7FLfjG7HNmOnZB36DycCVH4sobUyzGYdtAQgIsA/eZ96FnEnCXKUHH6q2sv5b/EwxGJr
SQsDg5bOlxuz5LSU6RmeLdmG5jWFd6r0NccMnm5OkTs8uAF0Y2RFMbCMuD+QoknJmdWWTwvt2TV/
YkJdal0bTiRxIiB2RuVcnstFSlEHTeqdOCevIDMXY52+OwA8nMrrflg+pZKd1GxOvu+uNt/r7P6V
HlMXNjOGIv/WQefpbd04AsOKsQ5jrDJAlGVn5OnovXuc/5UJ09jN5JVMwBFOSXSDKg3kt8EQyema
Ue9+nRxT2NTKRlkJzFddFZak6WpkgxyjY+rFSgf1PSIqtxXr2o3T9KpJnNTJFtVUbKVwWZ1HvLbq
GxqrfA+JV8NefpZuPek3GUK5GmLBPo/wribzBcSikVTZ3hhJZu4YVUZK1nZucO2/ORRW5gj8R+0F
mXx5ZPPEhiE6o2yMxAauZPqpLDWUj7E8nawwGETHorYLsWfa9tljDiymw5qUmEUjD4j/oMXnNKeI
Qp4w0RVAfTO0cAxSy2SiEA5lNs87H3Ijig8Ok8t5X3OHqsSjfrYjcCrxjEVmdiBtqrF4BQhfl7M1
DTpG+x+cjRozuqEk53W1EWXxxDd3jfs5Eqppdb7ykRgdLqRGrKOwhr3Nc1FmBswumKl8UR0Ad/O1
szgIzCVtQBtNXV8atwER5j+N0Be2nevHbqoxrhI/jIV58pK34P3Gbttu0+9d5D5ZIQK3TAhlYIjq
LmLiBHzkSVhMFJaUJ3HSG4cQ08TfBSqysyOrfHhoe+u9vA3Kasf7Iy1moIhbTh2L2hY6HlbWG+Ux
ZfY1KmFcHMyocQEHzAXxyVKKaDYHTW1alQ576KViHNNGwLCTnLWljVfht6vkXd8ijsXiPCWi36HX
87gRSNwMToG4LDKv26flBOz2Lx7C0z8NcWvyiP6Nbjqtg63S/8x/ImzLODgCmJWJcpErDutPYhim
lKOeb82+bAfSlvpsoAnrBK53opUE4i6UIlnDrT3H+TClIUa4rTkzA5oDb371kWyZLI18aYP2GVzW
mbaYMZlsmyx/qMyiPr8FRIQJ7kIaG/EHgFrX7R+UrV5Kj/oVpkTfh2inG9VZaTt5PZm9PFcWGfZF
akKnRLB/5fRZolXzCSOWdoRlLPGmddv9qtXOcNKGURiImCQRUQijPZU0HStG7AwFBxnl5nBSvDH9
J8EtvYK/l/YDOLcOmSNOo5I5pnmQnAfRHA0XeNOMz78a62wpM1mtPPSRRI5psR0q/UEmedPWU14G
di/cRWDb1vTtVaarjT8hgZx1hjRCVbau5Tmb2k/jl2c49sNWdFsSg+WzSllEXQA8IBw0cEQUCXG3
egi2fjAG1LIfMviVL5ekjO6BIyPYC3A/YtlVG+Wx+61Dvmw4plIg/T4JWEe/YHXRvzxQXTGUyOsE
dSGKmjj5330+ngdgT2DJsUc4sbyVLKLVT7nkKoaWLydjqqx8lu6EtF1JU9isyFNAmhNHMAf1Sbre
a+V08rHBgL7bi4wuuPJgq9SXz7iMLAVNOR4wrmRtgwp0T9eOFqtPf/i5jdkVMcStm2LGmBGM+ahm
TuLdyFpTdwXP1IoEwbwHxE8ixwZGf/X6aFPkLF6fbsjGmiUt2W5I4eZMv4OT7qi+drrEHQ6Aplzt
Nk/3tm3cD0pPSVCk5DXR6R7D3EgT3Y7HYC5xJ5V8iob/D+qWLgwg8KaDFLfn47+PEZ5EJDOI7kXV
5eTW2rtQO4BdWFGU7vUp7yocDW2E9tSz3Pra4O9mjNoMSPfpUX4NbaU+jUtu66gXz2DtCNzevxVO
WpOtMG/MPmE/YHNaFDU1uZLl7Yew92zbrOvL/SzPzytE26rwhsl6hHahxL6nbGvkIu9Ns5+KTu7r
83uUI7oM1mhMCZz5FrJU8czf90MhthNP2tci5FBcfR6pC9wseSHBuuDvXosLIi1cYNb29wGRKwPg
UWzbf8z5QuWDBdUQtthenA8bDolzWbHVovCsX6fw3TiSvp0lSUkg0i0m/1wpGXdNRnoc+Bu0lByu
AECJP+3azJrGI4MvN6h5afNcj8Dat6EILFCw9fQxjPakZQFOTNhlbttCiFPmCqh3QusK+X+SrOIg
ZwG9GKrOZQWrZRvPM4wPLdNpYMubOXZZCp46rAd99TmEBznWNcsmHw/J7hz9TylwGtnNTBBLBAp2
00K2uYI4KlX69fZ443q6IU5D5OwyFRZ7b0MuHZvTg5Pzqso3boTrqRV5ej8tlzEjPzUPk6H9woh0
3hT54fOIrELirXxxe9oUO3LruEpYT3M6hFLelloGgqzaptj8jrp49txzDD+J1YpWwmJfk3elVLmR
dN+jGxiMCaRWavHoDfELTmvKTvcciF45KfvW2dRbZikB9G2zUPEYNAb1pvtJZ38Gu5ad8qu5MH2A
n77eBSlCapnhjgHyObGAUeeuR5NiyyYFkLsG4m2skb0KQ30CfH2GFDnIdjJnbLvzUZPW+icZRguR
cRmE4656dM4p5IMDLMReyJVbOpr3yoQdwMOlbj5bKzRuKmZVxa813T1SC7dayURs/6gnCueuIUcl
UcQufQJtoI5nQSy56Ij9HSHSyEmPILcbLy9iMpggansTLMS9rcerK4SsIoqMeWM7iGVAYjoJiX4N
FJuUWcPSMMJukV5kjoAxdI+WXF90W7Pt+hK7f1vJNhf6NeD9DzmHYfewmwkmPO4D4zuPGeOoj5kS
97HUj/pKe0lWq27ehKsxNT1bGf1NTZn/qFvWkKYX8P+nzxXNCgu3Ixk8mU6YUtVm0LPA83CwYEzX
303N6NqjFoQKCKw1baeRwf/kbknPOarXHNZiMxhqOOwVlxj/EXPkbtz8HMvE0sClxVHBiQAKZnRQ
RSemmzcjg4rLDMwIbpeROijcBT9WnAOjUKVQj2wTBv8s6B2EdYmX/ungfQbec83mSJts9ZjK5b5Z
cLf9XIFstpcvnQPTBpqObjrd0YVIf+U1GpcncS3j0/aZDqz3iXwZdiHnvlgy3gOkRcnQrO5WrR0d
E5FEZua0nDJ37X3B6YlItg5T5mT7gfuDEk+I7hs4aPCjQWWARb5EOGc/fLW1irmfBBabCj4cP4dU
SCE4L9MlabUICor9URLNH18wf5pUXwE2Bu3enpas+sI0gjbW9mphrn6HPkpltrdbGNbdKxIM8o/2
TSkq79XiZA83LsCmt/PHTh371th9jmB2svU4GmMPaMdeiJr5HUj4UCa9LA8SoRNeUsMRvX8sPjpy
jvwUsoE1VIDSwqL0pPLiTg+biCsOisp80wNFEStCiwIex9zQiTGfMYdlIaMRSt+7vNZHYQK1H2Ea
wrrS1pdVPZMLd+NK2cbFeEexnefJuJRc+w0zusV6lkZ4xMOnRPFlWo1EodOvSo5l6GT+EY0jRdeK
pd0AOZZ1cb8iYW6Akg3zj3o76rCiaggnNIoskwXYiKKYngf1SfUhkrL7lRLfD3yYEKZ1ck+QDuLY
ODt+kVGm4sGs9RhFMdgUv2uPCoL3d2Dzw0C29A2qWLsPurtPoBoZZErfoD1KsN9tU/P2/+rLokP9
/DJKr5bww7nPKtrSTgH/NJu8D8IMQkOrmOYt3XvEaZfa0dOXxqyMwyE8/CXnfB34rw12AWutFibd
wwqxzCEAoxMj9ILGnoUpWR/r41CEtaD0yWjvuLoK60uYWnm+tZn+l60S4R0Cc6l2AEkKb6ODm516
jCEL9hG0y9MAlUSYXdExPAQFt/9p//ozuU/unnt8ImhCLZNyRU/5s6ZTPR5TiqYebaMOzP0FmdHw
o3qaAJiCShTjwJKs3EX5lQGFrDsaSCmv81uV3LqdE4uuf6gox9gmjXRY14+ReDZWknztCvHXNF3z
o0RYcfAYsuB4OA8MLoxZOUVVBEycwH++3nfMZ0DtE0w2DNuvz5FuBgu4wf3obyovoEFG/MxyDmHE
iFps99W74T3Kz6oWg/ZKiG3jtiug3WdovfnUIqtxsGIMdf0jY33HI2wMxlQGU6tzsGTXrhRServD
sMXYL/GZYPkS/6w8XRYSYtQQuPT5sOK0suuvSCb8dgAVH02hV3VjV+ljAFsJsWhuUpJW5AabIezP
GCwlUYa96S/qEYny30+B8kJhjUfTpNVb+hF/ELgACwF9U4zzayPY1eY7c+nJ20vUkZyB8T1bZg3a
K8u6ON7PWKL1pBiQ4+7oLqK1wF0hPgw85xhKcdTckakSifvAj4eR4dA1mPfra3W1dG7QLRSKIfzm
X8gw5n5AK8g3Uf8lkiMrIPLn2v0pbNMSFZiiAjsgOW8N8PDQjTjMowGGXFxX7ZVYZI3bDfWEg/J6
rX655FQpns8mLWoFZzwd1hTwAaZU+PkYl2smVLGWMJIv7/44KGENdHDJXw9CUMONMmkRsCpuE2wY
ZkP75BDgHV39O2HcuJo6ZVPSI9sQYDyhyYcJNlhOoaY7JR5kWvS/la/+mfEEneyyVOkExdSaIlEE
sqwX8Njln4YGzmtRBhf1H75F812DvzFMV4C2Dg3R2xqO3u4hdvJema0N5ChmAaLzgwxcCA5Zw4i3
QsM1owVgDe4DyPVY7YMsxo89VWOUi/SWF+pLbRbMJGdQtfxEPzTGmD1Irqt3eJwoF5L6sflVPsDi
K/TEjwOx6tWLFK2f7R4yxAQywvMFIQkZ4vlmEy3XTjZhP3WfLzE6gjzS+XvBb3FZ996c2o6u4KF3
DGcjjgraaG0VcQ5mgrFJDsRscy+gDy6zYenFuoXwTzB6Fk8DV8NysOmpNmzDl6sTBUAASl1PB0ai
/qAD/ppFTVG+nzD99o5Wmpx1hTH276F+fPhEy/UMjWPZ4BZEcKIwwZFgUhhkTalf/R9Aa8HM5ehz
OOSsAAjwQV9QE56e56LFTqdSsAbKyeL0xuUZlm4PnxeZohmEHYebsAqDUrJ+wfE3UQjIcetf+01t
TsZr4lkAbhoIQLJsEYS8JFiszx1Nav82Zop/tcw5P+AuFHbH2TWhTcTwy7TbVSZGV7ofqGaFyGZA
muqDtQydpgwAP/wYzaaQtm/n8tZ2Ef4gDnXHVCg6pcq3xlrUj0Ev7NngC7J5ZELPEbQzY+jNC+xI
5vYqkhGGcNdxKNbmcETQnhJgYL01FAzmqzg9E+LxBXP15byzBj6n4gNcQFxcVt0qHfGn++MqEJrk
j8iaUv+xUDHlCqV4Q/5T1U6ohVUtYbeL5qIi7V8dwnM1SIiO8ZTpl4vHTY9W3xDkPvuqXAnwgeIE
ImPU5szfM9tq7X7ufsEUHVedQrR5E5uzvBPtBRW54qtM+OqgH7q0YazOh/+e4iywWO60GIMLdvTB
7gFQBSMgkO3Uz7/+4t9DnDbq4fKy7nZuLLCzl5NGldQ0oUSMYyMrpBE8FUFJsVb7LGtrs6Tcw+YD
70sTSyxXyJH6UFR1KMQxzKkwBFHO3YLGXy302z6TdxLxiZ+QBHiHLWFVgQpYb5fsc2fONmwvFSUT
1rthSJTT1ad3hAtTdhkGsHvi4JFhdZtHNCau05kA1oHeMltuHo/AUD3LX74es/c7q6w6jNz0DRPc
tdT+OhGESYsM9mho5uJie+hZCsGz3ZLywyNqu1mIVxHnUdaHKfrk9AZ8IiojP29hXb603fxBtDvL
BZttgVaMRh85Leso0J0zoPG0XpWueetq52+wMvUUrwYG4Wejb0a47U4Pq4hjK2kaI1d5uKiljc2h
HfzasBeEhH4tubu6QPJcwTPnNytQSxWPv5zuqzfWZ9bW8Q8fCV+U8C1Dzvz6dRAChdy3ZCL8QfaF
sN9bwCAb4lBn7tdxLV6JfHZfaE27sTSlMEeezp+CwpJCDuttsByBHm3vrieNCFrKjZa8fvcXSzGw
DzwpwsZTFNLZrvgkIwDA/6ssHUtLyR2eJgNtjhNoezRY4ZE+MAzpHZqh4pKBq7sf2Dad5K8k/HCU
RYLUOjziVY8bOjob4tsSGZ/C4PyUmfb0uCv3gcSzDSaEl+I98dltIcrt8BQA9wiCuvHbWMlQ+Mfj
luzsZv1/tvi9Dn4kPHuKd+K5926o71fvaJsD4qEH15kmbuZnInQGdiv09reFl5PilCv9sAb9KGxH
GVS6ClncwR0PjxeKbliT1Ftj5OF2ErEf29wXqfCSIVfzHbJNZGqa2jpFNcQFOHpDVKHDyC5fVRdK
7VMLqtOaJF/yKRPL1joQ5WNmmEFD4pCVepw+3zjh/PLScsgv/4HXK84v414G8+U6gtYsPdz1KeSy
sGZjktQMO4FXLSrJK/s4eTQoMlUSmCGnEsn9M56lPsIQAmZ0+3gxGEBCtT0f1yISo2mWMt21amZY
t6/RaYeWnrMd/NXMJJum31qonoo/OZY+bHuVrSRi+/mRwqu75LyGQPiYHywexPWZ0JTA9QccTJRL
3T6az0PPe29zhRyl9GTb0r3LzjUPOGKnLBYa76fj/GCfPZjA8lNoejyY/4l4dgtgAVQJdLatH9Ov
VnFBmHIg3JeaZxvAuD1cfHkGRIIXSWK9HDmoYsEdA0/4HIUoVq/s1i4NRp6EWbYNgr3QKGwboabK
/PUwgWx/nR7IxVyNarmh1p/Im86CVq3i/HAlVatYekZBbY2Y6eqy/10ksTy5DxEfUbaygmGvpSGb
gz67fPbI7V9gAy7Fi9D0TQVp5w3TSECZlQs7mn4wjCt0xicrxCdaVaJY6NCmqxLFdGrMuk5ibAbS
jYxcv561HLxa0IefTMZ11LSlG+9Ji4tY+n9ZKt7DW8DvW9yPFmvXZNStYpNWO+0QLn4xsippXX3/
mS+Rrvfs3H+k+Fck4TG4sb9Vt3Bh1v4+Hg4rkqHFR2HX7M1b5F6GXgxQ3TopeS+lbNWhaHL88Ymr
IGV3HyOgS7imxYJcibBuNovUjM+K7BikYwgqKjHw6JE7G2zaBtg/vDPGBUHlC1/DybITEtJXhecl
+Wn0yWMdXnIrlxpk04d/BWl7EqI00Rp0DdIBuTGeWE/CIZg053fAP6J0dQ1ofi9ZaiUT0O/ALUk/
mJxrFshSUS8LsP0Yt91DgSZazRvjHYkqVelzIQMynmrUEJjLAVZSW1hA572gOQ2IIS+gFIbuutVv
5NzGgSvyJyswZ9VrsIGcTQRlVf+9JS1fzldLzPGVPXPZLKJVd8bA7D5nJeLS1JGc2fHj15emkG9L
wTt7Hbo3p+042e3Cn+HlRVtq5VvuSGr0yDMB5iebWVAoh843MBDIo9lULENFfX/kytMrV8jdrWyv
at8y9AUX8oxK7/H2DMrwkU5GZaaa+l89PA14OdFOFoiUTq5fEFQr78swQjGS9ajyA5dxIHm4voMv
FsXHpv//CJADCnNUykbb6GiMZ0BZv9oqQ9qdcjVh8D0nnKWdsINjBUXRVLXYR+loqPExVpCcJo3K
2fDLXxHdoEAYs8FfyBD8791CGOk14JJhyrfoWRR6vbPBpT4qkTcvCipl6jUJXxheoIXqDMKsxB8E
rVcSf3KI6yjgW9d8lm/mHmXkcMpKJS4FuxKB3K8YRKNMS9wxFAdiGvopRxPSIqqCep33ERaRJR9Z
HLWwct30pKfWxYLzmrGPN38/w4Lwcs/0BJ5HHESEEXTjaTrTcdHWrZJy7PKd3wUwYu8BfFaqqvpa
8Jh8IHfO1yOHKtCoLu5cT0aBKyMYhgLNgaMN/5NpLn2uBS5NQMl4zZfuUCX1LCDVUilW1Dxooozw
wUoVv6yn66kd5wh3mmjJIemo6oP6rlmKFWwZsr5L4hslil7vWt0baXw3duniDoQnHfjER8NQU5MS
qoroueNEfO8OYrQKE8ouBgT8os4rlIqwckyADBz8ofapXYcNPO6MHS/2fD4bJX3MsCfBo2AVFAHY
t06hhEisqf2dVDurfCyrgIDOTtHoXZ3CS0BegyhjUY7RQd06Sig5PyvfYGx4C9SvXechxA7gB0yW
h4Nm24pvyzbUDoQ5DbioW9BfQLv3vcZ8fxTK3kYaFeox1mYiKxewbY/0HIbrgVAZEw6wt2yQwp7s
UZw+8mL+/4727YvIDTfp11agT2lqOa7PDuqGQRPYghwsqX31E6JVBV7IvCpqEZashDDpwxGfwqRR
PQ1jUlABgm/0XNBta1AbjcPCLoTNdg46nUgTbJ7zTjYzUoct4GvPmpugwSB6Vqj0spuItGiWYbhm
bPW1f5Peq2FAly7+PzV14bJclvG9Pkm31egctkcHZob1Q8A2+EJG8G0FmPZxnVHPG+aU5qgnlJhJ
EFK2LSH9kxenqQdbMInNDO5UmpP0Un0IOoS7UnA9RWEishvpmqoQc0Pq91YwfgtUryhh0ZPB6PZi
MchXN/WoT4T+jTZUbjPDWlmAvrSRuOArlUWP0jagfioqD6F1kpm+9Ivp655ZGi9HeZ4dVUaXsVbb
YZYypguWUH7rL0nuyNlwpkyziN7gHO38oHGHWfoBKCQNozxwoKTYgufyd/IM6dG1uUH5WmnjJ0SM
7iSnqVEuL4IT1A678vy/TcahDcYC9wquf3WOokZr+GBWh+Uuo1tGOdW9h6gUmjvIU7gkENhikHms
mbdAjM1mCIlXUGKlW0uk4Msx5eGJ3XcFLpCQQKUU04dLUrtSq/rFJWlWXw46SnnjK1dZ1oaXjU7O
3Ht+hyTkpJNrqFihAg5hdJdBKY/DPBEaPxP3nCc+XBSW1AlRu7V+VSZPmPXQhAmunkBxuy+xiycd
R8TGKp1/YEfwgbqJZNnKhSziE2LcjdmgiTb+96n6BVrVZOubBHRUcf5kHJtJywWJuRoK+j8/NKhG
qANCCkn44fEb6TdktHYd2LbY9rEW6MDH+y8dATccSgzusvtCxwNNZFHXHPfT9W75Lf8xI3fsWDhS
/+bnjXaG0OLovGjXLlMbroFk1RoCiNlHR9GtklgLai9EAkkGNnfpoK3f11nXrtutdMyA1iE5kHGt
loQ415A0TShUIRvHy+sDKQplRgaPNtpiZfh0iiL3TYwYJ0mqSAiz520hO7pPnujFJ/gjjYF1vanZ
+ZVwGmIjaOCI8FFFNiFilCpsAjrxkfkotls6yJD/47GzSYOkjYK/58L0IUcAl9apif41VObvqkon
Ts/Lp47+AvuSC0e+Nn/cNs8siN98+qNkrDaZFfqDaIi6rViSSuB45XJpQVTbn13oZGyGpVlyt4rQ
PzB0yk52CyMDuQIOdnuuKxvCLgIarRp9Vor4yDtsLh1l/7AWnx2FqUz8/CrgmG9/vMn9sXVsIAL+
DP+9A/kxDh03HxaWeKvq1mvShav5xBy5SmHTdrpfROFsXD/Re20qVt8qNowy5KWg5+YsuF/dYdnD
nQKupzj9QoDaKEYfn8vF9j4jnBGdYFNy2TQfRQurge0T0blWHhsjWA+meaUH0TF8GwN+b/O+FEd1
gTGTJUjlU23Zb388UBCP6nZjQRQDS2wiZAbdg/7KTSLGJn4aYl4wJkYw5esVHXElttw3RSc4k9KV
9b4RMb8OaiNTmxpq65ZPGpOTqp4QcHS7uYXR/6dEj0PE5Pwmk5IBLdhvxvXXWyhhGJ+5YmSBo6Fo
g/upd6KL3TJWnwN1HamYjoC2Hcy4cVbxzZPrNlO/HF1bBVykIKYeQydl4AhxyJug93I9Zn2sCq+r
88g5iNiH/W5aC+juuupRYoL2kOe6MxgL/QIACYHzqR43DJC1FQY75CfDThvTms7+v0kwkRPKBmdb
KDn9Q3BpXUNtNyIJHyQzTLMpQQdacbYEw14rrtWJh8Asl+yYstcxHSsxB1ZSlvOOZq1p94CrzHdl
gqDtH4VpYuCSjQmRSMrn4a8PJGbqvRCa1BxvDAPuKnvVNcjlUldJ2Hh3j3QkSWppuDG3K7D+Wj/1
yv4fx1Du0sIE1KGQjQzLibMLBYYsayim8XhQUOmEEcXRUKVEpCQTptAKL30lIpvRI4J+8l9pwT0G
LYL+VLscnlKTDp/P/uVMYFtuiOnGthvlkx1v/HrnCVja/CjzlPVcdQYcz9giCmPv157dk0iYt7fG
z6VstaaK1sMPx+bwP0pLKl8iW2IpK7cx1fE7DgFkcxMime81gggzvLbkWgep7T0I990O7UKSSnUt
Jk5qUj43R0/5QyEyQ8GCHovBgDeBEtcN6d21R6ec4Jo2Cep27DoGbmzboVwkNylr8Z+m9YTwXZKb
xEngpan08FTHI6MfpFnqJXx33y4ZPP18MWgbi9oRVgsmBDAaZN5qVJ9dkqKLrP/1fGLFhUK0Q74k
ykviPUpS/0YR3BlQZZGqMeSmAraecY2wgPNQSDUOwnfvFnEprgn9QmFFMsXd8IbTQXDzfQVPXtGz
QhDGh7/YlXOe86WQj7v/BnG1MmNSGNGER0+sedqju1bV/xMMrrzJyP9Qze/7X57HHu/GdxRNOw7r
vI3fjnFA7Y0iaxwxvFkKkpKcFLJnEdvNkR57BrOOZdvLylBdjIvseGLpaOogLCCWleCzYDVuB3cG
5k8e2y5Y6NEfYHhciujPJsrdz3yt/mTxj1OK3BbSzLkjvcAWmXYJYITV11cWofddbKgn95OyG4Gr
Jcweyx3rOaM/wQ01ynGsJmXCs1JmuLGSi+ii49R+j+GyKqX1Gs3MqTApzQLoGEU6tMT3fauPWqe6
FxGb0eVthd/+R0h3joijgMs8qKH5QMRcKrSArOCp6dEpZGqUneHzMMkxfvg+HtOUYAVHiweZPfCC
VwPTyneyqvRkK3tl4oeG/6drFIgIGsVEfkIBUE2pDMSfT5L0N9AA9kvB2opugXjsW+wwu/ZgWnxq
fLvrh1oc46HasyN5gib+B7oRAXIpW2DcWUxquPAAtsnMeOKLcBUETDkXl4sSHDDz5o++cJ567K+g
Aa0ZpzBJnWvmhbkz/0c49+Tgj7PtoXqdAtKkhfsfmfZlYaTrgpdqTIhmsycalraLtYPvDeTCOWjY
AkBFba4qqzv3BL2CzSfUG2/OmJIQV1Wxek8fiKAavfhrQpsLfKm2N4Xwq7sxUT27uPTO1/8YIuUj
nJe4kuLA1SPac/09XqcmKnEKSgTT04+rxkGrgSOlvaRe35qzR30zisOCIQJ4OxQxeRKoq3Dtsz68
DrLvWpfogIaBfVJ+mSlbZE4TX1ietN0AP+0t0kTVKv9gg/sRZ1d104H367kUs97kWKO872sxFABU
vF/zwAJUrSOBEwRpHOGUzGnAVXzwXBzd0tNEA+EqjOn2Yyk4FH7IlEDCwiOb1hlPBIAOjje93Hmz
H/UhV3OGxyi5GS6IFb9AH9Bn3IiuWPQ2FMHLnGrC+Vf0CQumr94k2w3ImFIneMhGtU2k9+09p5QK
ySuwh0AY8bsfr68zKjTwRRtNJHrnO4IMOXT4J3OtxZxzcQVOkBleEMy3x/BH/Zfy4K4LXxIG6cxa
UnxlkHJ8YNJuHjQkp6dMb6Vh1BYt/KaWKfLV8ReC46/eFQOz9rGwe2xt5KU7A7Y/v9mO252Bb7rs
td50t70Gq+4PuMZDTXLX7e0FMa9hoR+81UcQPDCukhr9J0241hUXRR0X0CpeBSieo/zBYjRt6/KG
Hy+9oBW6NBE+fQLEendFFrv8FDt1UxcKYf1EosxbXdLpbRyc3v73ZUcaaViox0uTOyG020KyKZHZ
WdiGclj32dGCep/VjamA46ip6jymLmlRlnVcHQjfv01IWYe2p2kZkHJ9xAzqfUki7aBLdlpto8dW
nOs3z++oPEipVsOeC7hQJYBdFXxQvqcS0OozKVtyGJ7icsIFWYeCzmpFOdER3jjFStax5zO8fzc0
QJfDZ2ZgBbXsUMGLVVr9VTySixkW5uAdpxhLsWWHV2CyDO+iaW6pZPvY3Ji50afcp+96Xvoi3wCk
GFb8fYygXw7iEVrt3MrQk1yQ5+NOdpnj3avjBjOHYXCYViXDjqLxjSgu+njGgqYYEnFzl78Cwhk7
H/cRplPJd8/XAqd29uN1ACLDHBeYqC2w+Eku3qtUtJKaFum5ngKVpeeAqbS8osx+JDH4o+jNdAt+
84NS7jFRgZdfOi7MQP9WWeEmZLEd4SjTJEb92lTV96hByOkWgSV7dZhW4OUmyztv+I7vkos7XHlZ
pHi3uh6vnD/5l9iShhbnZJAbCXXjcWukoQgN1nKn//cyW5kkkLVZXvTBcCrCeOx+YQtRNLqgNYRg
TlBDIRU6jSBgW73EN97A5tM5TKzIaoAgfY+wSVK/E+6/Xkz4Yv+O2GNA00durjHmqFFwbthwYflT
FPNjH4PhDmqf6KGQaakB92y2X1a/071nmUPKKEe3qUVT/pQ+lZQlKCv5DJNI3Tqv5znHEJLkefCi
oeGrjumobuR99UjT47DZdzd+X2i+7lzSnVrYQt1VoNVAFlqlLfj7Zfk5xQsm4IyGtT2mmfyJvxac
c+Rv94FOjhJp6EbTsZwwxdiMX7pnAWAwkUOxtSjq/22N+Zi/LwdGXRVMjvIz1MZ5Q8vrJlG+xMMP
Igg7YNkoHRkF0GFsK/3JBrY4bb49zE+lh07bPR/waPdNq48ypQCI1S7XrPdaXOwmluP/7yILtc4x
flTAEGOL+8mNSHj1dOtCZowD60MdmkHV5WXO/sLSjbQkNlt0qYw57t/cqbTkkpAO8+/hCaKBHOtN
7YCSyFLbhbB22iOJ0YpBK8RTWUlW2QBSxJ/OG0F7EG0ZtbH5Gdj7xtLUf6CV2g/oYtRS6TPnGY9h
PscP8XYTIsZ67Pvxu+9MgD7Lo5TGdq4dIxr+V1cVwVxk2hoe9Of0SN+VeL52UkYYIdsug56yo8Sl
KFAp70GFzcDYAEpz6yIoo/wvwnWn+xWL8X54TKrTRqSpyhJehX1W/Ba9Qrb+duSvdPbK2rwY6w5U
9DhMkWyQdCS9SD/JloQBMt6hPxtrK6S5SWV/Ny2bwOeNoP3CckuthSrVYywu0zb15tYgelPZA6Vd
HnYOMsmYOwVxyOJCNFcCMsx4BKHX37mk+8LaWiK3hEpytqTHHRwUvQ4kWLcHiUlxEnTVEtR1PfRH
yy7s4oG5+J8j9jTkPr4lSerc1t6gPGCywx8jWgdHAnneNtv4rrxKFv0JW1HFVjEI1SH1T45jEgd2
C7vDSGc5YSX8oVqJgqk6BcszbJrBYOeYXoP5ROi8mC/cDJL5deHKviZKQE/7/LpXuyFv2RkTkpyu
0kMaYxvZi+ZvHz5b9rBPyrCTecLPytRQ5cldrbCNOM8bronu85WYDGLPCe9ECbcX0KbN7lY8Akyp
FHsVP+qyYAzjp+LC0uZ1DnumO4gr0L+bB7ERd2pTIu7owX4mBW3wGnu9RwUOh8h9J72ALRlCuqhS
DzEiO9gFjLsByv0DWbCIArB6aXKOYGSnB8xYVqlZnfBxfLwkxPzhZf0xg4jBgrMRSBqoX1IS/AyB
TPniacvpZvz66d6N3Lvb4d5H2enJ/egrwYAVjJwai2gU+R70784n34TjtS8ESvV2+VpX2IXawugr
3SbejnMFvg4RxnfHYCrgE7TZOipLCeJFWUPRsU1Eu3cBOiPL1syZleePZH9Tw3Thwlp/UsRAqImO
BwgtfsDFO2dCKJQldlu4TGa48c5/BkHRMBy9gKxFnHpYg1tl1I/S7y5JfrKrgmPar216rgME8fo6
8/IIZo1Mxca8/atjGcEoSKPeAGVMjusj4GvwuMqplhqPL2DzLIkXS3pEIcFtGpTLJO2PpbOTa4jy
VfZxDZijkXNLAUVFOI/hf4DKsgiwJvuK4IbeyFh4NGT6GAEPyk1qZcJpP2C3UtMpj6LEjlcg9kyQ
h2uGuFqyX03QX3ZWIjSYzfSywrrLmo2W6WmG4f4svgBplc8dz0xt+HtFn1XeZz9BkFNDBchxRKmE
OxudSectptXi3icE0f/d392AQENdX39xPw73k4b/Z6mBWeNnQmHpDkqJ2vMUt//UUudSWOZNHzSA
/YjPpgAzijroL0Bd1biUuwpI/Lz8zYG7lyow6A+efZcNlui0+OzAyBwsyo8HA+PCJBSmHNkDLaJG
bidDzDYV/eI4r0WviEBb6dF4nECYy4M0QPFJemx5IlaDbGPPVgTwNie/5p1wcdYM0drrQuB8b2gF
962QCJ4/hHt1LVsnvnYDJo7Tt7IMwLEnW/3LJoZFmVSlxJeiVXrRMvfkm2m+JDTfJxPNlTS1he0L
twgRGMX1Mw/YhQQxm52AP3VfFp/gu7oFpQ6hW1tVjIT4+DSZbxkJZRA7m5lKAtBzvJ4fPL+koPl9
8eLB5jJCEuGIlc92YfxaIdOkfA4p22Gf66KiUQsLElMy+/Kk1peJHgr0YOcCRL6yE+Neam3C49Ld
DWhclLRdDno8FeDSgD2huCe4rCWnyqOJ2zO+YX4IdogJNJr/HcugjW75I2Auyb0zqKjubzNPfI8C
Akr//ekYjCTyMYdQlLu2bmRsRQy/2Jh1V9SiE/dcX1SukwJnsSydxRxVdoAQ0jDyohqkCfKMVmb6
3Z34NMIwp3NoZHvQK6nXuIpJu9eKwYICqJ5yViWo8oTKOjjz7pvEaHZJf8NFQrPxF+g8LKcn40QP
qPm/wx22c9PSU4IJGNby55QDH03YKCZRSgYRtjjg2ndqLgD4ojR1KauPAsvutMIBB2NSspfsII7+
r6ggzKPJ5Amx5S1X2TaU/JYsAGagrW6ZWAKkW8onSUcYq+j273gFAdTJtWJZi1zzQNguZHN4q83h
Rtrm+A/hHH4Pw5Y+yIHbhNA3zBJXI2XXQ5MJtqh7BOrLeHIcRBw6M1CsMz0T7hN91hOefxVW29d/
90eRJeiBGLzEzI+8gSjW4OEzy4BVa/DPNMxwpV0EO6fXcJnADwK+nNCeH16wbaM+ViJ5BhD9CZCX
vQTGk3l6qLf0RtkGHE7s8ggW6LDhjNDTC7pnG5FbuzG/NajmLajbMpKVug5/Y88cqf80QX8wEyba
gv6R+c3Jr9LSADKEIdqTyt37wGmhMOoXSc7HW7DT5IU4iQ8lQzqxxbYheyvYWkEOdS+u3cvqKNkZ
m52kBBQkRdvUL/dC0sOmkDO1DxtAf3ZKiqOwIhdSjEYI8neTfMtXf8JolwPRysAFbspmKxiESIPj
BaMKbGIpTEOI3AqoLWLOAJeIIamkfqhqd4BqVkLolQ6xLXbslgXi/bFNbw0E+g0HN3y04JOjXRkO
Nts/1UyMQUE0l9fXYb+tO9pRshUfcEcQrgt+/Y9YD/A1QD+rNBEA5XK4HJEKBcA+JXiymaqz8oKd
qBPOgfLMPLlIpv6bI5apIV4eQKGC1LWB+YH0l0StHIhHybeHd6uk5zfNG8TATZGR2Bi9Xs4JOmqX
1CFgCe3/ai0K40XKtR8p6IPQInGVr71nfIafn0K0NtT7nU2PXolSeQ6tWrTgy2CJTREw+UffIf2y
w/yDNf3iwZWJe6l9VYsm9fJln0QKg4yDnmmYhtpgkYxDMMYeQAhOHBVA4O6705WwQTe0/JEBvL7k
cyayVMb0qL44nSTPGAqB6dnBgYD6klGTlDYqQYi//CByCDuLjI57ZCAN8h/IS+pb/frNFozPxh3i
/Vcnq1BF6s/Zcut6EznFt9c+CfSm2qNX9H766AkuqZ+ThNz3Lda0DhT0I7Pzcqa/YoUTp4d0Rmdk
26KvLVQQxzxXijWwiEgdZkj/0sWSBVLTkXpPilgkCXmVglec1KCOwNqyGC3bXe8q41jBuhnAuKq4
shDuvwpsF3Ph027pGODSREl9LtwzCkLP20AA4LvHdizIY1bghNOVL0zooQQj4UGZtEIZBJblYxT2
3xlaLM0mZBSv4RfAXlVkBNuzzTBrGn9lQQnyeiG1FsPr5yNE4kC1wGm0rN4KsoCrotvZ7VfjxUj6
JaTH9H8l8vH9WKrapFe3GAX0MRz4EUT4aldVhvpJTWjMFihRi4UHcaj+Bf8fzB2rR8a0z+HJHYDI
S6uTIRkIdVdOXk1SRYa2rLWGKfz49cgsKHpI7VOPLqO3W/LCzXmzotZuOskEjrne0TE9FeKkcK2Z
tncocCqWJQ/UqGK8bLM4LHVje14vMLk6272C1fijmcQqLoqERYV7BA0kLMLsKYpo1R0vJ9/D5jNG
4TZ8RUvSbU8xMXYEwxT47h+3TwdIhRNHjh4OucEvPWCplutczu4LXhyro0Tzn9Sb8/N5ch0mHtVw
RHy83z5Em6QWY7CiqS4y1PhfDeUXnCcIC1GYC5VJlo3g570M4ZBDQzXyoyfb4Il5BYLCM4TtTlAb
3mgLWU289+p0Ob+ypnYu+RwmQdX1e8i8vDXZu+EVw4JhV7D9UpmiszABKmCPUcOguQn2txZnVVg0
YkJuTMmaQXUS0R7yIo4OUHSk1sdd8s54bOUonsv5L0Spra6IjAWASDbZgB2sVWjuFEiPIcV85q1y
HXsID5WG7Y7dau3UYxxQWzOa1azB9dcOjq6xzU+iNorp3VO0STFlxanotdRx/XSLkad7OwtNuiPF
9YFO+YKjrGxo/jIn2pteyBet/Ktt9SodN3qpIF+dYEE4F25viv7wFQvS2jxBYn6cG0YCSxP8aKgi
yIXNxizPwB7DGQuTypXwz15F1vuGyihAdyii5/elpXdCoJfPtNML5dGZVLvSeZkCaRuO98ri7uUV
l+lSwpyrZYTKVFvj6wSQF8tDZpOL0dQ1Y6+2GZCIgiT8NB+a8a85AoXya7WPLF3DLTpSx6DHEzuk
W6fpzRbY2s2hk4OGlanOnAl54Vn8wYA7C71oymp49LuZlYo9+d43IWa9zRbD48Npl3HgeUc1bivZ
6d7oXgsy7MhfmUKtNLJzUHSFGyLtf/enaG93I9t8h1iMVa6ou8i5/eG5XXFSPHqPkTqgdKyW3NAR
xPcrne3j7K4lLHpr1GX6Os8nBQ/vrw1n7L4x6DpKi1jEMdOgFnlfVSgGfda9RhDdoGLEHKZ0i21X
M9kgCQDyiqIJXmWi7+tynNfxE10RaQX6Oflr0D4JQP4hvPFKJqXjJ4+gLsRDaZYDOAm4VDZb/Hqd
D1YewJ5JtlOiqiDfe2JuzGC5Vd1TnR+e8TbRa7PHVIP82pTUyv/d/eoYC0JdQhwIk7KkC0P04rTR
JsL7iMxvQV7/IcEphVR7vpZ4R2iuS4drQ42OD9QKTIDtXWmEdLDBVDMwTvLDc6705BqnZWL5hD8g
fLD+PYs/mMUmURLB8xHlJyE3+dQ+ZIANg+OqE/iruHwZWo2SLS3oWuubxAWm+PUZdTGGsxm56hHw
0ktNQdL6G24zJurslJWM9KbNo7JR1lQC7WXke/OQ/CyJUSJmbAbN+Kuu+7puzJWH5BQ+vKUutN1V
r1gnA0hC+aHMoFjOWR4PML2an+t5W9lCwyDFGRCfBHEaRFq8ktCNYpY0MPZY6cM1At+u4s5ePEqI
gaJV97iGSwNKyuLjhuC0jJ1CZ3kE0OOF/GbL5pztkLV6ByrJkIlasKFeaCa8uuVx4jggZ1Y8E1t0
J69TytY9gN2lNy1nceiw3nddJCjPHrFO9lZcsdNq6gfjRREfTw2fIa84xVEOM63Dg7A2M9f0lcHZ
SQ1+DakR23NVIx3ObGrk3ySRaNv1x2GxAzzJMi0fAQ7PEjBcuVDTPTsfAd+RWbs6oJmxGEiPYhet
1+PE7KDrOwpwKn5Ie8YTmNp92O/KLuBgHMb+xiTGaAydY9ofxV/wI5bU1Tbph9TBczxN86ersqwj
6z1UBvIC0Gq1JkFPU4jqW2NVZ2vxmzRjaA9P5KmMJCFVQpIgSa1a2JTkBEbON/HqZw4Bdqn0J8oo
1mG0H7aNeLhlZXJpG5faM45aqR3U4TCEe3TyNbsNM/YrdRvqgphyjuxivJt741ktJR8t2XTtlLXj
/uLgqfA4VWJo383kFTyA6Ts8t+BK1rf0MBP0c39AbbVFdNxySyrHM4w/pYnu6/gSMTWYix5RmTL+
9q4AviOcLSni9eCy/052AAnByKrDdAb4ApPc3vGgXvKu983o2fbr08GUvlrEe8h3vedwFdwwpNm0
6h36kToOi0ne1o2/4InJ1306LVZUuoRfkSydiXz9MMfC1j5Nm0d5AAGWfCpGO8AeC05tD4MB/IBN
4PVMe8TFPXFXU066WJZ2Civ4vy9W5A0zPyYd80xMCZxPotonnChYmw9ihk828WuvnK/ncf2Y9iYP
GsMUKlghzMEXqJqsIEAx8w88M3+YrH5oV/vwhfZAUZWXH9yUqvZP1b2zCJLvjHPtmxv1EP4eOb6b
kI3pwYBfWXH7Qoyj6jI7n9r49518j3b53ziekbuIzpk+MLYeEPj1yZSF9Hcvi6s5uFhJMO/eOMEC
yEYjXPtmSXm0wW2uAZQEJiHRy84H2ec9i4cPPjorjFpZr2pkHg2JWGM0CV9AG7m+olA669eHbrmh
1dxCjCKAVuG1Sjcg7Zvo4Ocwdozw90ixWpQjrx8BW2e6SzTDTUecwzCfsk4BqcDmhlEgxgP4WfOs
fhRMvVyjVZXXYBkuoiGCjKm3Hi+owPRjl3X8BUdPBD9FbOsYSdMaWa+wpNIZdT1byn3SFqg7J4VR
HdSKk04NS5Fdles3Uu6a5Hu5XN+ZQsQMBL+jSCbi9UWAaoJhu6K2OIOUvXKPdZmyxpD87cTVbh77
/HyHWm0wxxv+O6FlWL/7oJVZFS+IU72eiF12uUW0uTC2DBxB2QidGEppnkPp57mvFFnWkghsJsh1
//ICp27ALLiaa1oM32MH/nLtGQwqZN6fphLsVFksVPaCZ2KWnuuU48chA7Lfn7krDFVy7o0OF2F2
mQVOeFPD1Dx2ooVpNf27Iq+6H2o9T2BBgPQuEC7JqM8ItIUKKAdWRcUurm7G3NXApDql62hy1Llj
9qP9lLY8nlUTBT2rEdQ4EYDW2ckh5K9ky5nHzXKVOeBAUGAemvw/whlaM321E9M426ss3Jvz6rIX
Zc+QO/a5d71sQ69KKTEQj9T2soTgEIaCeH6DybIg07LdSUn+LZhhdMloiHvPhVpzfvA8FYsl7RsV
k4DS2pI/Ojn36yn7HAgmAXcvU9vejQovyXTvUtWC6wde87Pre1CNoI34mmi08HnqxSEU1TqNi9ZN
CPfNZ+ZyDcIyT8GSJsix5GNyXl4EsPdtPmIYTdl0Kp6fp1ldBPDhbhNVfjpK8gwzPt8YU2dBaMTq
PlX1w3IuZIzScrtnlD8a1Eu6dVVkKDHGKpbSMOIxRpQoBQF4dh1YvK/MGuwOm6YYUYsh6eg/cmVl
r84OM95nblddXAqnYpdw2QtgTP9ZTesZYtrhIEBbUCxiBlYg8qPs5hCh9qKUWrD12DsFJwfmvhM3
Bc7Z517bcx3ORKsQUi3/4nJuFHJp8P/HftZSA6WH+0OIxfHPOCPE+MHF/gUPBj65d0IPAwREk1nm
RA6uMjV+Zdguf4PVhs5+o3n32taFO43PVeKjKFK30KuqCWAFd3IG36o4Lqee6KGDvBmDX/bqTILa
f9cXvdM7R9udBm4guBNtaAzbYiO38Z0dD8Gn63uyInyUCm3nSdni6zecYyHTK6woqPRmWDQiD1Ej
WxMujRkt1U6NTPEsssybJIY+wLoRnJFyu4fYiYTJNYVDc699uDETke8tI1jUoFBXKRJ3hLwVn7rl
2ssd/S7uBWawjT6HEJxIiEz5kpJWcBwjpL5Y+TeD8IKcHIfRW7K1bK56T3iqPd1KMCP0PMP4X4Uh
nD/PTqa5yhvtQWgGRh9edOXRy+oYG4PnOuvzVzgNmxKlI5OtDzTEGDLSRMZn9pAodaijYjU2Mfbt
F6M3C3ykg5G7Pg/OLgz8iTZMCDBxa4isZGuUssZgmluhk+m3l9yZGnGI47mHWtlQdOFrmaYh+FFz
M0hvSWnVooqUQnyL3OOCuTgg8+CTd6taOWMDVGFBHtTYC4MpRfgTVPyBIk00o0nP8DnZcBt2RgpP
eefPIV/uarHNZEzS10wn9FNSRsmX0R7jxQn8mxNP0MG8iSoLB/w0oS37vbuDDHQbfALfDr/Ck0LI
JRQidqN1OiTKXdBhR6LWoUr2q4grLvr0HGGA7B2Nvf66hbsXIVKNIpQgzcd0NJ5SJfnA1hVby7Qa
LkeRzIEEpelLvqKgI6S1mqsk8kF95EuwaGL7s/d7QCCs1dqeHZqgXg8lMN3OHYTMz/eFumm3ExLd
/2QnmjD6HQ+qAqUCbSJRiT0ioqgNK8rbKM4P33zwyuGeh+RSq6oS6I4FeScGNv3G/IzWJs2gEPmQ
KcWPLnqYyYNxG2nra1Jgw3ah1kgqq9C97Iew+JRc5UUpP1zqAUXd6XBerTG0OjWVNSe5hviANWPx
bQydEG0AKT65HybChtiWaufkwNhxOuuwttUuKkhCRcB4z9qtqqWEZKh1f0/WNTX4bzWIMZa4mTnC
n/Tw+tyUbDp2O/1yozjwmGTLymO4EchIveQiR5KqTnXIltRNO/tk5ZeAyDxNKNhEKF+bLdg9L0z3
UoRFpWOpYE5KfMgVLbdEBZQZnshifNTRWz7J08StXRXTUh8NeuFrThLSAsyESkanfw+N09AJZnMw
31EYQVswqzohDgJhkWAE5wlk6d3XAMWW3KQ1qe2w94cwW0jNk7tchevtfmKav42lid/Lf0xm4q1X
R21Idb2iVk8JB8mKVSh2Hp5glRUrWzf1BOLL6zRULsfClped6H8O0uNrJvyOKxIZZLdiGfBa2HHq
PQh0cj2gagDh/QrWdS/XrLRy/QQ+MsX14blyCntSQ+YImEvibooVEZsr4nJ5qBJ9bDXOlvfH3K/C
zgzVrQ57pEbOkTPfkc5o3Yuq7ZAMepGJ263hiVK5gEq2YWol88XpFhEJMsGKN+7udbiVIF4jnubf
4Fhnn0Yyl/k7au7bNEBJHX435ZzM8WDH/0s04h1rFvesIFd6OSyYlCHgAs7+yBq2EsBHuOVMv1CW
mVfbCadOqbtymUh3ufzb9xJ3M8tr/w191WdYQ5/hDlabb6/LFFOkQSuDVgk92Lo6X/zBgOBABW3u
ezEjWWEVRZSS3sJl29ETc7D28YfxpHGd9HGeGkkM1f5kNF83BYCM0ut8kK8ZP6RJjRtD3yNcDe8D
ApcaVxQZA9NfkQngz2at+ijQH+dwv1MvEM5kffyx0l0uiylE/QmNntsW9fJ1W7+Ml13RmBw4WOJc
HYsyaf/8s3L9OQsc8kqWBYIm+dRxdeLxa/Mov6dHvvSRmkYV+eBvA5u0DLpNsQ+qawvPW5sTfIjC
bDFLpHBptacHxQLJh6EpOL5o0F92yr7WfB8jk2XzfN+nClo6hb4ZSFcFbSsi2Y0FE3gawV0jFBS2
WyFnjWAEj0VSDHrpcg0TSTnFOwsbym/cHnLMmFQ+p1QUzIHlk+QQlQBTN0c0wrk6nnlQVEg2AUsY
m2fw4BEwMzUbwwbMRyWopxd1/TWKGwJiOdnH68bfcsbSCFesACcBaFAjvdDMh4rerhu7GU5faZGT
O7wL9Hmbzx2b8XWcOsXNUL5VCdXX6arKB0wzDuiTWiMKPZqAZnABdRx9D1kKFK7vL6BlAZ6lirHF
fhnCjLqoDVvhQJ1fScbMWOQ/RKX99VnFqW4AxikgBte6ojmg7d7MuQ7CgJwwP5+yzh6ADNXdVLB2
1isvAMoahIrsFeF1Xkc2aiiyUS97Ae/HmrzTfJiAZBJU/IhSsIck3hEikdoXgASb5GCJK879clvl
x9weZ+KYe03/+eMqMzcxU/vkuDill9LkBkc2g5/ra5wDX46y6QNlELP+0Bl6pPqLs6f8dtsJ7c4G
ttpaNI6+9D0pSUhRvY9oHck1mnAlBiAo4V6y9ghH4RMfSi23EdLtg30TK2sEc/dq7Eo1CHX/JHht
qavTQ9aBEsqHm856/EUj8KWARg70v4ewm0BYgJjTLVYn7liDjjB+qY7F3WvKztYtGHxdYXPEiGYB
uSrbKOLAUf1riT72rvR3D+eMLT8QXqwNX+5QJjLioO3T4RgNpaRXtLu7kgKqJEnkX5Sx/x1j+/jD
kAlA6Gqt30WMYBQlQMkqao9KZpH2AWCrcYGOh5atJ5HOa0WXJO4ipxSQbUTpd8ioHIT/QRaEh338
kfIyg5faIFT0DAWktzZgY1R9sboywyVC4tvPN5iYvVTvHiyhuBRK9oIJcQACX5ycKR4zeMxg9xqJ
O+2X3ko9fm/r79EptR/qYATVcj8h8y7tWN5eTf6moPrehw5JsahZGjGa6N8HIbu865jI9O+kTqxk
yodHRsOEkflkKuc9LrKMIEc8Mlwn4Upj9xtKDyokovjiSbE5TNYw6gY30ZT14G3yGvXAJeVYN8Iu
XJcQlZ9d3H/85ySOVP2DK5jLKa/U8QXsuiW7U7SuabFeOrgWW7SkkK7evTX2YXdsxWLM4FQo1PiX
VVuWbY7l17NsPfVbQcdVRre/sRq/KTn8B25WWtK5A8bwIx7qKj7UM+tiQi/BU1hjApzcijf4aAOj
iJzY0xbg7Uc1SfcTvy1WmyH450QpZWo3pMETTAcRKzv3IO9q9YL4qf7QIFzn4CqjMkzKLqjiCIFv
2l+17TQR+k8uRjQhqYvJNjBWPqa81scMY2VhesfKjErocl622CYsGbKg8ZBmpKP4Z0pX8mUHslRK
YWIsg7MW6OMMrNhYOxCvMYuTxsFviIIzVYSvI1FZ5GJV56361NRfZ/S5rP+0hDuMTwM68VxAu1kY
F+q4J/QX9EQrz33tDeZWhHT6VlFFtf5svnsKFe3X4rFA8D6fCgkWnJfITlX+DattRuwMuuARc66E
jDXuEr0wwspvoELGaCpLYsC6c5qPYcVHbOSzeCBcArYtXalyLnr49/W5BPkRtAeqg4ECmBNwoKlK
jQnxhXN1bVDfTo3A85N1ov9xHcauv4TRQp+beYx+TmlKrE1p+MWnKIvzvTsX7rWsyGQ301/s0orY
PsUJ+zGIj36wQEA4STB+wC/3ggJUwv1MIk5uFmAyJ7uFxyFYk9xIBpXGZndWBPFb8LUc+hDdLhgm
Lcg/mBU86E7QXVUzlpMDsmxAwbnTXE+KgHv7pMsLekOlkcBBf3jexv7iaPhKV1f3SMoSflLZniMA
7t29SeoT+w8fwPTJypWr70sSvsuvrpFwMfrax5FPrhYhKhhKjXjjJQlCogZpko/7N8UcYZl6FwmY
uK5cvUrTGfmWp2QL7BLzQSIF+cza2sOE+1ZuBqRT84EMQ9zJW0pv16QCGdihalnygnZaFV2jHydF
Yg9PlSIjUht08lCLwOc38j1Zp/QiJZOJCHdqtLzvLffW96vcL3UitBUkVMMPU82CJwmbaXx1wS7l
ry60FUDNmEXHggAxPfuE9iHW/0hkGlJKazfJU40vxNh2dx9ind7i5VlWoqqeUA7UKLr5nKZPGb+Z
metZIbPOB+u/Vao/7HDQHayg3h57uPrOPUCuK5LF3EoM3+dTxZy3LpvrtJJGMD9G5NCMICgdHehk
6J1LgLz79Eib4uND5+kHPHjvDyljzH44QWPGMXfpaxfoE2RB5Nue8KCrdmJWd+DEnIbbJhsUoOZD
ql7i66YU9L5EAV/Y0wdmYUG+OVAVKD5fsiwb+aWlC/SNaxF4BgvjVFRXDT/IYl66or0ebW+JoI2Y
xJ86KUO8TMLiF7URoP8DcAXydIoc/0srGkjhfT8dB7fQrdjpNGLeHJC/Ql8JLRgdnCjZ/3B2XHXC
/ovNbFKjREOZZ69RXFp1RIEbEKiHefd1SJBDvFZQgsFypod4Zwh+EPAqIgaXFSkiuEP+l+CXQ5Wt
N94q8EI3NBCWHNHgwpjMVt7yECtiNxHr7X3cus8PPxCwLkZf4Il+hf794j4AWepxn2p8k9hIAyX9
EAMJoWi/H5vas3wbVFNL8WiNuw8j+QFP8n2OG4BMhH7vt53m9l3wGdEeOc9moCFryAwmzP/7A8QM
MxD7MVApdF0KjUPx2oSIG+87MtuoiIFP2TQHYl0o9vPpY1SZhLcKeLDQ1VhcNpHrczla+YYrcAjF
8c+ie5Hw7xDMdF1euHjdy/fqioJxDfABO1hSlg75knV7nN1TrM3qEXRFRS2PzSyMKMgrTmbL0wdp
fbMGWFDemysGiWXDltLvhMgVNZWltnfrvn1XUoMihXfDDwrL6fQuiRIIszDWXGN1feU8I45rzDI3
lKFGZ+Xvtr9A4VCj2/v1Ba0qNFKiJkmvDDy54b9bA6JPYFfCMAqIWFHAweH+vQmobprEwbTGhWUl
9W73ddX8B+VAmw9TwL6Ph23d4QrY7vqqnDfYviw/lO6tqataPku4B+ZwKWuQitrbFXN6HT4v/ziy
IDjrBWVs9Xb8Jg2hUVH7IBH2OCSMdfhJ0XX6CHsPGk107Z2qqAZB9cLGSzs1dBXVIAn7vijuTyh5
pHbLOBTOZxgZFbP4uSTFgytWhs+exyvTDwgZfjKEEx7Jgz2laNRbJp65b4/G7l4eu2e8uCwUDZb4
7kbu3lZGv30ofTybK+yCjmwU4Ei6huXM4jC47n2WxOpeotGScMHs+Dl8NeBFQo29pshtjcB56gPv
userp68pWfdR8jQ+1ohu9ntfA6YgKquT387koqFbxruabJHRnxvHwFdqhlW/fyK94d05QNWSrDfI
8olxkchaE1QnUa2Z51WoQ9ENoJkwSUdpGNevdcpTbvsg6vaMAY+fDOWI2IGm6m76nEkuY7rkHQ1p
PBwGXENt6CIRQlfD4WixGkvLFHZyyocaM6rt0rE1l0qFpDmHAR9vAIzFf4v2dhXJioQvX9lUW0oU
YhAC+J8STEOm7Ko2jr0ddIkHON0vmAZvEStz3fvsPgYkhSYyPiBcH+SanS9P+X2pqEI7/r52vheD
veikj6yTFLi+gxjjb+YXfvpw6OLESQVqEqjqBuI9kmah1qOHq3VAzkD0Su1FMwBMdzqpQNVCNWtb
EvnCBaXY9bKaUcTFMKNm6ncKBEgYCz0jgOqKi17y6KNnlIARYhfZ8vdk8XzVeRMcgyts+smuAAkY
Xzttegs+QPfq7/ahrrAspWnsS1j2dex5QtVf21aj35IJpG5t5N/FbgTwCBSeU5olMwvOn3ibOk3t
hAL1lTNZlpeskZzWirQ5Wr75kaLwd0D9HyLzuaWRgOzT7I+2UkOmrJqAh/91f7QMAXB7/Tb/ai0C
dRHjgLW8uzknW+ZpJwp3L8NWC/jpr7Da9I+f3k9WmDoaE8DWcSlAT0UoHr9na1ELdHG+DgdJ+73D
mnmQJngw4yEgwS6GXqFx3SYesWmI1CQz6M1wg+ak5/rT5dqQqkWKrrPvr9Fn/ZMQswizjMZC5GMA
68sjm+vPfqTLvAcxdyet4QgPW+lnvB4jIqR0YYHapdi+DVU6G4jhV4KUFZl7CjDeLTMIRyCJ6tVL
Yvo8k4473Z9GQL4K9VSG7Uk0qYAGJrqaAHW3UuXF4Dldb5XMgw1O7i0S8QLbnuUfaK6/5NgQSCET
PPa1oI/a0w+M1CNwA2ONHerMboIrBTi9z2Jli58+zcP6jmgHhlAA47sVdxqmojmWcQcPJYzSi0aA
0M2c/+sr3DPVk6QLTHcZhwqRZC5eokXDhRxLSrVN3AhQJrOREKSl8S5qqoiGuYPOfQNF8xohTw+S
9+XzSLn25u+AXhznx1sh4m4uFN6HxRyX7HTQneNDjOvhA+/xwlZI3A28XCp16U+0m1zUGGr4N1cl
qkKq+gznbZ1MW3iZdxoblro6/kTXZZTRCQU+m31WEWzacVQLgn4sR1zdhZz7IjUV3V5B7k/mlwr+
7lYmMhpYv21AELc8vpUOSfiOCl+iEeNYEpf8XXPFNE0eoe2MyIf7yUuIQ39ThnX9qBGJ59X3WgMs
ZCqjj3hR/ERyVbu6JfdOANK3AzxSI4iEj2lV6jV3WQOgMCAS43HWS7FL5wBae59271zKzwNo3k1n
89vmmvg86ssuf9MlH9aDnbE/pDQcOYHbjUyY35zbOlOKjgUqjV4Z0LLlXtFx0CYZRsviN6bYG2Bp
lurLGdhrfE4BK/xDYxbjAFH0zIpDimaZ4Tn0o8JSp9JeukX92/yQOqVwJXuEPCPHNpGmH6S/NwTr
pQMJ7+4v7G82pR5NnSuNTYoTaERbueYbVoAB+kimptMaJIsqsz5r7l5YA9pJjdmByzIJEk9TYlpC
fVOrXpdDcJ+QYnExyZ+ec+GR2vJraW4EO8xdeG3XsD58Xly34Ht+9SSqKwvnCgIOPaZsGJ2n1RsB
pV1re3TKYndTDuS9oUw2vRmdY5zvUsWSUAPNzrud385forHXKBYBeRw3wnSW1ep4VxXWo+NTojtt
xPi7Z6zjGpRRLd790l4uwGqQlyDcpko1SWMMdC+u2JU9whTrgyJLRwTEcUla0Wslj57hGtPG1sLx
cuZl4KsbSmSSl+pM00ymqdcaW9n+pjyluTXhWfGy0RlEAa59IwYeIY+tD6BrgfDSoJO6qY4PZzCZ
RDr5ZSNlkVa1Bd0HE9ZwmQ30xw96CawyyJ0PiZPRxpoCzARoSv4aPHvm226lmh1++aeVYat2Cp3/
I2E2+SZ02Fxy9yaMVRrHqbs/Js+6dcGRRfR3sturtEUHVWDPz0kcOb5U3veNeyr6pwpTM9+dhlrj
rVW+Cs3gA9d2g2GgwUKAWbNQthwv8CYD872c2uS4u0rLMxfnvn9R8852W3slLvV2CuzGsK7lzPZ2
fMGotY9u9aWdavt1bq8CyOJxvmSGlowpp19+HKQEDJT4Ok3ywxiXYZXesuVl8aTeqiyVuHj6M4WH
gXsM1U7lXTq6T1b/x/29/aGU2a76Y2iwkheBhHbzRbjcy/mjXURPV3S+RzzEYSOQPxCrfyBqwHOn
AbGoqFC1wMpZeXa6Te7DaVfCdjpmGi/pvCusRa04TF64Q0xkn+aXjOSnPIcxA3bh4JpWheOSV1bF
mA6whC3gZlNfLu0+NsyNTrB5fVndZjkh6cbbeQe1MJ6ORk/cgD/dAlm3OUIMrFQmBVIyGp+bx93a
h0s5S17Xm9thSXjct66DrHFHirSW7RImqYFvgKF6+jVA/dMlcvAwFUKpAjcF2Np88pfK9OL0vzbi
+tkZxRLbZlXkNvGmxWnlQbVpNWNn1dTeP06vGfI5ja6o8Daa28IJdItklJD39ItzuOzryWS76kHZ
wPRL40sajB/VkORILFJ5KwussZYM0yyzdCrNAjQSNDoJptuTFkdGXoJLk4hBwQJUUX7ITYVaTF1z
l5X0/u6dAMruRjI3XgoVRtliX8YM16J5P+6vxQ4GjWEnkahEtZ98hHFBegovEKgjAO9iHmkE08uc
6ZNCcY4kvX8OUNVEIY9kKD4O5wXvmBsmLF6oKVLgywlApo554jWVXqYt4QPF02eryAJV8xvfGJVu
ScPwp9JYnhcwHV9T9GbxlzL3PiduAAOj0PVyDt0f1rXKl961LG0pUi3V2jg+4X6vyO1S8tSdTwcV
VFja8V9JyXWdFVl79kWjOhS/425Hgf5AO18O6w62TpcWaaVn9Yduy/AOj1a4i1C1Y1QmKwUbd668
U31d34Lrs0tLT/Zj8M76y4ZU5f8/98vKO6vE1H5PnIQ/Ma1cJrSKQpRupyvQtjHepdzyjvVS8r3Y
2ieeAopaHIkyaoQlaSQefa3vjs1Hj5412ACLdLCzho/rdxyNAdtKjGkw59TU8G7YL/szLDuHUZK1
0NXhCgWvMhTiu2TfvYyBueMux8maE7COBFb3PruZmHsoucQzn/7yPw9QsO61slfl6UUwj/eOIxJZ
p1LYHeqaLnbTNjjVscYZ5M43Jymmc5ccYjQ/MKbaBznr3TFTzSDXKQwzWtxogJdWAucIFuXOAHpm
XJf8UJHm+qakV7wdVxG+k1UGCNtEOXFvgLOZFNnH/d2nTEh70fWuTyB5CuQm5WNhMahwcpEetcWW
9gqNAWLyCXCjj5lLn60mDsTqworTRkZhR5Ab6VC8IlGH1ElJJBIDytiBjrNmgucyH/pkgKAAe9y0
OApBUtMiMhNGX2c36bHhs9jt82e6HE5ge3BfuTKc2zZwRY/O73ysRnpkPDTFPz8yG7D860F1ZfO6
FbYLZljriQvpbHhk2wp+AAwviTVk6InFyM0b4tp/0zArUg5vg9UsGBgvZ3XRS9zIxvnEqp0XDgFv
jR6VdzYAOtgmsf1jJ9SaMwJF87vLUVFtlhYbDFEirX41dwAR8BMyOWaV+8VXpujf15AzAnGMoETg
sGfuGFKRtabf/jajAdcBSur6D/mQ5f2rWFu3svsQ6H3Zmz/atXiCIKdR9oiALUwDZy3MQNWM1hDu
mdchB8ok2+vG0Iv19nE2njrkAJCDbj/maXzWQpR3M8DPyQbO6ucHztz/i7ClI4XOA6ekdV9idA3C
jkpGeyAFTKZgURKXl68XsE5IRiOZiugwfECgKPsL8k2OXqm2IyLcq4baDd5Ax13sQgxV+gupWQ2I
aG2mSTIu0fOAy4Jw6AsW/fX4Lw5KFYWfilrvQnl5j1kSYNtc3zYfdJm0Z6OxnewELgc8jITHXbVT
XPuGwAQkeCJCDDOQ8Jw2HLiyjxcclC+WKHoyTa4lK8nP4GLVyZE91CZNhUC/KbMMxcBm+Uhtud1k
UjvF9FfMjwUpK0RrZ2eBKkNhWpV+u5EK/yRJDDBVxoMEfM9ifPxzI6oUAMgGGI7B/rz5Bmv7Mne8
lK9YDpNLR5gYnGPBgFTUujUBQs6L6PjWNCtbzqP/N/NrkQSvpp2dSMWqm3/fLI6fF0GcUvFzBVC+
dBXxTJ4/jwtzfQ6YCadj/EUIx2QGDGVPgayKGS+J8n8BmA4+w8uuD9uYVlVN2scXhIe2P++dWW+s
zBC6Yy9eYnspWYIJHYDVKBnCEYL9sR/Rh+E/NLSKpuZYw+osHtjLgoUI+Rz6BhSyKhfc2TJClzxG
QfFRu8jwaSykvi7WGh1lfC1JK/vt1mxHKaY/FcP/8m5nYCCCYwQ1lTJS/o3mA05LSTjHzp0Hm12R
tl/A8lLigD2tJYPO9Gw/Ho5rtgEixk9Im/gEwPUPq5v16APTFaBwv/GHqVMqqu5U3O2j6T8rrDR/
m+dU7UNCR38Tn8r5DeW4FdfZyLgUQV14VAHBsaOtQTUxgHAYONhbe9Lte21ZS3B7xY+CjsseB6Dm
Av8cJEcuOi/xsO1lqYtk6u+0nzs5yNwk9sSQM3TYVygoE6rUh9Io+JJnlEzE62UVjz9d6+uEGnLy
Ha+IJbt2bM5CEPguUmv9o/msfd9l3bhkmG3iRvp1tmioE1j1ey7byK3DNdXzQksgr2G1m1QcLWM0
MwTEjpCzJCA+1KJlv5PqfgIoN3bjQigi/5LsKvSM1LjLHoLez1p3HiHordI8bhi8SWdeWzlaPPf4
pyde8+zMI9w/RpZrGn19dYjHkZ8daUBJ+DHlCjbJPFoJkacF6Q6XSffqQs5S0SCbqiOx8bY579sQ
/AqwhanO9bUr4IYtM/uBdvGovwuakk/X9+CG6ANVLLhb28iNXauS0VE/rfIekdSEEE7R7yfEaruA
bwObtx0ITaE8cjU0rfOLcsCdGTjdKy+1nLMomByn81wbeYZeTz3Qt2vfGnff7hLE7vpZJ3Dlcdud
AqEK8ZBrxQLRDekWLPK0FmyQndGmplC4NIhdfVceSyzp0g4+3zoHZKBzBXgzrAwF1SlVP8yN3kCI
8nj8syxdfbyLA1I+1bDw/Sx6gFhb68lIlCjtN02eRtmmXaA6OSLEVCBK6pmby4YbR4IRlSrkjYH0
s0rmzMGfyC3WKgMeubxOjPhXd5K5lwRbf76uOE2s80dIBqmaSzxOGWULYrx0CllnYugqghhBIukN
lnRhnAJP8g+XKJ0DMACtSRrSRVPTjDW5v2MSHhoIBexk88TOHzI6mZ/KEwxfepFKKj0IJDbeJxa2
MYqzB5y0hnBQC4U8xkQp51idSaAtNritEzC1qSGPPSgANbyKxIWCuawIsHMtLcNt8Ck0kmC1uKKt
Aw8aa2GPR+h7B2ISp0ZGbfyIi2QThooME/U0ZF5+b6ZdAacPt+BWQl4wIv2JAqoKRp6sHgGTBEvm
PYuqFZsiC8dK1HM8fexM6aU0VSPIpU+CGzIQ1Iw/jnZoWjei63KNEUaWlGRM+Xh6FSCI26UR+Uxc
DIwibeDrXLNgfpeNgMcGMo/ba0RJzjwNoX4SsvO8E6KE8GswrOENxZdd9/ETPxNIyGaa3Br10YKF
cxo7bFC7og6/5pDo3X5O6VYwdbNudfLEakY2QAjvsc+XwnSyyaUwuk483QQkHYKFMVpByMqeX1O2
dazTLXJ+qP0GddbwVyt+mo3ZYYWWKk2frm3VkF/VzJ+4RNxIZOCA16Dibkg+8CSTqWsQt5mE9+1C
IUhn+WsUgsz/5MD9LVerElSLML3VstPWPfHPWnTcYVyriG18PrAmvlPs4AxuzlAhzCK2t/ojCmLG
pP6uRbSz0Vr1z5kA2tYcaRpCYUoEcHrVfK1mqy2A9U2tMxZIb2Ss1G5/6FBQdLtQagbKu5WKa+J+
QlyrbqJfouZ6jWSrRvZQiCjAiGBRAaJnWrnGHxkhwUn+NuVHjUoq611nJ0RmB7lXhZbLA2qmpMvR
6UponoNY4rNAlYyqTXDRji8Y+cq1n23W3QrpbNrnrIv6d61Thl8ibG0ZFKX4pDPELrJquajMo0wX
Fo1jN4mLHU1kfsjn9MtG5MmuqIGzPKFllwgYPzkffMLpCi9Jsa3J1AgSrhiGoCFTF8DJStFad4ff
7yEb4Q7xyO8KumGXe/oePoCtkQN4Km0/O8N3EPIDR6luEZ/YUmYV8ZJyhZZ6kl6Q4lJcTATZ3KlW
OEZvVqE7Q8bZuDJbjfZjJ7hAk1G21/EhfG7laMim+tDkLmhvH8U5c6MXlzFPn9iz+8AK6W0z3rvT
LJfalonXhBgWvbBpwoFpWb22qP9UYEnQkjMNU2CBzigrbGC0a7/BDeFPRrGIy3dLtZfWRtnRPlCR
Rf+MHk6I/lGcQ3n11zwDvUhKTORmszY2UBmlQfpxU4Ap527rk1l2ML3oKgYun5MWLFcCXrDCQLul
Lo7guYnOmddJ7vLPOi3djB6kOMQt2RKCrVMVq2GFBSvtyG4+2zsV9UWvGTj4FENU9iv4GCjJIKBM
llT4BukSW5VN3EQ+J8utcu7RqmB7NKXzoT8p3v5s4HbBILytsRUNvNCAOZ3T5nNQXbctVGW+B1d+
3JvHTgvRgo0KoQWADmH/o+cPsiKb3/j7AdGRnzKIRl3T7ar5XOvysMH4xSLJy+Cldk2PTLsnPhPi
zoDe89Sgzj2QvdWPreKib5LcYpx++KGv5DEphGZBLOhFysZMsGthMiDbWmYhYImZE6HW4jFLyZUE
W4V/8QQRvCzc4dQpYvTMLt+DXQKtXxDoRRCIleSnPjWx6glJxZP+c9yJutdNVoLegfqk249c9l8g
tHKcEvpKRl4lPJZg5Z4Kxw8T/zfIzZsvcwcecrfYMI7G4HB5hmAodo3DC0UQdak7wF91GO0piMb3
vL831+eBOkTPlMjcyba/2h+GhcQm4sqKjPkRG5MAtcovnVZvMITOauAOwWKvn67imTEwxNO5IkOT
u3SLwj//WNVVfcn6gA2li3q6fSeC/MBsStr0SyEbml5alnAAaN69eLFhvkErcqwbZL5z/o834qxg
Dip68QTjtrFl9yuukoAyRiL9ZtuNOGOMzm/n8B3okpY/NIpX3g5l++I/69l7Mv5wcLWd43YvbfN+
DNekqUkwr2/NNj+3A05K0wSkpLqMpf64ePH8zv7m3983ymWMNVFGv0d1rtBZ5rgWiwQdYxVc7m/m
1pBUOI4tEixYg2kqgYmCJZkgFTs77g+UjsTqieXw+7vYPA3sO+7p3cZBoX0eKq1EmKxxcPYpfgQD
GyX7XYS3QI1c6HbrkE/eucV3Xna5gspGzm5QZEnvCyIxRUsER2yQBJCP2WOVEzxjf5azrhECe8SH
z32DyIolWamxfAFctVXNG8wFpgJ7AwcEHYfpN9kAMfhKY2Si0ZT9Zf4iGgORbpmOg4frgG85x/oA
sPg78Ea7d7w8ZV/e8muJvhp+fwBDtc07b+TevwAJ9dJ6y56pBpDp4s2h1jpQd5y+8m0eOTFh2D/W
XaX3j0GxbZDymD5TOJu3UW/EBUp2cvaJwJFhfOHCmiQTbaIxuufGX+zCCuAzCPkXMYGaJOZLoz+f
IRqS73hXf2qmyG9Fvn4J/JI+zMX9f5Q+tnW0zpCp2nblwxDQTo/PGJqx3LsG3NN2X2IWCOH+W8F1
3v5f51t0MuOnSCxPONmPtXKQoqHn6MOjb7YZ+gzhL5+96FloW6Gfu3b+E1REXpw6uNVmLx2V/iol
u6RaOI75mS0gSq5z5kzY6iislJRwi2h9Zleqtz0wTO86piRxH/wpAMUgl3QnxlB9kkaYpFnpGAk8
s+VL3/Yu7H+5Mk2noNzhnTuEB7Bapv1/T3ZY7bmCtGNC5gRWxKzOIAb4a2I3E9QK66+2C2VKrRRh
7VZp3G1z1ztK000foJUi63/B2u9FyZwGMFHFG0MYWi+KjIvLIMvWhCsIha4Dz+CZ2EXHi6dBfD3n
/VExSVYxHqVgknlMhyszeNh+oqa3kmVosO+RgZMaCUn/X3b9tlqYISSxBJHbpUTBoPk1KDaWko/c
jbzNen8TAS+hV3zyQVx+Wf9wCW65p/kaHIlm0wtcFypWOfQIt83GDr/OPUQo96BPWLvvohGY9qDB
SVsis4jtJUuMBC2reccaT9k61LAH3XmErLMNoyYhJ9dD2MJp32JVHxx5AY9MY5AqfeqSLSeSWaaU
ltMHec41Dwq6BjGbyPolDsH5niQLS4Wq0GFnlydFH3im2gPSnrU2En2/bEp1aCzq+mg2YLOsAQC3
Zs7FGLNEkZoZY2jbuFT8G5Sw3YO2CSO2j9kLYaS8vnCGdEKRuiPVV5y3c4I2pWKT0KZHFxUYgRLb
RUTWX/DijahW+v7/dbM1w+eF343pm9YNqHDUebyM5jFDAPSXYqcAHwZSb7c+nzs8G1t69j959ig/
C9hQAv0cJk/F8dgpGYiJr/FwqcIQSW9g8dSh+yh7MxP20ZKP5wfdlea9eT5ACUQRZmKclB4vLb+h
t0V+A6Ue1yq3KHBQG4/BDGl6lOjX/9dY99FQWRq0B6yiHMarn0kglBXRdxdE2J0YsNuzKE/fN2J4
E4AOXUNmbmu+ivxFJcHBL1pP1ehcD+mYu5x8IAg/ulpKpm+kw4a6ZuGQRaalLtQnTPPAq+zpK1S5
4S32pt5fQ5GKmGa2OtnyTrfd2pH/gYni0Junopdq0MTzBO/K4FPzl/2T0iYE6WEtVIe3j8hMAXNH
Swe/D2UjgK9EcCOdjBRZGPuX76DcMWHIj5DKoorpqZgnTVLQDn55jXUcp+y6vlKBuubpYtuZfoNu
72ZbuZJShGu6S/UeJMNDUB8/v/qKCOiLBIq7fZXan+wEBO8gTdw2NgCxwGw5nymE8y0mJ+PVQNPN
7g47yd0mNV5yXyeuGPeoevLWpTvmDPY2HC9vQEmleKh0nJexB5l4dUdPRTivCTl1KZYcFyeOnuY4
ddGjFArjG9L/klex53yeKGEiF2oCgSAAX2KWvRXsq5zkvyg8j3D5Bv36m0m6iQ7PVrLLkIFddP3h
/sBa2x9d+B9UjWiHGprGPyPDnipcKVNV2ZjaB6VRNifJDevnGitE3T+nM/9G88797mKEU1z8n2Le
BUOmCrbTdlmqpVR4eEXQ5Rq9exWLcDNA09Juh6nY74sqKOwPUQdJttzHtgHnCcOtmJMsJsGbis+e
uSzOKim831YPkD4IBJWK7Pv7qrL7T0bg9gHQhU+7Jv8/RT2OGZtthwJbDjiaao6IRGwMJusC42+M
5Ys5fvaEQfmGpHI8OdyMiY1ac2hnBq7L5zMf1YwEr4fxymwzO+dwEje1M+BOdOYu9UdK6IHQdnfc
1H1fYA2QEoxV1Jz6wtqYc9T57lSOCtV74fGy1JtkHQ1VSgy9nkwCNv0HlR69lrWSJEAaRiD6h0Am
YIBr4iQPEmnUXOkM2Q9mPjwDWdrZXSLd1oiS0P4Irkv7D/m4OrrU4ooNxwcVEx9tkjOzrgYNmgBh
eGcwPH9mGgx7eouFGxqwuEPfJfvzNhsB/lIip9SO7k2Gtu/bmM81HXIBngwqmHN3hw71Sel92/ts
Y34Fjd3YrLUzwAFzNNN6APHDwMywfG3JOm7ZCKgBmy+1YB2QmH7nHnqnYmD7Rwt1A01FWZi6E5kR
5fHfCfkE5TOK/efqxDc+cDSfbkT4zOVe7cmBqlTmm2+PFt6+DXyNfFQncbw7EDSAY1cKqIYUrGZd
hC/bXHcLkDW44ArgCo9qljYPTr+k0c5YW8jW2IABaLg8626VHYwEXKuwcTtrcAjzhJ/3c44m77t1
9sfOSjV7eL8KPZ8TUOjMui9dY9yz4fNHUu5WofKjVIq3Wlyw9hB5QYxlQeMZrAX0ZmEjM3WO23iN
D1QdwHsJjflvEWaj+Ow6DK/+SueCZxgA19Ypp6yDS76bJrrIl3Z2sWc7CsvC1CJkC0QAamYgRUxe
VqoNRTnX3N2RjAHSTZ9ym96em+iaUF1uI3aUekxHsnPuevea1q5iGtST9w7mVF9QT9+z1FpBZABH
lSVNA/yxTgKFRUL7CwxQTMd2ilUP54lc/RB3kOjEEqM+2LblQyQ4JWTWp20cEwvlgOomR6czZq7o
NmTu+bYQxjcT4DoZ5Mzmtk6I1cibF+LR2M2TMwfX63d5zG+yK00mG7LGPYmCtm5xY4wlVtIS2URJ
rEeK0Ao/X4E1rmYTWYvWWwjB2CMUaxxmpECrMl5seJtqIl7jROKm6Z4ddQ9ucCjkuB0b3SMkTQBs
MDe4jJi2TPF3V+gJ+9pNlk4v+P/V/M7f7Bt6M1QXd4Ddv4qbtZPL1GKEKLVIP1mLb6nqGRwfIUg6
nv1TYdASsx4AFLI9yqnzm9rQgPbKxBnPto7ZWRNqpUK1jlZxVqYWV4C8Z4RJO7U26TOf5MnvLeWH
Ag1jQFHyIhBBaQgPPu8vLNlICj9A8dF6QgIpo0gRDlD5oyJ/mEjY+zYpvxPSvExomEXVaTos/2ST
BHYM0hXLIGtE6GmhKQhrfNq1WgE38PVoKcEMP2XOkYcuQ5xHGlQV/VKv+ED/x5EnRH5D5QbMzeuK
acHyxHmgNm7r0LlI4mTp1kuX9nLdVikufoNYoAq/td0TOVy5Ws6R6d3OTC5n9oSPZ99RyAKkIzmt
YdkWxgQ4VRpVjsAA3czp7jbx74UQqckJRSlHCfDBzJFoLqGx8L87xpyCdM5SJkV1V4W93CbkEWrK
vu6MDlkjWoIcqWz5g+yNwKad3NpFHPMZ9gbYzYdwDANYonjW5YxQ5+0gLG1QsRzktLQnK8LHj0xt
OGDNpPFGIT8EuwIWHsslrLKAAS2uXy1mrWN0s1tRumN5S7ORxHommw9zP3Z/eSzKBNNpU3MlVGaw
JkIuNZpbBdjs/bhgGyUUEHovR9GV7dSyh5VuPgOgnRjT2UThZry0hml222b0BXVnjQFI+WUcX7eO
uPTjsicu0wir3VTuXfgv3PMGsz1ZRuLrWgC9B9y9wfTHdSZMmTEXY+Meq4vK/7Nv15J6Wg+hdpLa
o5vkqPIM8gUJLf//pPDE+nFM+TPTg3TLQogKtbWFpRRAamr8vObsEI6lfu7nluN8zOfdGYJQJZf2
cbVjCcyt9Kv6Sg5aN1XHwCVGPchdCDxSW5vS31DVHTsr8k065HRhcRMORROCJBqCshgxlnBZ6ltb
3vHKKOyJCRA/TpHloKw4EbsupJziQw8/Mz8F6G+2yFbeL9f3hB28+PEv74OwsXOKHBbTKA7P71C2
Up7iaiSrOgbDx3BbqcEC3Zn1R1dza6B1qmc4xZA75Q5q4FyFpKbrf6NRFsSGvlmDVK58SUwDbiw0
2rxz34KSFzTxDKqdJ+N5G3B8zuL3MH5kMMbAZxn5wtgxoDboWrEefkVdf6MsRYj7owkV8l6tPnbQ
0ECIECM1CAoTUm/Mz7BkyeBxRwCzA0jfKTz4+bIApo5bgJXXriocUZ9UmoxtVfP5AVCiDpjBhREU
NqknE7dy8Zk6qQo0kR/npbaKuGMHgORGUtE6ny5ajoOAF3GoNeHoJswAysFTn3y08vsRFFDCHEil
3dfUKY4OnYoZFnh4qcGES6pDOuOvwhdBLX8ouTF/ZgGAj5vJMHYegg2hxuy3V9SC2PCo98B9xXqy
5cvdyVdJzoVRUKosOVhuBIxSWBiLv1iqMqQ1DjjdkFPWNI8g08D/BbJ1wrVyMhlGhrpNR/d35Nl2
t+ZyFZE13KIQlEbnIhieI0Lpxv0oSZOvTk/Cbr9xKsJ46Rg9J25yIxh9XSGfTkS8bS48qhO+u2FX
tHJsxANFEHKtH0Z08zM4R/gf+i+6pZ5dWPKilZw+e/lnok4kcg52fg7FWVoqpSBRCCv1+pIhwiQZ
0Ha1FIh/XpBWycfhFNQOUEZOZZt5l7oC1e8WmSe4mooY717dqJ24mJg54FEG72l9XB3TsbQXVOAI
a+3DIbruwLGXg3ZfIPsrQ2/a15N3kzXkKUlJDFaTDgLwfV9+/JVM1Qy4GmOOlMzbLKMbtjskfgy6
mbhhTiRoql44HGvHz6MHSsibzIAyWNFG/19dm3P7zMyXHkBLJEG9nZBzykZUYqbb0CmD5ore6q54
yA3gYiBhUNtXQzcTp4pTzKEbXgyABDuCwWMCbR/TTwDc+YKwSArDGa2/ggwpS9Adu6d4kNj39oro
EBe1RVVdfmD0vjdeZI7XTtUvur5JHWNDCQ1vZ4Rf2usv7UFhiiYvqRWgCFvJoIkrreZjsszu3PUC
Ns+kFIWpsVd/zZV2dmRU12RZMV8qfiHGdW90xcRxqM+CNOD8YpFlsaVvgnYR71ZD4VHPeWFJ4T/K
I7IJhvoDfjYX1pRf4jeBfeOrAkYTW4N42neqzd540khhB3kT8VnfnRs88ZqmsKG76fhSbceGAX/B
HGqMYyIHCdAF22F6t9a5bWveVW4yPRsV5rbR2FwcK6U12p00J3MY12mW5Pwj4i2QyQLuTxnLqgpI
L7bEq22WYSUHrJO54PCz2PXvULIQ0OoudxiIGNlD0/93L1j4SHzTRQF96U/cFG8HnlOnXjwdX10q
fUc4wfvnm8QUPaZ6dHDrFdKCjZHME7/TlmMAacpEvD0vhJbl455PBcrCY9kE0HupCd9eV3+p2Kpp
UewOtcNdr14xyD90fZfA6da+ZUXD9VVmdTBW1AAynYoZUc6F01csrVhRyBJwKK9JR63cFsUO6+g9
okzWB10qoDVxcPyfX/CiStsx9Mx5kNIVXuMXA0X1IUeEYa+ghH407UiC3guM6egxEqkrP7nAzqPt
1OBMQrbgqJTYy20nFVMYmJ240AFSA3tIw/e5SrnZoabzyJZgQMJ9bL+YZuDv4BTaXnuU9XYIGWHX
53UxUAEqK2e8rhPon4SYva5DadPflIdpmMckfhMOyP7YzjcQsVt5WSuxyLs4pdJSdQmky8oRF8uh
WloqRq4ZIi93eRPgVkWAXujKmM3Y2d7X4VA0oebwrz/o9xmsQ3mc6WM/NBqw3TMTuRyg4vt6KFZn
jzk83tdGk8cTMGRmJOMVFcA56NOLCkstpgjdKs2kR/9wUMxUdWSCb+WySfAJf62hVHMiYjI69A32
Y977irgyqwKSpXD1s0TocbK0clDtWQf3nQHGj65TJ7eNU0vbl2AdURSbiAvIjb6zfLwiEX/BY5xJ
Y8hiHHBj+XhysXEijSFD4Vnq8vjlCPNDvu7yYMpywcjYI9amljFrierElw7P8O5CGUw8UeOrDmy4
jN8fTG03XNr3yJm/WdJT+GebGge9ny4RjToobgOGtJKjpe9D7EelBbWu/XY6lK26LXPTwq6zF9g6
oIpnt1JvFK/DWwOXbZXhPXT9nufA/Ak8H3OWpciR3th7I9LBpgnRyqOaUHfuQKvPMzyID2qG/o/u
yTdj9qETv9jDzsdjgozkm/nNiUBQ3i/SU8pSpAvmEobkPqiiMsbB1wuAhzspopn8M9pS+nYUtuMF
yRRNhU8AhJk4ryTnR0h9hoCp1pXEgary4EpfXrS49+gToBItEREjNptQv/0emt///McxeIjZZal7
BdbxMTJ6XJ/w88lRlhlI6AcELUx6UJGoqCx8vjZLXKakamV9w6sC8IF4xMZjCTS/BEOqxcJH37WJ
1pVKGM1cvcPyCzaEXG26opTGPqk3vzrMA0brfSkARoMp03DrgBUFjkW/X7AVgFsa2t6VK7wXxt0T
xMxC8G5VLfNTsZ67RF+qijnoi9sYPFlMpmoDMJBd1JYG5xMZe81fuk603JH84PlYVHRez7oRKhir
PfLqy+UFr2jFXKDBTLruPxAAOHXx6EoqrQWlGlrOl4/PZ2Zan0E0QSUYC4BRudFOrf80iRatH3Mr
vKWyoghNOeIcVdDvw++FrgCvhCiCZBDaffReIm/O9lnk/SdR7iT9fyo490qxueT4shvGQOGCkcfR
oW2NW7CF7ZlXcVOA8/CK2p3YCnKCJVn2qkjP1Z2aBC/uJre+O2cta+ZQXxtnTH9pbhiZe1Ahzy27
utGib5/+QgkOUCRIRrp0egh5KGPDO/a/orcp/E/ua+YzG6WLpgRfxkjyKr/Tt1bkE4MSTxDVlCQ7
zxgJOiUBumC9QOjCSW+oaw/HCLkRQp1l9yRuCJZyUzvYBDGEGywFFt32b4qIn2xG45pIfdl301cS
we3T0prt1hY0eNjLYZKORidVkR33O7azmqxPRZGdjCEX8w+Ude6CYJLW9VVrA1XlQnkdT8etmRgq
miJL7jIXYH+/uRkfbSbyiczws+K5zj+pCTbY8B35iFcFFa8xmXh3CyJ9nKuDrb+Cqt5Ke/ENaKRr
bwOr3c3mL+h+BPyj5JrHxxBaY65iPij/4g7C7VJYXqDGW0za98RZox9EdWaQv1eFzbwcj3QkeEd3
MY/6YjOLTFSWb0FQACuvH9Nw8hbWa40UqcxgFqbSNd3209n/SQt6es3KBv6gxTVlwQ2F4ljXXIAI
gi9cEeiABeuq5gdTt3AU9ehdXCQxX6j0x8oLDBJvDlCtIlYm9m/XWdT0XcZKA/uAPcJ/k6MmQRp+
KOblb+VXy6KC3Mx9NgzQ9hfCkVyNjvMIWC2m06axPManEge3qNW9C5xlo/aHXmvXvmaW4Tfj/pYa
e84anmnQ7cnViMoISTLEfCCHTqgHsHsIfX9lq05qBC95xMm8HNCdE8Dr2OX6iNo3ZOrFJrmSJf69
0cJqSujMJzhlLvPK9urcht5n5LNpCGW7PU1hsGEKPuT+exPLcKTGHD1oR8ZFUZ6QrAQCz0IMh8qN
P4qSBUMEKesjI9CjwLzm7M2qGD7UqtqkX8Syk3EZAzC/jNy1vnfa2/gE8N385fa8Y/EIqAXz72QS
NNvNP5XoXp9uFDLHZlvczZyaeKfwH+czzcRWSGxAivGdLVqmHgViTpCQxvIkGQYh1K5O23YuZ2Ii
+wngVPnV7PYAeL9Df72s3I6azSHZ+Bl8V6lbyX+v8xHl3yygD+ETT5GyIx4C9FahN8RitGPLlfco
SZiIJgBzcfEyQtXgNZ1EVegBnzjMBNyvcHjiCCFuFme1NlqmKVaWGX+9900Wtrw9C/x8QGlh+lL5
cOEBywsX5+MVG7bv/KQw2yI8Ns/EJjU8l+Vunx15t0la4ylxln92T383WbTqRPtSSSnx6uo98I5i
wVIRKb5mAD2FAyAR3FK+yifaOJEKii3LjEmQaeaMjrLHkOLxwLkbGpPEay3A+3AHd3dYbDJGaWmv
14lS7i7fApozaxUzs9HFx9JRkya9wHV6zIr/DCRWwMW5kM5fdfhHgvIsX+BsdxjCvwXSG9FtHyM/
rY5pomVxJH9bRIYdVfjcPorWYWFShX7rOWbdPj0KatUVewKVP7c3RgMzwoqB054gHwFo+ODxzlIT
GPR4X0G9xziGmBtqefdRMO7vEuL1TaVcLAjkmsHgFKIPq+LqtkxdRA4Mzw1mSwA6r2GTKclHJZUe
TGIHO1fkXA09PsyWJGhRVEUsDKuAc3CkN404DeFDoNjlSjdS/7ZJetj4tzLruKY5X7zblhNGmB7D
XHVGuyb0w/VBpLhmo9+VhT3zhB4FDOiu9CkLUcwq/DFCfyRrRI+pA4OVaK6GfzCz0Ns5JGDOxGX6
BLklx4JybRLtZnJFYxZWlr7J/TUR+S1fer+cy1gSTllI1UX7ZhHa+QyhWgWN45a0b2ZJg4rbGmEi
2RdZmaS7j0YqosEO68ENtIBe2UflBXY4l8lmRSoCzS7TZGWGF6HGLbUIajYm2LXv+qg45CqhQSn3
kEbSgG+/8zbSNI1OnJRFf+k7BE9+GEPYay79kYKZkSMI9ur1oEnfJ6nrXZUauSUxRgAObYzMK017
dVlVMBCU79RWkkVrDInE3g3BKBLcRFs+r1sbvbnGxeKhfDF4yPzgtiTN/ChUZi+KUTw+CN10hqr8
GoSj6iBKRp0G38CUQirIpNrj5j11y3Xzscs4nqCaAmndKVhnOr6a1tDlxTgqkJbdxRbyoFSQf5KN
Jmn6eyoeIXANawpFwTzpjVN+/Us8w/72ZDcp/AZYY0x072P6iE8E5Q2gCJH577AqVPQzYN0BYT0s
uKVgVATKQFYKI8ywqZIEKWMKMnp9JyUIE/p9gc3OHLw+i3CZ3LZC6Sly3DNBRkc9jhcMfRc1wk6H
+qAHmcpLexyzBc9piCrX3A4EgBmzckRF5DJZb4PGfzaD6LECEgpimN6rRsQylVsAgrRCptimvuaD
q3zl+PnR3+OraJ39aGXaRBx/CbefudP3Dsf/yEKnt8I4YShZevXhIoOJ3qxrBBG+e0EgDScGhrNr
0fAyo7/r/+4+zk45KlIcNKeNiDzJFYP9Z8yooWce4Mj48qYQk9IpJD7Uf2HH2+1lUqv5zY/OO2bH
3ex9IE8Sq2RNqcB1Nacou8PTx6NGq2d5NxOPkbAQMZVZ2CkpCU6Uz3UEZT90rH+2WrC4Dw8jznzM
JfL9+CvM7n8UvXW5Lk7dRZCJNXLl8fOvD9/XkIlZ4b4/myVKSeiR8/Zm/woF3zNih87xB6Uylz40
+7SPhJfFknOXL5aLLOoENfMMBS5l0LJ5fsk4XD0u3dRQkWGm5xrNURH4Y7I3Xatihy7o3pDMgYQd
H781j+ZSvOpJgkgPOZ2ICHy9NPB9IuxbpymIF5RceKobYwfkVEJS6jxmfjOgV8EUcfK+uDsjjtTX
xWBTHtnPegVLzqVDq4TFsOwRQNkmGbsdXp1ukNKiWKkgRpzoHYgaZ1y+tTleH3/rQOU1zrrlqT9d
3GQZWvEA2+/UVBsKcP0+7pQ0w24zpMcK3ofbtdAXZQQSitsTVc2Uswp2vQYrvgeofPFyS66eMdc6
jCi3bGyXXttWP6+VaAVPizfs+O2v4DioI8xbf4V70qgbNzgqRCyX5/3spWpT8XW2a97Do5VffSiI
OLTn8d0tVGv3bsL9g2eH//84fEpPTta4Ec4ySL3k6lL7QUYYERCa4iyDNeR/lzEPWyiw483PbWpe
GzsFCtx6TsQgr9xrKyIeKmqwflatgD0RC8uSIcC4W3TxRGJ82rLSTD3c/Bz6AjUFIbj7VI1PFZvD
onVM+THVnvxdDPdmSNwL/uUKTDBxwNziGqqkBPw+oruQthRMhJXqdIspZHwYUMewLEJpeCVfco5D
6vzzSnFhkKpbTwz+y1IniddYLQdnUv99uUMvihKD7u9mRF+NjHMGh8zajcjQ9Aws7jbqTcPfpv5S
JqXFVeApqwrcEf6uAYHv6RGyqdITroFMd5V5uqKuJ1atURddBk4EbROnynkT/mQjXCsF7PpYm1GI
G72tgcx/lkUmiJ6dW6HhX8a/Hq1VVZSk0qpxorBbF/SzPZ0t5lXq3a4/vkGg1S5i12cNrfHcjGZ+
hJjGnhgc02eSUkAGYlOIr92cyAYuVATh0ZOGeUu1d6boCeTfeDheBuvi0CJgbZ0FJH2xjk8iPZ8q
CfuAH89teoFrcFI2QSHJAqJT9JWiApNy8hD7Pyu/7iu58l7GJsUl+FzWVOhZGZzjwy414oN/GPP/
aGD7GjsyF7TBmOBua7sPgb5cVRDmfSEJnLu7eVLizhRzH/+f040tyUASB5WkYNeIfa+prdJdVvet
IZDwRNdSWwpAlf5bzqL3C6BGwwO1indCPcYiYLwKcBEs/3qP+3iZc8qEBrkDWBQGIkZYG5VIZRKa
ELsYsWy3IvYRbT48n7+swW53gknpl1LUsfDQvEKUNZGwQATAYFTzX5L3tMOViN+DlxKQgrqEzBRI
6n24Jxcqu3ICiQ4RkUpsOyz7SJGC7/zQHPz5TXeOzjhgccIno8gns5fqkYR/IyBLezct82e2g4fn
atpUpJ3QcTHWLuAqiVjGqRlI37b7RR46NTtMBl1YSIU2NtuTDl6PnZaEWhaV1rkiNuW2dIdWfY8X
ESHfjkPhAFDDxhbACIyDuNRho9GjclJo/tVVY9c+OI8Et51xHqcifChtHSKvsUCAO4sAen28gPku
KLp+X0cVkrEspGUr1kEJBLQUU+8yiIuJ5k8tKHmWs0LP4BxZNrRw7tYo7xHbCaH7OohA3HbMyw8Q
Yzuc90K3Cj8DLdO6hg+UhhquXLJu45C3jsGzn4ArYToXMYFzR2Z8EN3CRL5BV0wZiOBFG0WJrrxv
evGPxNQdeUwAQNctIGHah21scQaES9ev4XZYO3HubC3PnHQYonJsEHMm0SonLZ0ECPUoSrrLSV8h
UNU1EbR/KV8smBlqjK96Qoe9I3quBreJ81Bsx+28aESvp2a5C3P0uhgetohhUDNghaCC+s1hlWSc
4GP3/LdL/rBIDV4u9M0C3PCWy+IrT0My4QRTxkO/3TeLHbJhI/Jga+SzN8QqhqMa9ThP+bAKmu3v
fZ1Spmy+4Cq06ZiE2/g39fUcjL4n2Emhu/54xvFi1Ryk15hDWkZ4oGg3cZk+/HY1GvuUaoVFlUSM
P6f8JCsjzWx5ggG0ipJQKuEzN6QS3Xzxff+t2i8HantTd2kmBtrhJq8kApbliV/Qok0RWqLp20eT
sB4U3PYEveR16mkrdep7614CLsPP9sZbGEBltRjSXPRiSUHpej8IwaPJ4aoSwT2kV7Z/BL9tyXLv
EZGfTznuxIY6hitSvzSc4eBUpbhNhmwqVvtxSmYcPZkilYuemfnNLMSoIyrDcgXQULJ8U3Bt4A5d
qW26whJvsLytcHnvBrSWIg69Tv6OJSYiPcEbJJl2JVbipmuPza1/D32BEVf/0Yz6IcEvbrytTHDl
xc+X15jQPM40ZDZ0Q55qshlWp1fbYK8lJ6Ikj6vtIUL02ccgaoF1bUSieDNp3MiTlJoocu7bAlf5
qaPHNuLg5mJL515cZCHmLvnQe/45rP0ViHcKC4vQhpT2OhMs6NyfEaeymkBOMAuS1RVAiK4Pdwn6
dK7axIKiIIEdTUXRhEejuju6a2AKvm5+Ykxnp+W6c3kYw0ZV0GjKm1tgWhX0QszMTrtKHmSRpRWV
qH82WEzFZrU1rOTsyla1txAwK2ALF9UWG4HbIfcGxdM7QfLxulurQ5uTkB6zAl+dpN7qtwPgzUO5
9kqzpu6HU2EbOU8raN1dNpeD1NZQwd+wfi0ZQeiuvSSjKCzlzUMYyec+jdSbgUMDxpAyok0+0i3V
zi2kzlmMBsxE8c73wArMH85MNVkE9U/cvcEXysDTuk6R7DGaEiWjEgRO3O1JBO9LauXaYUeMidsh
AvigowyxCx06quqp0FBDObTdlv8W5LSN7b7C8siNeuGwHgonpFWVYqSRG3pxOpZvh6trlGIWt0qe
7qF1M0hspNRnRvwhZg6JpEUcwubohEjclY/DQtRRX5bOFNAOT5dCgQEHXg/89DlV9JhlR6CdwQ0S
47fR179r1O2tDplkbSAIJJFdwAz2OC+rcHLh2FzhH8rmKBr8fHNFfoQLhBu0CMewQp80WzaQ0530
rBmvjGrUbRD1bpfyfnU9cURwMqbnh2wnkmE2ZyYziP4YUEeqiCiOdC1n1j2EmVml+6zfwR6Gs12R
fgBxpsqOt64I919TvEa7M6kgaW2F6+TYhXCzbB0vlr+fP4Kxd2HRecz44VILODIqtwgvhOEWAzB8
gGrTuKxePW7dJZ9LXwK5vAUquAVWRYktUOs8+NNikH1HWcSPAwCbJHk9uFYLARxCVX0Q8RccbVry
kiLcUTE0Ndpyuj20EGsGa6dAFYjqS3QdJsLdlDSEH4VlyeZE50NCLyQxGTe8lVwWpiyxwOkv0LJX
clmp4FSW5bxHehZdLXUMImK8EGLAFCW1Zb6GIFqcAFZqmPzR3vZjX2BbemnJBokV7xDy2d0V53BZ
ruTwzHQ+Yw829e2xKMZS5ZhDCcv4IVBvAgs8iIBwxN37rT7wrnbzG+T1gSumc/DgLr4cbXMHF+wd
WHxIULOlk2GnrexyILhR6DzEoVLwK9GFUiZEXAUUCO8jha1P1oGTkH3cnSe1C4tXSjfnbeKGgmet
S/OFW322ydDBkS/u5yIfMJGNnnrOdfA3ZD7azgUKJBNG6CkIQIREHQzC/iGLkyLn/Qh+X6sR+OLx
zhv1MofJPkNWg7wC+QVe9sjQJxnsq0CUTI6t9gBCRVJr6BwSguaHHCN4t5dX/ZpwPLQJbv30Hgrs
8z0jhMmhJKpG54hdKiIc7r1yFkVJhcciCLCb3x8zlAFbxgwdQp/LL+zB7YfBrzAWdMhDdvpo89CB
8O2Hl/z4IUAfEL0K55R8QHv4xm4qUuuNrCddpyAFHX8oxF7ZLMH+/CYcP0hcb6+i773Gv5lEfTNN
QHxBvTP2joZC5oext/BLNkLaDDah8qmWHJLYDuy53WnuPlPIylbUmBQbWNVXOZx5bKlTWipVhcAF
ppneSKOrCSxJIHFDeYCJJA05OrDMhFZ63mjA+niLRSuugzg8JPMoDdG6Tbocf59BzLdBpmjDEqU8
izOp3buSweVFvylQ2kDbrSqgIIhjnYnPEfoKUvE9dxw60pr+pLnqQyvLbjuUPQ7wU5vK3Ts+qa6z
rgCcXwLdGPhsJIXv4ex+6v5YiUxBBMlpxcLbMubRO9M7VM7m8+4584K4AFDCGO7Sm3HNF1I0Ixdm
KNggVOfrQJCHFrfzj8RpnXH37Y+TwPE2UwVZ8lw8DIeZoba2cGlsnmQ4J5T6KvwlwnFTMWAnFJpt
CtMwaJuvBrMAhAxX9mU8LNeri3qkTIRa+ENvSp26+9pwcUt67Lj0H49WtK2jA/NILrqyMdwNZVVy
EL/ZEWKuvjKzf3yslZP5TINGC0VGkFKm4tSwzdig2aB//QsGE5Q+7JpswAeOFIeAXZEQrL6WnDk6
+vVDuWj+2HASFev15Xrb0GKAKTmBYreJpPX8aqzG69O/ubMZ1PEVg2xG242gM34IU7MJqj7N2Djj
Xv6skHHNzFQJ+LbQu0JVa2/5LYswpO/aguSK12xkyCoGc5YxE3qvb/STUZj6UbayoGRjmjqPdLVo
CqMjIm0ubRJn1SEDio9/fxUe2NoKvlkb4x2ihRw+i/5I3dSHFw3dw6MA3Sw3N7l+jqjE2TirgaLQ
ZzyqFhEH9wdRLm46LJVbDrTxsR/mH/WE89ew76i+vc0lpMMrDfhp/0PB3QWST8eEZMLmy8xkddJY
75Nzt4hjtYEppD2AiL+xUIa7q6d7pztGarU8uJw+9yY6J0MPtt1AFmoM/hcVM+ATZIhj50vvN+R6
VAWo7sbUEuhU6+MZrMVmJTlCjU54cXjNESEW+0cJVMfK+Il2+KD4VINibBTKuVMT/iQOi5o3Leu5
k35VTtv1YSxKOxwXlfGHspQ1vNaJh47W/mWpog3pWRX/4esu1Qh2yJ5F4pTfpIAeEJy0NPFYzN2v
HNwwWMYTQ9HWsFg2wX+5tcodSm3f+u+Rdl1K3EEP0LSJIbDuHfY9zeFJHS8UdUsVXtRcWeNnXcy7
DrCcaQ/nKauJMny52WblJqtf08jdfbyw03XZBFR6KbhQ4gLzLI5nHMBPoJWjo6r8RDWlC93kBJN6
LDHwdzTs2G8W1QJzum+tSXBXs+Gud3+EP2WFcKsHnWgwQdFCDz/2LQxDAG7pEXy4HGCE7Et/F4Mt
Vgyl6Map+KeoZbL3jxcrVvE8OksQ/fl6Z1VLTUo2CZWhgcIubCdxbVlyYQ5lmuiY81HTc+7qEIkN
VSXtO54y9HSLlHxO/3+yFyoOn+YPMJWsvFNHORRGDSCmfvsvNwD5CPxRedWarAMKAC8q/wmTwb9I
JazWbtqpPXH5EsYUuuQ7dj/58STIcqNtPmiMYKg1vvKC7GtiVbhxpqp2QCZi7sq2XE9PxIHvqtsL
i6m8N8ucK5b1Z97M/ACXI0lmNqbp8JXkksWRE+A7nNPKUKukNSvTNCqtMSGiASFOaV1b1p+vWQFI
s5HFsudESOIpD5iXL1VjLq8mIPoKq+NSE0Nc96raZnR+RizR0b4TNhOZDY79b+mmTU0Ib12VQ0DE
bRz7xLX7t48WqVmPr/crGMcP+99lw02JAHd1Ez47aeFPhQCbvBD9pwQzFP52BeClqGvykpMKaHHP
vPQtLTzkuUSFQ8bDBX7ChYYTySD6p2SEtrROMiOYKG99sNgb3Fcs+LfUu9gTX1xBsP/DdTtzQtdY
1E3gNH7ZflYFhOa3v+zft1e6tvQ4yR90i64X25fxnmbqfLqDDeoor5ioeDrJMBYtrqZyc0w+1K13
jDGyug/TK/5OEDl/kwCi612SuX2me89s4Ci/FnyjGrZQVMCCbzEPyDTztKaoRQ4YyKcSwZd0Wa29
vMboEolcAJzzSgH7AytIrn1llx8mdfej/UpK1JBRY+AxURNDSqZFlIyZKoUoJBaLdnd0KQXde0J4
URaXnNAz7lVhayU62G1cKZcLpPRLa23hAxBQQ7uM6B0dJ7XabtX5JsnGPLVXp3oTVhKB3v4gbSnh
7MW1b20DRZQc+JfAIjzei0WleGmUqE36cbjakgiv+DkDgi0c34nu+7ZL+gKyEy54u0Yg9zW0Nf0Y
tI52qKmInvbYDD8rZRgTJsUc/ps/dTG/8ICE1d+SRDy4gEXWKsE+s+Koi9qOw+OrdLH49E+5zPj/
cE8tmvhuhr5ldFpZNsBRwsvWZ0z3hg5Ny3o97J9ajSPoO53rrC9Pgz0J6jdI7SbSLNOKgdI7EjG/
O6RIlHWSPbDy9eI3GAe/WvI0XUm82WK6wbW5AK64hNDg5JFgDXag38xX3/pqdlhQKplZVE8ZXH6O
xsUfKaZIEdr/ZvwOsnvXkDzoD1NXAZmnTlp5vQFdtnofRk95zgImwCqnvFQiOOF9zOy8t3R7+8BI
Ia+p8lmL7y3UYqeqwHzhw6OaX7ABDB0KGOtpPEbTVPKTaGURbn7DSelDhaCP7vhXrvrAbCbsPV8Q
WxoovyeVrv+/2xiblglKEgQEQydq3NUph60+y+0gr1J2YI+UNXOY8soBwZ9sIDrzvh87CDFsYy3T
clLgOAqBIheJ2fIj6LfjGlIsJbjCmwNxl3Bw7G1MlenyMe5uvygzraNqYhPGsvqcZT6+88WsXO4R
D/0TQm4LVz5xiPOs6rxx6EzD/U99Ov3bPCr4UWRhreCWJvo6M0e/0eJoa0tnF+A2Jsrd9pb+kQ2K
JyOXyXqzWleTWYZK3iYO7aTMBlLaoSmnw07S1wM582cjEwjDyTa/GvVcZmXab4edGD+TnN09GvZB
jMdnFbnmeSsAjMpQRKtwnjg6NVU1c/uBgbEhK9z/ILp06lsgi/+0wVe4c4OWNcI5b+kigqGG6Tas
Y9hifp2fjjVVZix0QQ+UH70csQ33kaL07Y1EChm3sC0ru9tyZiff9irLFxxa3n1OG57//67KCipD
y3x8g9u2H17EnZScPUpdrQ3VqsbUMc2J5BYMusGa5slGuTQkaz9Sy7YtZcJLF5dOXmO/OHYIU97x
dr3sHgLnvKjxyx3LZBU0cqvXjBn4pDt55tR3K+qXy3l1YLT/4H915lMRcSR5jWJ5uLBag/JsIlHd
cTW4X9CV0J850pJggPgy9YDJCbCox03U2+a0rsW0Zx/MAHfJzcXi1P/28Ch4xnn6MdSTEXcDspAo
UgTk/fwuvOlIFOWUtxppCIY5TxWU+NEkT4TcVtZSGYEL2R77UPtMyTiinV50A3gGRurSablWRR+w
w44SRgTKg19gWsBY/i4iUL9RTMdLMGDbtLkHUC/oWgVPCgZWj7SD/YVaTth4ucFlKNzZULqshpiT
ccHP+sFH8KLAKcAN8KOGZKn8WGo5B55DiioECotLqsgY1KAEWHmE+tkv/stMLqoy6tnOklBMc9yt
yd9ImY6HD1m3Pvixeqm4ZFeZt635VV7SNUvCJVqnmwHOsn+2xECccxy2bEoI9WVuZnWjaWzYUHDL
9HUMDPVJ/7Tl5LH9w6wRaQv2ZXL8cow1qjzabQyr8+I2ckkgR7tJXAHq7Gv7VT92l1zj7kQQ0RCQ
r6fTb0hSVqlfuzngXsOkaeuN18Gg9HGeVnaLVRuAleaMNOlx0qkyv/jhv5YMu0a54KdGkCt6r754
k5Nh7gkCy5uWfAqJli7NkvzQbWCfSFy6GUBz2ds9AykxaOpht2K8NN8IclnNgDhrZpQow2Lrsot8
+HGMofS2yisMIMZUvLvZlNHHSpumTPDXMW2U+l1iHuuYOz0wRSoOlnA5lVj1U7zxUDKq1K12xMza
HSAbJnfa61G90RbZIAAe3xY4qewr9Jtoy4TY6xyWZIT5ma6p0+c7hvo0wUid1Ww5ADYIHkauYgD3
lu2Ohayw1p3leh5aFAgi68Jxfff8wiXpUGIA3z2uL1PP/JSz6iQTAyjvj56yzUMALFcfaGhn7mzW
dGFtVMXufKl0TIVfbP3kCtuympJY1qTzxcWAcw9DhVDytas1uZ+kqbYL5OT29Jgf9XwLCWYH61rH
djS2bVqSNySj8V3+wuMnA1UP4/52PEhPe4ZuJn9H+JV9ShgMpAYQ962fQnLpXifpRivo4R8AAcuN
jvryemhandhfDJtatB7qZskMP9WKWdZtcP9skrsfKDFXHaU4HJ3U/aews3yw1JxoH0UNqOap5lu7
rAk/7O7IAl9JVFj83cmMIPKylmA+4rF5KmQGTxkdeSfqZudUP4FPdJPTfseWnggqyvdekUQN7Rad
4A1Yu+0RkAzlQ7WPAlDRVHh29VLt48uzcCqv7PHisTr72umqF86xBztEyWPLEnvjwB+FgRUEd2Yg
8oqdUe3m74lPaVG2i3C9/HlYMBqZ3o04VEhbnAuqkOVQqpvlKUHuMGrGl+MVKZ5ydnIVM8ughrpG
+r8wGIlefcO9Sv90z9j3on+XQUL/x9Bo9lbHOKQbS/HhoUnDTdtYXNqMYZghO+W9u/CzA5q9xh1v
sSp+Xkzgv9L3DXZmkWGeKdSOspK2UdLQJCWh0GWbEOOl5m0xNKVmdai6921qfVF1yCksJJSHMePL
NAaCGXXkauryXVYWHoyJJYFMVjQ0quCYpBRVdTAjtZOuxlCvLeY8oaHyicz7dVAG/mmY8c6nPAQH
QIR0F/mebbk6FTth/GvGXyPuk4KjlK57Vxval0iBPEGWqqtC0F+QbOwrYJOK4W7YCOVkW9rr106V
H28+p/5OncmO/XaKp489yxbdUuHT5FK65D3TTLzKjzM77wWAHDubuRuBEQVyQLmycf/3HP+0f2Qs
EbMGNRhyaDCDwNeVwoTVBV/XWCdN6pOOg2ag7AuWQailTd0cK9GF2eRvaGt4gyRnKNXjY6z74QTp
2C/nAG+EgYdAHhCkIs+AVGli/eCcI9GdMHoF3klyVDZccKGG2m31qyr0cWIYlNfc6TQQeJbrp58Y
Sq+3hPEPZ8pQh7+flAYbDndaZEtw5IQVHh6sYDM9UltqsAAtj6MN1tfWP04QTEV/n+ylMzdxN38j
Hq08cKFau488sU9Cz9e/ZwNQuoIJMKDBKLBCQQr2kL7u2Q/h7qLO1jHqA3dVq3eoM1MS8coUJm07
8l25rtiAeXsJarWdfhNOPcQ28U4uSA/Sg4Tv6IfhzGK/0873lEKGB06vpGEL48O949DpjZ5EKdP4
gyxrDpB9fLj868/W3zw2EQB9pwfScLXqz1M3lxBK0D1hWvScnlm+gmofczF1dXe9rYUMdS3tFN3v
7DObmzEALn5thgOnGabadRLtsoPlH4Z7wSQIYcXcw3cPQYw0V/mfS7shyX4etBaAy5cIC3tmtd9y
051+gk+iLv0wacbTh43/KR/efQuZ8zFvQZKNL7by/GzB0fwHnzcPnxvO6WEOqrcfFncm2UmJT+XU
iNzMbiYIlO0gmWvM9qfGr/ZllixV9GPwIp0j8jXDFg9MnuHQnnyrR10R8fYg7RUJUfTFY/SIFITB
8H+eV/Ztfj7v3+jtT6B5UImx5oYoUQ8gyZlkDRHMwAQxHNRAiydVZ2pdnIVTdJ+cBkmSr5Z5dGIx
TwKYIQOwLCH3NyR8p8ilw5m8RM7XVnN6KZLi+jzcSUT8gLmbq2DV1r5jD3i0+bIcrMG+UlSQJcxf
g6mYp/FPmO56Kht4N/Y3LVqvRi368vAi9610TkVaR7wnl127MqP0F33AcshPLkJXosMpwlH9WreN
JadOoWTemtG30OPlVVW2eR/dPGRDEQV24RXMT4FTgB0TU0m85BEgD20PNawtp74OcXifhxC4fqvR
d4VltVWoA6OMzWsXBUXD/lDNq30CzCTGSLxp6MCpKtHLLA2PKlK2OCFnQX6hNpXp8sW+evVmup+d
lkMBelTQvcUZrbFFs1MgAXPJ5/uQ2XGdX2jI7Ol4+EeOScTlTcjVQYh9oS2jKSn1RFhhRR+SDvs8
SdTFjGXWkyPQBHGIHVRlEnYSTAQILG7I09HxDQ841dJIh2IRF1lIOT68Y+RV57ZqnXB2ArvxeUke
DuoVF5jPKeSpc6smk60+fVodB/OsAZT990wWFy3Ucowhk/qkWvHHlwp/B6qD+nE2jr/8Hsg0E8FS
TMX4E+pDcxM3uf+SKBa5SBjB33wJxa6poQNt88aFp9OoWrhUqXS194tX/heq0bLglBumavCd3dbN
dE1IXVfMhaS3MG8mjYrKf/+YYhqa8Rp0HgtrvhqSHbJZYtGAJ19x72iagxaMPe0HgBGzeeZJEGsG
ewzwdLYqh+S8PNpImp6SqGfgfxEXkJbHgdnDadCL9wSsqfGNUqDxigK5FN2VpNFg0CBJcjl3kYmL
2jwNlVLiv7KM7e9L2rzp6j6eHCSw9XqqwEguxJyI6oakSUzpN4+rQScVtTwAqDB+YzDrMwERH7bg
5gnTSPIdVN5FACVg/5KaAampxM/ciiC8YKLKreMDUGyvsMAon6jkQ9Rk1Ckl2K+gvzzmY/1UaaUw
G6Mm/YHbt6jB5fugCUQlAApfMOKJhy8VzIgkzhhNJPl1eZ4eGz+10XIZSoYqjttAg/Xm8fTA7p2f
XjF8XVB3vrKV3czI/QlbgIWfBjk0Zy5vdXvfy3qXxFwjbmYXShJK14nk1YFyvWymYQGvNkJMyibm
sDnDy4G2k+nx5zR49RFR7+JShUxfMtbhfKZrFiY5tri1+1vu+Bp0UphSUrv6gE+khDOh46eZzZz2
A+TfNiB8Lxl9Fozqy5rOIcxePsQyNEkSrGL9w7hCXiKhsoyk+jj8GOVohr7ozaE/dLcI/kkNcPGC
HJUsOyTxDihAhLQkvj/2xvP/ULppcsx6GgnYlOShp0ltv7SH/kdFUcaoMDO/8kOuuIZv329hLl6U
cSqUjVnCdvag7Se5TWlvKLzsm9dpnJ/jHgw5EYsIqhSd0pBYN4Qv5ZjGRYv/SFLk5KLxgiSpCvn+
QI4c6BZsZpZ85rffG2cnsbVFbe5irgcUYrZBlwl0DDfLZF5PrVWTCfBrFtKPICX1bJpNT23DA0P0
FQI1RdVA8Ue75wrQqQKDqckti8ghBP0LAm45QaJK2Ues0f3rGUPfB6iARzsc7d+6lqpBDmDT8wmN
XMehBw+4KkN7jnmPz/OpDb14MJDLqJF+o/YaGypggTT7m30hUN6hUGqr85xawmKvS3fUiwJjC6kt
qoXcWhHawkRejQiHQPzzRzFghd3RG/xbOOZaoMH8IlvumZ1zJFurW1HWcFs7UVvP4G4PUOznZzoG
X+Dcec6e1GfDtx/Orw4tml42B/gwaJrzY8ZOHTdNyC4qdVJouz2WBuDGf6iAg5dmRKjPcP996pIr
XcAoXgnM4U5rp7vWzyUbP+eIq2oopQ4lK06/fHT4oB0uiCiT6V91xCtZPmAWvECfnNeVjWGNaAI/
dMKqbrm8gJ3DkKpUkuHNSq4GkELcSOQ+yNRsAoN0efdpWZi6ef2ponRZbXUfy1QLxiYR8VYabKMO
r6C2LVO28NvgzvqOrQvU1Vut9t4Lk6/77QB+4a4jMW1MGk+GCXSUPD9kiE7hoDPjSb5xPh2hTlDw
/XPJ/SpVPIjCiwAEiYIMoKtms/KiVfHVMfRGUETMtLTvPcJxNji5D0bvLcBSgZi21/YObCUukGMs
ZjTWO1GfF0EyuR3v4Kb8GlByfaVGK0Mdmck0Hg/skXMT5uJkO6LJK5VU7ZWwWM44UiF+qxX15CWI
ad3P8xou0lJgNpx8Z+bK3xegSNlJWKry4+8j20Diw+7ty0yYcOwIES5RF3WwCqEKN3kW8j9QbW8H
X62OqLktM/H2Km6R0FJOvf00eqpIwgWkIPxUv5v3fwF1ETzukrjdmiNvE3QoUwkp8S2P0ZouUXP6
lJoNKL3IGE+JcZVzPjH5SKH7cWATau3f6l65qPSIeSOyF71KKnxAMcFzvuT0vC5uMeoOOLO3DNtb
AuSF2qDF78D4WmaY+76vcpGLeaX8hoVJOaYqruzZdAesHOy9RGmqIg2tVoIG7L8lOktRLOe/chGO
gugjnOuJTesGgdou7ZCpsrtGP7z5ybPiTAhXIzB5P7Emw0tnW3c4YDHzsfYzOFR2QNOgjwUJY06j
cRjD0XGhmoOkZcoAd8YnH8ElmtxU/SGD7zFHyebz8M4Pc1ZQccCcGfGuh+1INSuB/j8zvxkR7X6L
Ee948WxOW7lNLY8MiriDpsBf3xg+EgjlN2/o7VoBmL+SHwrXR2wAy5tnIRIGJbCPfGAYezJU3EGH
hFp4tWdUNr2K5n8Dkh76drznUID29YLziWHi5FkR3sUQklZtCmNnMakhZ7aD+RJolys7YgqAf3Ia
35FlPXiV9HFZH6yVvWBcABgnxae/6wsiJvY8fnu1I2NPId4Ai+/qvzmvY+yVXJNJy6GmC/eabre3
XgDhwqacA3vvxw+2VK37rT9S6rRIcrdxxQXG0To7mM3n2esycCWKP4K43mZ89gbt2Kf9IX2zr5QH
qlYzHFi2guaHlB7O7ya69pfj3EY0IlyaZgpaHI0f3nhozntxafHjGvQOsbE16QMgi0VtdUnC38oN
nQydpB0Wr6NWnvaf6Q3Zh+h3PfYSJ8XiDfZXBIWDjkhn40qxudJInDnW/dAJKn4gmTobSgG+3lVG
1aFaCP4SZXDpGR6vVLNR10+LqOiGj9sedbVzZj0UhT6OQT9eqdUPgPboJF2eAmQlG8XU81hT05UZ
2Z1ELbf7s3Wb/v3kxNlyOZ8ZZfNuHo7MM6snn9+WOkXosg1TztHwHr9LgzV9W2LTOveGtNeBbtgC
rqxFL2+w3PEgSsjQH49HisolvOmhVeRxn64T+5Hmrm0SJXauIajpfUJvnI5N/Ia19IXJcRtac/aY
NjzMUC6hyoTUVX7ZdY+939CfENfFlFJjEFQGdKfXF8IiEI1jKeoj+w55epZEGcTnQugRqlaWh8ec
7dYybXSW1o2N+N5T4cW8L0d3DdH2T07EEY3DPJ54txh8BNRoQfKadlesfToPgkHDMt990I6WdJPx
gckyj8Tc73Pqne63u0Cbqq+d6aUI41HLCOGqr/xlBCf7vZtdbBPxkspVSHXwPPyQWde8xyz/p5CK
i7Xz55EOMPuUXQr5f1P3IjUPx19ddLZWFtRPoZmVGgqwoQs521jCJ09/udZwOunocz5zGPqgWGIh
/kB+6m26tSDg+1PbSaeY+J965/xgWcpwyFXm7ZR5+qBsIkiv6G4LOas3/k4IKZFaYiNmUVaX7yrz
BBUQKEot2re51qW7zzX/mnLjCN6KeqyQ0bXpbuUcrm8Pa5bOSxqyNduWYdXAICOjd3r1Ihb7NuiY
IlEgDO+Y3aragEfiG/H5HJBKbfwJN2Sj6TyFhlO66h3fQHZrEX5aCo58O7mpD7NyiYVH7nfuL/oZ
gp6kW2ThnQ7t/kfW8BjWccFiB/5MqEfCB0vxSTYBbGoUrN7/abmZ1I55PocW0zQkyqDP0hwHdb+m
+I0J9+vhCzpMhdhwpPtXOKiH4j5edjzcEOvVJc6rDaiBNiSxbgxCpnGXx4mxLTYSGUQImQh79JFP
JZglY1AaU9mSdPYaMMn3ViqZac3wX9pgLdpp8bAlPH7uRpYOwXYEisrJT+ebAZa/BU4+eEvVhVRU
RRo2qPDzfeTAWjfzB18jmdoSuRnNpf+YOSoH1mGE8TrNvaDr6tAZaBWfUInQzovaBq9UPerTQCaA
mneEfiSsaSNCYHl5RD4A2h+F1/wV4Oq+70Rqae8/3pU59DajH7YJBrLTh2eMjZx8NKN5NBSOIIdb
yQRq+Wznt9aiAn6/SNFPJdeYPE+PiUyAEbMHUQ7RK95h3zk4VMdegvlrF5YDbeVxySrsSQ6gjpha
YZ1lxybuPeN/2uMmdIP+qdnjzEBAadMk3bIQE6NGaUv3lU37yaHa1otmF6qiW6VgS5T4l5RB38Du
K2fbq8vFoDK6+xDOYsXVfVYCXO2S/elCXyDOob5s0+YsCGASA6/swNQ4P9Jr8GpLKxWKkxD4VK3k
uQY3zcrAbfgdInGkhxMi6Ah+ec4HMqtOXAzzk+lCnUuJZuiEWuVqFc5yWATyEeZNi4s81abpGFPs
p4m5hq8A4oke9qcs3MFze4HVweZQ3B/Pr7rcDYT7bUEMeXkW7U0L7XWHSIBscXcGZkuHg5t3oUfU
5PYG0sZ45rlWoSGSaoY3menTFlYG/Oaav1rzQub5UYYB3uC/YIWwqc3Pv09uLqpmuxrW7+wVLSlL
kSHOqz+xxtAV7s0U80We96gwBqy2N3dtcp2G0C62dIdEzK2x+N/H+nP5HvRfgQ2it+45xsjlBGKE
TGswZUWxHDRBcx9VChw9ydPn2vMy76rcRfxoYwL1tss/xOsysTFHx84HJSiI5rKVM/NTT8eRusuC
9K4QMKo5lo5xhVKGPL3znIndLSCgCYOcp+3R1kRwZ88DveSQk3kynMKjDrGo4A5DTgUFsWydSHEA
E2UYXQloZSmZK57X8CP2itnuQCXHMMaEFNzWSkqrtYCLL/UGKx6ZOltXzJqEI/vsMCo83mmrRu6c
dw7Z/N6BytEgqmdVl++DdRRFUqm06txBJIjPYqiE0ySk13J9cNS15Rwq617Lw2nrttYt9XFTGgZc
tyhSCO85Q4yP9nLMDjUpcXfcEtbyt56++/D9UScGVQFoGgMkfp+TksxDb5a4BDZnB9m0j4i2PdmS
xQm2UpEUx57GJDYisuF3IJH+5uNee6cwnFf4WQL3zHdsxKVRXoJQgwmNN36DfdBtDKYE1rzMjgkY
Yr9u1F9SXVEgMLp1ze9pGxlNdA2X9i/OT3SPHpDLOrgmuVcUneTZ8yPUM079b0AL7NUd2zQ/zw8V
SuyiKBECNi1NrGNYEl0DHYEqF6aJFsm4e+4FH0npqqkdlXIU8S8aKU+sYPxg58dI+b9NLuvG9vlH
LmXF3IghafCWW5wfDToGChYpIrU4ZFTBsm0S21Oew98138e6c5s2jtjh256BZ7xUDxjw5hv9w1Ml
1FNy3U+Ti/9W4wonVquNv3rBHkXoI3d6T98gKFgwtgRDhNNYX098S+rCZIVtRT6KtFHSOWeyR7lY
hQN3TwxXcIEzAh1hTnKjpCFMHaowKLGZeAVaTOH0Qm3ZyAIxGhLcGh7dueKcNyPnDJekozMjkZHy
9AQ+4OhdFwgHFgkxixfzpQl2YKkZkFE6vYMJWVFsKTxzl4SFe11sRPTos5VOb0dRj2XPEt0dzRjP
/A8eTGRz+Yodm5q4B7M8tXTlmLPxeu5fDmUyWsgNhZdgUTzxVg8BkKIICYbIGPAlzNmvTAUfewJ1
YfCBfcbjOvZjkT4YS72IoHUrvPetjku2SiY7xN4rxhjSHOdHl66+xkhTHwmTSW9Sf6mskzSXhd3C
aOI/n9vcMx927RVrpm5BtpYPs4KN4r98vhwPRon0hx6XxDRj/8Y7KbLWyzqHsyGCvEIxg1vU0lg/
TCfAlwuMI8ZuxCOF35hPST7J6OX9CTnTxi3CCLi0v0dgifD6BUeCopxgdYFuIy/Qp04tPzPB/vC+
XQM10/U9qvLQs0Z3zQtJsUQFTQptnbmgMZNMe2v1kYbn9rki3rZvIgLrJ0/hdxl8AaPdeQk/xABP
oXCzSGA9qSI9OL1t5AOffizL2GiHoKRF2VgLQACv1K8NvthN7kWxUqr2/YD/Ct/7eXxRRCR5bRgJ
2dCHjUeV7/EBMbNdi9r6ihORubzK7sGi8giDnn1UENlC4JH9ZahCwc6kWpHOftsQ44aHHP9jlsP2
NcfRmFRSVHcP9OJCVf9JTuzWg/K5YAHCh/arMhNECuVAnX5QRYTWvVUlLS9loVkFZluZrY5tjYfG
1FxQDpS0m9dw2Q21llWlLwU4+Z35lN0tmcczTU+NvD31TMlfkLM3bZD1gJc1mB4Tcq03XaMGq7Lz
lTsF/o/Z/Hka/+8Rwp/c/6P5oxJcMYPVAEe33+oPy4i5ayeVE4eIlCLy6Ue/655RzzXLCrIILDZR
B+fFEQnf0STOUZnYj0cZU2qnxG3JT0xwGNubiX0T2VlMoZANh38s+F3oU2Uvs1eVTddt8pdtIQhe
gypxpYibkbsVo0snASxxsOFgYWgieQNaelgf4jMMXTe1h4ADs3QeBMsNdwXR8amI50N45MyYCoAQ
2G4kFXzOC8Qy7lS208dB7CdGHdYngvyuDx/soDzzQv0ZDsajPrzwJyt9pEThKvUGwNV/vuXaGFih
tMT2J8WururIVPtvn79gpWHnCt7HbkFXqcAGUkBNylAmd2/e2Wk8gBrCEuiV6lCz5zrcAWEbmlty
77gl1y3nCZ4XHnVKVhqFvmzcQmgQBGBVbPHpR0Yxv4vM9/Etf6ngZ4GVpifZ8pgRTCnFgiXXTFGq
C27Qm09yUwxlTxKDv1pIBpKvUNO7BhcyfJ2diWp+dWlyP4/uJn75skvj7adPHxjNO+arces3AZXW
c/TiPTOXlnSiw5GMbLx/2wk+9k4U+6ORxGl2rbbqlvLZqaowMqNty6DpOALH2oAIJ/+gRaYlJ71a
vyTnRhcGMQTGQmNB+2uh4rNe7l31VNaas6SDmm8k5Wjv5OidBR3qyG6+IJehHgKB9Sma0b9vI4Dv
UqJWOQaVtRX2O3+kTb9XiepHcUTnB6vWjZOOjCGaPeJ3c10w6/wYShQbHv0xma9c8UJMIi9Ngpx9
iwAZjLQ7muFUIlSoPtP+nCbksKgP52eFGtWW307ZzSo+WEzqHB1y5xuTLF4o2cYNfKzTuQKoOKdx
Rpf9I2/bZ64tV1ZQvYy5AMw0H1OMDS8+7hjghYGMQsvSjbD2pmAiJMX1Tei6kLe3D1aMFNG6GqC8
7ZU3nxnLmUhM2rWOohQqlaAWlR2qm4NY2+2M/m4UmYxR9TClKSF89bonyoirza95PwX9vOWigwub
TNF+dajkASb9RcZo5mSiAaverbg2edQWPDSRE9ydJCcvqKVALYOsbuXhiuvWcWcGHB8yOcc3940B
iinaQQnQJjLNJG7KH5fjBcG5DKaQXBSmy9nezHEeayvbLu1TWWEnm/WhkKYc/1lyt1vlMQJDtDNA
F8LkmuRmdWIUPRUWcqYfvenIfmojbV5kESFulgJMMngTybicdrVzR2Z1oJ6q/XNxFPx8MqMy13i3
R1H/AJa1IZucD1cX6k9GcXbxmB7nW81liE5aw9kiXxSaRGrrvXcfhywwPFIIemUFG3CoRxe1QgY4
yABLTDoeQvaBQXBGHUfBpxTCE1mISiikqtTz1vheVct6Ac0gEbXF65jEb/veYCxDEFtzpxVxAWNU
bI/DW6qjSe5YnLf9hsyxDRVGd4Tz4546Khk/mMUcID/oiI0t4tAzfqDWatsHHqr0i22EYADWHBhL
hrY+XDvpn1rUm9yhxc/XPJwSihdyyIF6kk5YU8iXBsuo5s3vCfWg/nmRDDwnpSpZ2GGW1GkxR9Z2
K5XV6+JunjxthUMlL5WtU0O0mB6XopB4VkyjM1AEOhW7ooR75rTiSwT/2DB1DCyFaF9TyZydab4z
u/dZMGR1gjr21qPGlGMMjmBxFQqbAoWaIH8DCy40WaQrZGh+zIoelqwyhi8Wqod/ocUDfbH7kyN6
adr/nR/M3RDtb+GMK22sC4Je15i/LiRRt4IXa5PliP6oXz37s2rVo7rC96B5YcZYAndm1rRhmKri
V76tWc0g6+3RQg2C5p6C333Xv+04b4svZr4CO/NpO/KOti6Ha5ZiMpoZXhM8ZK873X5i+mxJe/2u
iXUCSoKRodBAR0W9XOh3pVTBTHEWMMqGXtEIS/EhOKekEisEZ0gZanJvPgX0dBXyqwvJFNuxIRHr
pKyINcdRLkx63sZcvXuu4z1R50/V5V70p7oa6NwI4mizu79bRPGN/dzFF9bw9BjKovxK8pV6mEs8
BLsC7tEJGbJ2Ohj5FExskUpfJqZXkhukCecrCBvUmIfeeUW9lI6T4TwOuPsAI7GdMg7exg99zkis
FIyPGq+lo3IKBR/UufMPSzEqS6tcGO0r5LdAb2ALPbsu9TfgHFlcvL9Z3u0+ihOmFcv+EyVHDZy1
QfEz1us2EqItNHCxya5oOnzwl9YxmMERonHNCCYZJMjcpP72IkImXrsgGuMGozudv0g6XrZ5zNPS
MWhsl2VGiAcZth4zAH2JVtuS+fdQIp9WwQXgj2iMAkzu/TiihZ0oXqM851wXncFPeC2dlzRw965b
1sSTzvDrZJ89UKC7rkYL07Q/RIdjPzeKuv5FuMf0oXkHIxrTqyyam7qDtms69vXZb163NdcydwOy
LKrMYrSQVaFfkUgV1VmtlvoR2YmVzaBn+ihfhyTeM9pzzJECEhBkhkxAyNI/YrmHHAo/Zgwnxlmy
wsys9YczCn32WT6P4vbREImOAHgdT0X73rhVSNfYzclyDJ7P3n436uJIt19zLwRZl892Iw7vBBvV
32/tNzJKQIZpGXQwWiPhk9ukMeQgWWHHmpvzU2vIR5f87MK/KQFKxzBlh0Q8uDpBerLCEKyJE2Dd
hwB2puvSLgFQObAJ1jbFC+WaELUDb5oSow/tTSXVQ4hPxa2YL0s7cfoDwe6PaE7gISl3CMBOqjyM
48CEezu6QyuZ3BDufuwJR+B/oz1H8KBaSKyOoArjAWqqd6ZNQ50NiZ5sQSDvcz2H9/EhrvpHpk8F
j//yd2USBcAFu+CYVw2DGFjAFMn2bhNXSCv8n8NS/METdRbBL+jVGIGtRCQ6fqfI+5MiCEvqpbAE
cIjFuCAJXq20hZs/vAgRUMMTETaXqpG5Xd3ot4b9uCs8C262hD6rtIxGSMpNvZtXH2OFIwtFLGtD
gSGEo95Dhy4Uku7IkpL4/ga6Y/w20L6FLWyfnRe/5Mo/5gzpvdAhLEVUp14mfCL+2d4UgOJuO6/v
o+TYErsD31/qPgWDHV28YE4r+9/H/aumfcRRy5wASflLc/ROlKlkYsmgUYk7Q0qZLkn1z6PDUcrj
L4Ah3Ro6ZHWhJXgQE8i9sqG7iZ4rQujqywxr5PpX3GxwJ0Xve52rQA3ClFmq1Zd408bH36truU7v
bRmZ+WaquKtCqwvXrnxG0ZtzULW8xm69LbJ4PSnRDyLA0RiPItpa5tk70gJGtziHFro20+Yri7QP
aABmCCVPorUzIBK4+Txp7dI1pp2wIIrf/cWeZHXG4slQRmGMDLrdXZQneqB0/FTTr6MTMFN4m3i+
078u268es3s8h81VLwPe4bbSB4MMKJ7QsW3sLeVudzgZ9d5iaLpU73r28+mHxK7TnSf3csdXg9Cu
aT+YslEhfPGWFW3oDKVQeDSDG127nGjLR0L3iHxpq+EPX1WdW6thMSA8485Xc2bVY4Y3AFKOOfwB
p8pYXHLZAf4wdV3m8p6IEIc4/yug0ErO1YmTJEFC4x3soH9lnu6baZ0wgw4G7Bow0atvjbygbfHO
csWMwhSj/zJ33TBUQKaWXUVGgR2aohlwIrKSPRcW2pBXdcwssIPOlATMQAPimXlciiHEbQSPmuwf
jBPondLdR+Idihd0DimeANNQSK86hPgEySdQzpUPRczeGu4AHwfF/dpebJmA9zyRG29+wHIwZPR2
9CrwgVsyUJ0zCCJuik3/79nOJyVXqoxWRCOXc7pz7M84mY4sVHbneQBqUGq/OBHDtPFwSmZC+Xu8
yZypk08mGUE2BK+9mhIOedye/BD9+/Cu+djzTdG7ClrvFrphqp/Le01CcCxiU295H4IIdprTb17y
0yhsAlItrtHz63/Vyrh6xylGR+QKtUj1n7K9BA2l0OX2LmZW/MI9EvXOUBtCE0nOZ14EAZzNOJ6x
/FwOu84YkKI2UXTkpYqpARoz6MvhG4lXmDyCHoKleIV7inAzVBmrXeKRtl9OFiUns9T4ayLiJFiP
4fCt4BM65x8L4dFnIfJViQK+wq6s1T3eo50X2AwOVWzExzO0v43O14zdGd6l8Ckq5igxO+eUKTZL
zgmBL00SEcuBeg3KnkzZfskc1e6pl0/laezWiQkHfJ4qrOgmD0ltCqVBT4VkGXVjK5MO0/PgPJOJ
0sqTqp7/b6sSSCBLO2pkYcX4FQsCo1G+2wZV0cWJH6R+NCp+fGVeuUjAf35o1zKdODY765JfhCq0
acLZKZnhRvNyAfgH5P4BI6k0YFQl8x/hG0nho827MHMp5ScPYQrQYliaM/CLn2+sJNl833R8xZ5D
DI4n48mjMOtowVGduMl5Kb9i6IMxdjPbLNUz5S2xTvx2SxC1r2mtswGekvw/qL2l7Bw2w0BpO1lL
mVe6zXitmUMPlyVDeWg0NHzYCug0qEIMBPTmFQe6eit+UM8fgN3yZQX6pjDlsPYE+KCd9LxUHmCi
RPHOVwEUUjj75wyQcitghwkIrnUtzeGr7zgQGR2U4KR58P5vnYELfyjfBlX/hvAhEF3mnZY4uMye
SD1cfpBy66ggOV9SsrrmTQh1vRswGKGmIRlKGT71U8Su9BJezUmsnUWQ9XOn7ApGcVTRxHmggQAS
G8mlPdpkBHrCeGOZnsbLAQXk3fUKCGdkQrxEM0tXR9IR7IDJeJzq3RGWgi8bBtVv6BA2wqViZULC
QqlLK2p0A5JrUJ9I9L7o3wL5L/Cp+cg7wgv+mQ/v8Zzet5PMi/NnfPk0k/VRhK6HIcRNY28tb0I6
0CD+/RdFSmVf2kXen1LviaAWkfXfmZv5NxdGOVFjJWFGrPY6nauPUDJxCGtaagR4rE0hgq0fXO5b
4H62J5l7wQ4t4aJB1Lrv/MtasE3HdkPIWKiJBRGIINOw4DzbmrRxbA9n9CCU//3+Gs3u56Io1bOt
ssT1hDqk1+WXQj/LE2LFWqS74kwy2TpgwPF48bNQgpOAXwftw0Lv/1UE1b0RKoWziDu+v97yreLt
8NOKXp8jXA220nS99xmkTPA0uBN/FOSX0BKXbR7Qqkc4L/gmfv7PpJDYNgSC2q3mVrZ2cAVMac9R
kHcXv63ebu+fbD/vQ3QmkV6vK5kHoSO2Q3M98+QRd5EM4XxGaCrgCtlsbvQqWptueoZlgl/Jfa1P
CaopfanQb4ONsyfFJp+gnliYQ7dgITf3gcV8NhsGYl7EFnUShOtwHfqvqozJ9i+C7vndbcZOY09c
z0xfvnUAnCaW6qUEg3mz9PWjmuOGy+DwdxnVcVDAQk3blrXfUnFxd+NkAO2V6RJ5VZu8EKKqYwW4
j+9XTRVbiiDBLk0CHnM/wZoeiYvv2Aiyx11bQvSrjIND17xHHKVH9Chg14izqfVmWQzSp1UaNAjt
8iwfOxcrJ9+KE7twmWBOGH+ZnwHiMbbhIwuMzZSL2BinNh4peZ6CrPIy+QiNqGH2v0W/r8AgpluC
Ze5SYA0EcsHoH1IjyVOweZx6TXmiqRS3DiBez/22XI5MjsEZ+qgS6QXTtOlKb9I5yh6FxoCImJAg
mAF/Ymd0fVJkeewE85r5KckFJBMcGg9eE/4p1/3JgWqbsLjO1DiJ5/WwaggZbbIoGRgpgVsAP3eI
QGKthlP2yUNsO5QhbPIT1Fr/klgKuUr3NHEIhu9beraTcDWpTmO742G9A+kneIlQC+u/V1hlmrZR
0Z8x5TMulM1TF73hSz6gk/GxCZv/AF+BZSwfxMIk6Ii3K9cBZuo2Y7mkHn5U9+MMpBfCN7LI0DpT
U3CrHuxmaNQ/0UnSrXp1hs9zyuOkfpb47orupLaeS4DzuJ/Ts54Waj2vYE+t9qU5vejeJxGzIZdI
ebu7r7XHOwAkIXE41N1kONZGYUEFu/LEgqnhOMFFDgNUJlgQP82iRcfmZllEfyRwzPEeMDJ7+tm0
qc0W144ZyCXw/hLfPMX8K4A+gc4uxVyF9CEMgz4QsVvTHfBAEtxTgsCj3TwCJcBjfhG6rTzawb0v
XbFd1syKjXVGpDnrr+T3mzvsJzg/HHDvfEEiBuP4ZjtJnuRubSqD6l3013oNJ6WUVoAn057Nf0s5
drwPeJWGPkK0zDk7nZGFq7S6IkMrrfKbWeLrtvgTYrV6IZIRHJrvx8Koqwq+Dp/tgk0iWhVGijIg
qJTM/On2CjskjnfZEATVPRoupQwh+9a1CP+pTKHpDZNXInq/KGPymEWFEZ6C1bpWeBbgUgti/R9W
hMnbKXJdTKN0yIUnCHsbaGMqxoAMHk5mEd9r6V1hXNC53Rkpy8jIGeYCATy+Xxm2HOpWZUhMV6ia
azYl01bb8fqBYP7XH0qaIwJBGpsEJgGW8te8y0CGpljAZQMKZQ7McWIzdOW3ZDAZxBEeh7oV6YDx
Bnz7MHGrMchIWMUi9KVb5r7VE7/V01axtVB7UUGoAkpp5ZJIXpP4hUnpfb+L/TAq18VbeBW5g1Pv
CVQvRmYxZgzaxfx0M3FLavCNV+vNvdBkbIliSdpy35cTRMP+BgU3/AgCM6ZKuQH06fWmBzWyh//I
vnPJXjWGelyD1+x8uwrHU4QFUjVRlHY0rugwzsS7VZtdQm7Xq0VRwRjpMIvtFl3Ol+5GBriCb06l
uFK6Q4kxG1Hjn6qq0HAJbs9GMXGO0mUJiXRt+hlFddCxcOORGC4wqWXTte9R27Pb05AJCitJE+lY
IMkAY4ndBulQUAXlAVMXoM+YdS1SBfDAXjbuCPKSOhVuMW9kM5KuGeMTnmC8s1t/xg/4UAYhC5yT
9h7bzgOmW5gKaItiPYtES6qMJskvNOGfnq0xhBdctkqNrA8GxZY3Z8wmDzdEZKYBMdTl/TDhEc0m
X6ymPkr2gEHs2WE9uHB8fWTXWQqWdjQFt4jn89r0NSPXBA21ddIqTZgW2gZbP0toAd/EHhes4tek
CJUPZFvoeRrqgF9TWzOT/XlrEgTmJB5ZtmwCFtIP8n8+xi2inTma12Zks+AQeNuWNXLExNbOnyNf
J68Vhq/lo4Cmn3TO33IuBX+MRts8sK5pM7jjwrNog84rZqWHjFHTOQbXUb9E/JDu49KELXg3P/+a
VuerCBQmpysFyGSfv1DzdF1WTw/Rpgbj6N7hwnei/+PFOyH5SWfla6PChdnOChWOsiCqgEgPkDx/
+sI1kND2pLxqxMAudHCT31FTk1tYNXQs8jAEgcjE8mhjjVl0sPPGcyJXD7kUUJsocNIcQE6MJHwl
r6T+YcmrpeHXir2g1fP/TeZc54vU0CulaLdBob7qKgaecJGtIDoXGVcTjA/oju0uelYPWZr0OCTN
U7Hou7j1kZg0fL/VXkvmkvvXa7NxD6rpG2QqnqZCPPll93MhizTK+aopi1lo+IWxSE6hFy43Mfi9
LI8TcW/uAVbqbl3gClP5rd4Izk6mj9LZmVo0RUgGo9wJWi2NK2fOWVVK2Mvbay6vaVTSgvCR7558
Ygo4rNaKiBi0SnhQTE2PXP61/L4+RVhUoFIeqMLqDI02PEMIw0N5liijWS0NZ4q2v/fx4Gauezud
Gj9WMOsO5Dl0jd7xf0d4EcUTbC/Qr+AJsI31FUzBv8VnB6uGet3YsXLg5Sh8sYvW1SNu6cB7XNYx
Kk5VD7aLgXI4wXUOHEARmZkGa4FkXYDOliGbgj2X9D5GyX6P2O6NF2ML/s/LgDz0uO+SE6ztSpDS
X5pzhd0lfanlkgYqAoUNjQG0r65+lollmuSXtCgncp6eb9J0/mMbs34Uos3oRgHvCjx4xwNI5zX/
Sml7UEMmJyAGdB3fJ/UHIaKcTks24/2DupwguA5EaDAcHr0Edlp0S5avB7l+2oQMGv8dRYaCtVcP
N9bErvgouyer12GtpWmkNX1UgTpmCSztVHpelJ376kHQIqZ4MW5lMTF7Dz5YEz1bZ2KPW2B8WaRM
9RG6bchPOvAAtslPGnSj56CsRuzpOcyGkTaib4UFWifRa4KsM/p2CzFnaGcsJHEGPCyzyOuRwUib
Pp1QFZ2UNe7wyAndipJd8dVqg46R/MpSWE6Ll1Mz83yK4jCUp16OKWAdAP5sJbMoBAGLurAN0JAF
qjJIHSDm8AvHKqBXfsH73+80YgzPh+4Mf7eGzEMDeKCBvzTy11gKvRVxhfF5pXptmoIATCXQurD9
ybj6DzT13LAm8SR643CHur0nYRSCpMqtaDnhG7+97IT24F3esoZkMVX8Xz48LthuOV+5qWujgPts
lQ9pq60KnZKaUlxHZbNPq4p1w4pcbkRIC4Es4gqfB2WGWQXdEUSgjja/6mGigMPKKPauJQ4Hw+Gv
SK9DjVzdZdwnPpiUj1trEzmm1QOiMEGbOuS4Fvl7oUIvSsBXOrv04BBhY+RzK7nbs1s9dZm9HayR
gnUoSwoiJAKkSaK0c3rXyUOXN2wGSti97aX658/r7255y6oc2ArOeHv2cZFbPUCMSf1giPNNtLoB
sX2ondgmEemKqYjSBI+bOQx7VxsL5ncxob6zOJQ1DqX4KL/oW4aj5G7kF/9ZjTTFlb6tU1s5aOX6
746Hrx1vk6DWkXl21H6SBJ2bJBJo27CroIW+81T5w8Cn+ovFGWJ4C/LhK6NUx/+5YJa0jkIctCL/
zKlQp+XEUqw+XI1UHeuxUxy9ZmJBqEVTiVeXi+uZOVqovKTlSORZnHtedtjeFyi8tQ5vMP2+ctoc
2pCV02DdjRihtXPKN0UzawhLRACAbtynGOrWH1g/mdF8nb1kaYo9JV0LqeqxS7ll2Bn3OaXX4JIM
s9hcAFUpmBNH69yyV5gePpOjCWMzr9u6AN0Kc3NnK96pL6eSA8XX1VNxHh44JsWy25mRDWZURxcw
XYxIkJJre4JNUZKNfIEaSEylHL4ROsDG+aUarwF3Rb1GqJPIr1mD8RlKhAICG8xMH2OICc03b/CE
EKx1QjY5nX1c1ipr+DSQtpT1AqpDuavvbEua9HqmXBAbFM2cvch6e1d83EvRreXxb1q7KTIn2zgN
t5D0nayt7V2iyWNlqMSThHanBnFsAG1YcWd2vlIZu9tP8aiYAjzN8gKja3rezqDcdSoFaWPBysHs
9LWjq3M2vAIZBqEM8xn8vuf730u/Yy4mcYpz8L8cQIy6O+BPrZoXYiD5u9Er//vfS8xwEBEeUFDG
lhCECHuMkm322S4ED+5opCAgZ5Qs/I7jvbREZaY22BvLO9qqXdZBqHh60p7KMiZTUkRseZQTGnsd
+mweYXyWkFJ2r9FrPSHhKP/vXLFVarnaZYz3mf9wSqRqGFPA1ced5xZFOJZhaa6+IJ9nvZcrv2e6
wbAvp0CYJxVzu+/q0bv5h/AdlO5aZlxUTL9iea7qUisK2lJJEh6qCOAWX7QDpKk8dG7uVEE/Ecal
kAJDQjYGmqRDJW6ZWokMZnWHIfZF+IHFd82y0TV+kxIaJYeV5wjS14mTcxw4dOAvnkY1ODzayG+f
JmWwjaGtEw7ul8Hl5b+3qoaMtiO6eyjlXW0wlbNXOhJQ8Me1T+8lr3ujeTWJ7QwE0zIZMnPv/ULa
e4nHRjp3/MUPbADvbSqIwAYRWHAp6XoUN6tvGMkNfOIQqE9ABL78I9y/yiFkQ2cuJCLvGCBvD2bX
jAiPsPVVDjTGm76htmVFGSS/xbsNgeNMf5AjIR9vF4tMbJRIf0qqE8+vFYu7tT83igbIuF9uHoQu
5SH90QVE1yVm2bxzAyoENkzN51b1LnSwxUVX3t0Z8OVDgOjpcJ8qFflBjiXhIAUW/DtV/aJ6/QmV
q0Svv7Pv2UOh3F6IR3LA+QWz+TtkHOyUaYldYalCe8r+yqAFZ5YyQg65OKOPOm4WQH9ngHV7UBAO
iXl75aPXw98GWK46aVKH1okeoZpNUH76dyDGk7X7cK1q1VZJxshkWoh23FvhGUj0fmVllIo39uCA
7Mrm3EPwACt3UsB7V6k17RJoyEAQWxmNt3w1+uG3CDylSyzpqhij+bIpwSQ+Hv00LZ4n95t8zsej
7qB7jL8zPiO2b+eDO0k0nEFoMjkj9C4rr4V5p2lSaa4pIEvvJk5NRtgCNc/IB3J0ssnwHFpA+8IS
IX9rrxuiT/HoDn3to8HdhgOZqsdQnDQ8py1HD0KDk4e3ksFMkNSor+257BPlinTs/e3doaIkQQ9I
yrzFyShC9hJtYPySileYL3iaoNLZLyLl61qCAjJ/wnUO/L8UhiLd/boWjg1kV+rB+xH1YURaKmwi
LdPaOvFCRcrgmA9JlSsaGpwOgtdGS0vOBXQ0Q0FYPaI5o8W6KI0rCtfk/Ra5+5iTusI47ccFZJao
rIlNB/PojggV+TdMX6E7eL3Z1VlruHN9HFaVbvbDSOR5YyKXXE6tj47c5bUu5DwfqikKEtVXeGKn
rKWOfWvD1/CPQUgxSmk37tz8iaOOBHS/n4nL4yM99B6V4MCRbEEdmpGrinSutP3O1BR+IihgKfu6
wa1y4O36ml8ORlCUJ7B3QTLqf+2sJDVDvJRX/aZOaMDSTIePekBmy6Klay7ArjiLO5iWK4XT9UzU
aPKk5lOk4L1vCd0CSmKQKjKPfn7mOeYvQGk+3MQaqEO7AHYiThGBuuhyWLHhTRUuYdFLAR1VL0Qm
mmzgJHKD1LdibKSW0TUvwDesxqkY01xgkzmEy0lmp0kLSGVBAMOGLyetlU20MvhKXqvqDUJWrIv7
6LKs3QYUxCUFSpFKco+9Zbv5C/YYCbCAJpB6SoE6NUN/uZtN9wfo5+YfCreXQ96u9m1V/m7CFFDR
Lkc8Aqu86x2DncOwEEB6cU8ODyPVvSftqFSI7BifZpM9UzGhGRoW4kdkV6Hrb944recF8EYmvYft
MbwpeSdhCA4jHaawdLu8m7yb8OIeSMgTCfwF/Zbee2df8A2QXlOBRc3e3p9B9XXTSDnMeK8hikzO
Jym4t+N7QHmcMZ7Nq9oA7y9cDIn9AEDCjcG0giMZ4PuBuKFM7DFoK4WJhU/VgO7DhTtWpU/yXzc9
k/iTw69WnBka0Hxt45siO3WfRkNxK96+ZXeMDIExQdiYG7DiDT6ud9zfNvaP0FLgGBX04iqSplNt
eB0cySnaKsfJNQiF/0xWU/B1Fxm3opUCOOInpmWltz2yBwhhSyNOk5Hjs0OBhi199pxAiLEMEqVL
9oX6icHMnNri4Z5vK/+1qVe1FoydlwC2Zz+f9JedUQAZOduJBY0PACRXzjGRBROJILrfqCrPJ3dK
WWvsTUEiFSNPOkFxXXgLUEeYuKNrWptdrhxKfmH04ZJNi/W420813WDzSHDsBm2qk21RPS0cBYqv
oCuM2NR/vTUdDTUnQsWNeFC456iRVMOv+0heXCdgZ+PG9ICqem51c2xoSYrx+oqobelswauTpxIo
offxZ1UOXLZOVZCa7LD73xUEpop938KQ8C5wrgRYgh8LJGUzKcgHQWep/IThyiiK/HH3afUDFZ8u
8slUsXfbRgnO3GtcrrBusjypYxZJjMDuBW7WiiixVQwr+xPJVBfFuY16LG3pKDzq6Lp7L54gRHK/
XRJCRJ36rCfvAAAmk1tNkgxlwY0xBxNksg9sOCgDFAJNqV7zzSS476V+GiazCU71RwLcqWyBrAbQ
zqfi7/O1G6VSbhgmr6j+w27U3k/5uz3/LiZaDndOrwwvKVPC+IMZPRnLvQCa9YhoAYIo5NeimLrD
IfW17z1SmalysR2bg0dMnWM6vNNR1LT1/2hj5REPfkOjg/Kn370zuwWgGIdxtaIrA3PiKgQjOAvP
9/qTftm3xnP9H8wEXN1kSF3ga4Kt4h5DrOVpDVMPmG6nbYezPM78vtLST9lRWSKmLv0wUukWrmts
BwYIMBW6wdinhEbaPasJYtRMuWKDlNFT4zwveYFlG5CVnMK0+OCSeicKfKSJgn7FJdGz1HiehBG2
+3Z8gt1c4A0Y3l+w33OL45qzhR/k2xblPha6BJP79V9brDerCcuhZAgzVaXa3//weY+Nt9NKgLtZ
UxMY6YbMMlSv15Hl60AfCsx4aL4S1FcthED72RpQgdJdbuYfnqBC9Z914J82BPCDCTU6wI4m7uUT
k7goDpzlREXBUzqnITauBvNfyOa1QGU5fO+rrOehQm11LjdKMTNDS16KlLNkc6invzjz+kHIBcBd
zqiwvAKqD0YsU54kMofMMCZnRL6BSXoAIhLMEXZyF1s1Aazkdq0WRdxF8KyjW3fLzLuRdeYWya5U
NcJ4CMKONvuUCqbhivamhQWBjnBYgt8NQ/w7kxuom77AdmK8AWM2ga+ocsfP+T6jZf74mMLUVvoR
Usz8At0uApkbt9XBYtjwo4I57KItQdNBxf+Fbg3O88IA7eWyqw9+Avsms+q2RLF7dHFfwMFyrhsL
vcnpctJo7d63OAMwLkoXv6OQUOpID2wDcaDWVclwwyxZEYuCZrGxJV5S0YsNhR3UvaKGbRvcZZO2
m3qmf+5m2kn7bcgrqN/D7TMtToPrkn4q2q1WgykzaWh3BiIfZWtU8txeAuLqVdcG3pSVco3e1WrS
XB62wF1vKEyyEZpcxnqRIlb7ykO2UTPLEOpKHmI+/uklImTW2y7YHSwiXcFWWKSPgDOLSURXWRLI
t+vI9HvY+VNCbU0FmwOXeBiVQLNO6PBeDAVuIwzkDmHyjxPFMFYFrWcL966Kg02EPTwlO7t2RNm+
bIW0Tl+qLF1mpSQC1YFRiqpK+oMh+I6oJlRo7COy+ATxuo6WvZzFOAJFSaLK5kEPf73H12y6g4uY
C7Y2VGSmi84VYkogkBoQuHeoHhkMFsSfdPb3zfUS9Dmmfw06K0l//vfYW61C3m74Vy5uz3y5cTMv
adfQ32ccg6DnVwytJIoaQvNTMoLoMMMvzsSLp9+ohDveyvPpazSmVPbZi60gTYwl4rbNeI15xPIu
jkjBDrNlFAmS2U9LfCTo0ISHWGBznAeZpuNuQqltf+fLDa8WldItOZEMPhlXhZ5+hnwmZ9BH7/EO
3ecxu2UgZ92aaepNRNh22L8K0ZNBCCaEFnVkXeOFk+vh7ZvKMg1CnUC2LUuCWzPRs9TVmV+4GH3W
eZ8mSveSFoqex9LT/IwCsKjodrCErOWM/QnZyU66NJRW5WKyYiTMPBZj2wpz4jezjVrzzjjw1GJc
x/CRRhd/QCA7UcTLh+FdEKC3ogTlI/Ff6SJ174NBrkFBp1s/w/m95+LGYikAbovFBzVN/JNS3cvX
fKkK5Kaui83hnS6PBCRT6UYrSh8Pl1hVMbXux/kgMYDr/GV8h7uDBgaqqp62EisESropoZevkM8R
1yK7j+nDQukrG8PwX/zLA8kWwn3JX/1T8NhgQk2bafzKv3aGaz7X6D9d5enGAZyP71XZobdrD0C2
kZC+dfvCt/ajDj5XrmEec6g7vdcXhLXcBBy8F6pn+7Asec+H/QMswD2i+XEsoZpFZxtklmgTC2Mb
I6NVhv7NAMfMI+KZqqdbeSLctCpVs9yFy58xcVekssfRTg/wnshRluv+rgg54Tshn7prCReBP8QI
PJW9+AaBWHjhF0D0ZQx4NgurFDVDJTNdRUFFhUcM4hLJqw1vmUKY4o7onIMso5nHAbZAK9/jLil/
POO4uBRPXBMYs2dAKxz5Qa801LdwJP/2VVStwNAfU+SekttIfuIHucIDL+YUQ89OvHQ4RsFSJmCX
hmsdP/EdTbCf4BYcAd3w1DT1OXnYhUKj3mC5WYakchvNwgQDvWINNJwrUOf6WY1vaRmff8MTsSgV
VGkim3iMWa8RjXxjEM6bi7Qc68dWkbr/iYf7a9bUFDUNzZAymSOw3YZ/LwL82Odb38ONWPPj07WM
EC+cBXas8QdIw1VuLxS/+1q/NoVOBoFdjqkZA8FgdX+ruDKEC/ifHbzyft82UHhLJtmL/dEhqUON
MUFJNedv6dLxxu3GB52w4pCj4Iw2LNkhYClu0ycl8QDbG+xWzKeWRVefaIq+Adafgp1e6XdWoRL3
Tki4NnmZci+GeyMSeEor//S0EPvaEL0BYQvR3SkBTyLfSWygCKj23My39Rr5PyK/Ei8xsHWl0zxg
HWUQFyY3Xw26xHgxogMav+s68S5tey1q2GeMj0/JAdrc6T+R46+DoHZZ1frKJ5PN5oTHYt2gif3a
XdV3IJZGkyhz/grvmOAj2vjCmE9A8tP1zATYjpEWb77Z0cOoHcLxjvhu5nnI9q896WbRRCfPsd6I
cQKRnU5Uore+gyvGJKmefeR+2bFNgLVadZa4BYtdW+ZMRTttlWRFgyzpRua4H6hvxR3xQwXQNCdB
JvNHj7o34EYol/QYJ4yLEPR7CQOrVPjnrhIhWqjViBKF/Zhosg6qz6bx/a6gJ9n6gKvv6rOMCyd+
EqU0wtwHpvAIulCl+v6QoOYedEZW2yV6Fav9mhCPaC7+g5s3WF/WRrulGJGp61n61hYWRBi0NALu
33bEbXLkYFcPOSDiVZeqqyFSz1OFDtOBGZRM3VdxOpgyyq4WBiOG8CnuFuGabtA9qlUJsjmq8WX/
96yzzJb5XuoK6kFFqjSUaFwbRdFODZEKSADYfNj5yQzdSuxM8VuhLSL2eKqXzL8/gqU0Cf1iBJ0H
kTZZLZd24cp6xvt4SVYVBOBut3E5CtJQSzgA/vvd044v0QvYCuaiRo3U32p+uh/6l4I5zg15hIYx
hv2joE+C9pmKM8FlNMliLXLJxdRmxz8mybbrrEcAhGHmyjfS4ybNfdjTpb26qNg6VmUQbho3YEMb
yUX/mDsVSagBEXjGCvF5vucHmU8LCh3tHXX76UVEFo3qFpnYDQoiNz+/eXP1gi5lqRlT7fCLmz/k
RwCxH68QNK5E6HGQlwvGKK/UxmX5guMqI/3uVyP0a72nY90TTa1lpfE0aKGnB6uYhfrMn0vE7BuK
3L9P3VHN7SqC5sutCaHHcoVcf1jirecnjJqPO3O4PvB79on3/DSnNcTCXQMMWLCwa1rCo4YpB2TG
RwCY/VXDb2bZFmJRXSa8Um7Ak77SRgI9Gy8V8XN2t2V1ObqReO1RqfY3iubroHXGYAk0CYKOEBgC
Tvp+rWcvApm7D8ybY1Y55V95h3zCxL1M1AuUeodL2J9JrGGFx1bsg0GldEZFb0C9bKkt3rLmn8po
Ih5dNoFWpqM4p7RYJt/UYZPnJlUQVvih1OB7CeGhj8OIQH4ZNb5admE8tXr7pNw2HRu3p7MiG8ps
LnqdJKz4xDf2Rci4WFRfIcETiCaSbXklnjApDXWL49APq6l6ArwDR4F/QIKKVX6foFLwJruRnGnv
vs5LCZoVVDPdX/P75GO4ype3ACdNGVcdqttjTL3Zde3HYHd2FZeZPrLNaG6ZunOZ18oV3UQJITil
7HeAabcGMFXERxqTorH2IvecZOzIbNBKWheCfE0lyiz0LYFaY4cj9gVR+lV14bcp1h/MQ9vjAj4m
1sRZNkm9RV0nX0Pk1qDSiw1oItCcXmfjyzDEurf0108A2tsH5++kd98huRHm9XNjohWajxubzSRJ
F2ufjtfO3E3aHMSn2W48A6cTIZXfY2fsgF6T+lHLfa9Gl2/gZ8IYQBheOuVSVMKNYY4dKpN2/+H3
CRsUB/qOCPdzs9DqYy1wa07S4i3kUYiWdR1Xl5OFFlW9xnTPHsuJfrcP31OSLDvXs7EzgdYjN0Pb
N7EtLrAoExOM5waQ2dRy/GN9+mbXAnSbazqTnYB/hdS06loBeFq4rPbugDbFWl+MbES+c8/n1aS/
Wf6/p1oWzEP5Lw1pcMyGKW0pNyj0bsnk9dg0rwsAnv6RLtLtmYRP7PLNwdgRHIcPC6YU/k1RnvDS
I5ZpufLlOII/UADzDBavFRtM0qDpyty8F8iVi/mSbITOYmrKW7Nd4uWonFLFaJifZ1BmMkoeP38J
qloIux+BwuxcG+ge47l0EI0umUSc49atoGtCX5XCVXSuXY9RLV6EbE1powMO4a8l+lWpX9I3iu5t
BNKBcTUbrkxAZ6hfNixTDaXuU+kyjAyhJmnail6d4dIBh7M7mVFKDt4CqRlqE9vCvZpZS/eOHQex
h++iSOggGFUZ9JUka7HSvQADT1RrZS/wenXKVzpZ4Kqoe8TyWYSU48as3KLmE1PhSq/BuhYJ+kvS
X6tjci3uxCLo7KkdAWDVCy59+fA/efJXdKYPf9TwGmbrCiyLyiZotHCF79wPv7zYjwTCH7R1P2eY
Rs0DuovusyQGzjsFRnHNPjcQ9lT2JjvqdshCaDswQQwS2pWUxizjMyEiP+W8vwDz4nqTHOVm2owz
+MP8KXsZ+/gD+tRF37otJO9H1Kcpv2frAOQ7Xaz7KCyJ0XuVeZqKM6S9aj9K5QMl/NitCCpSrVQG
SZ/gJugcmXV5pIRHRuUA5WALTTfvE5Pd9PSl/JD/aYKk9VMvp2UCYOy1shjhUXkqYvRlB4zeA9vq
3UpEIzHvHYHQ7UMmwVucczZ+SMpdGKRv+qf+vszdWRySxzsFu+Eqw4efxO0G4iM646Z46z2ifS70
dU/Si4mvpdZRWnGkV91Bt+SpqVFcpkgH+wcr5ESvN7lUehjm1xd2F2KTrP6NjgIRXIBZCP4ETGtT
XIjb42qdxgWSPld4P3INS1TaGZlSXxTuw0KsaEFq4AU3qvx4ap4cZP8qDWIy3xl8J6n0GU0/Crx6
OMoKtTwEWqWkS7RinB2fP681BTdB9IsQ9if1njDjmAqLWmoY+zOJGqnlSYQ0SglMGntV8vH8IYp7
gRtsPPmtVGFnQHJSUMF/Wx17Mw+PDkmtHbIdMBygttFGZqvUTEBV635ywm6Al7kdNX1pSwFBpDFk
2GMpiJRPF+UK3tjID1VtjixKRZhzjSA9HhAtTh4W/jpHVwcGt6hIuD2j57HXUoKdEj2jP+EwoDbZ
j2BB1qKnk6thy7myg08LzA5z0LX3HjsiWHZX2Ezi+SqS0jlVOqwN5rdVj0KmBqCzCtjQABk+SUgI
j0H/ts+qawB+RD+3T6EOZr44QQALCHC6vs84e8LmLCXZ5IUnd+EjWqDNqqjFSzriuFV4ahJueM8z
v3uoGH6j5rns3cLaHhfie96iW/oDzTBgYiBz/e1yL6DtSb41v//bswZmw8r/AGQ8yWKtacRzQcbi
9lnLhAbcOpYO8MD8bIuu2N8Cm6ITs7QjiQaAwS6m9S2mLOccoqBKwIjrOeCL1X1kn3P/mzZNb3Dk
j7EVi3KBps3jVhjJniv65kRcCjwvMBPyXh6NQ8tJJ3j6MThWiu+Oorj+QFAkMALqsb8RoBGwRY3T
locBPBOXlRpZOZJ1jUZ1vLrjqPtDj3b3Zt+71kqKL5GS9u6BKbbyTMCRYKJEJMCZ5OUKsAGAn6MQ
aBErkid5Y5H96tpQ2Us57W5So1xme58vjDP9zvuxYfymY0XPo+7+IzSfyksw8lYx4xUBH0XJdK5a
4Cwv6ToAbMTXfSuYHdzViV2P2MXb0UL/t4cn0PYlvSEyWqy0+V6RR8C+n8AOByoJbcn54H6LDq33
cBB+ConFwEjCdjMhAvsIam0UzeSP6kbgGo5hfVN75cFbm8FpF2PxhBeGYWl+NgE4H1BNtxkkhol+
A502bnKRbvgWC8a307N8X6bEvWo0KUbySqadrvUcMGutw+PNpdyV9+OlZ9YK1BGmlWsjTDBO1aoN
i8y5laMdp5Icf0kER2P5SQ7CMaFYQbLItlRpIwOsH3CxM1DPhQJdFNuVy/oJ6e6uKTLIKuQRXbOh
TsMngDkoB3yxHoFXpJfwqkwz5ctWW2tyl1pSPslLtLXJHRUoioo5/mxSkZv234SBRvjtIC7Vl7ZB
VWhbs1Wt3cm41W/+by83n2iDyScDCIx5/4LFdup2gHokBCTZ5lG2a2izAWyYJJ1SIGV4XxLH8T/n
V7mxgoQ7oJlNsfRyGVCStYT298G1lF0Cs0SUdWAz2QjU6LQRF+fX5g8EYZhsFknjzDw4dNkBj9pa
QV8ksEF+D2rQvYMFHsDkKJihV3EnzI5gCiBS9/QDM5HYmbDiHCK8gP2miHSpK10XskA0I945CHWr
dY3YlWxMwI0c1Ldr7HfPehEcjP47Je6OWFgwTc3PdS405rIL1ss4PucckFXR2+pA6s9mxwcT4kIl
N60xCsB0W7eXprORxcG1wCR8746yXvhZ86daGJ8NoI6dCJk3Iu1TynXPaZH7SGYo0DlIGRr1CEhz
neZHJE4WgbzhtcAQoLFJE8jBOtViCNRH7cHWDA9n8YKjzEDjRrQLzkzFTJ72GQ7SO+uluUrt+eeO
1TAnBbxE+c3efGRAoxfytpHXH26ty72jWjmbbUftTMHCJunPjUbUbedaRnqN83wZyKUVUCcJcHUN
cVe16cWEPgipQpL04EMT7I054NJNkCTTzmT1j9pOaFSOzQ8y3GS94FovUL+wuc4Sn5rOnKYV9yat
SMMgOj3Ocxa/f6ZItLvHmKWOSJyTte6O4yPLHoacoz8yq5n3ua+ePH/barXDafmjD3k43wxJODgy
+SUk4uxpceToYVBbj6mgfw9obi7m/2Q2RJUeoLNsDRJma8oH5Fle8dnyJCoYs12UMWBYwxoU50Hw
ZsuxGB4/s9+WoMazd9MgwcZyLZs1Eg1HHvVTTaRIeQ0bGGQ2hzX5dpuPbpbsTWwlkde4nVYFz4CK
cqBmF9ilrZ5BVGnVOX+3Su/9ysD12OTPIjyEuKDAOpoJ1VEY/vALxIsBWfwToPHrDWTuaPeOVyAB
cEChBrt7hae46ljj3rRlqcbpSFzKrR0wGqo2qfHJf5KPBxCpzL4A+r9jcIZpvRsvZY6O+0DWMZbV
c79vdyRfuQkC0UC1QaMqkQFWhBsTI/UlS3SXQj7+mZvBc5bxA0PSk/RbHIGaYFB35Dv4mBjywOzA
BHfAZ6+vCMpDovrLi8nEmbb7V+5OnhLgwSsKCVclAG9a2oZg1iaRZrLHPPPn4f/mBxam26+FGZb5
ri3IRU3ZN2UqCSbootPovy1VIpKLR445rTmIFyk+sr5/iBuhgwdZjy1V9lw0ImrclK5WsDFyIhb7
1lq8j4tSZdHwdAgwNCIvC1BxdghH1Vg/YjGp8q/Zc8QhmksQl+4hbAntt92LYHtjp0eXb6n4R4Al
I+brUZ1W+NiGqnQjWG/mwbe5xjtWuBgYnOETFWaQ1tyoulZaRwo7yIVGMsv6znViqfMa0liVCHYo
JG/P+6qYCFwZw7eVJBq7veZSBFsEzT2WkFac3eEY/lrhcR9AzQCP2BD96+cMUCFlBQENvKDY9rfc
oBwppclf+ZxesjlEtKJ46mnrlGcZELk+/l0am3xSoC8vhJ0n1lyII8G1chkoNTVvqK7N023zzHMs
k1gANoJlIlZ8MZsmNJchAVfWNsf+Mi00Gv01ZNH2j5Q3P5Wpp54550l1JN3O6NN50+56PCO9h+ai
u/a9izLk5glZc8fhpKLlRY8SuLYbkR4tPI7qrOWXEp63UeUnqhTGzcv6gwGUqoZ1c/H+QJEG1t9z
v4/sJ02wbu1RWWacJBlBiy7iigl+aWRrJe/0tEnPzDoc/YGAVwE8+Y/OabUdLiKeXv/HegdZ7euu
0mLH22vI/x+2zpkstbbEoVFwUcpm6KkwNDZHGlTn8uwEUdOu9plRozZIyV+zSgsRm/Sj/UinYe/+
iyKVEjlpW944IrwGikyJtHsQMXQdL/IBP7uuyk3lbqJbpRir1RqnAuHjyyR8DalIww5s9rSzN0ih
qWxdUpBaW3EEfbyiN9lTH8RcINw1ASsRSU6gGkS4RY7Y6j0aVTYhwZCHjiHSjYtItH/j/ZhZ7YUU
j758skL7N/Fc43CLWhZZLTO13u5AEU6w7ri3zHBL4OssGbD3pvIFDY0rUWCuoYe8iirlknwoULhH
LZKwF84RlpFoxNRLkOZ6DWpWBYKMRVi9fbjcnnNsvDoeR7uH7NcuGO4Ozcj/bjHIlErl3YUTZljt
OzNmbYdg2jnF9ndARYA2bZXg7tfHITOpSrrAOk8jPO180Tnt5CJ8wG2XtqEFqOzRnuyGo5SW8FfX
E0ieMPlPCDHOVHZkaU7qsYsCdENiY/nOCKFifGnsbaHmMWhi7XLDHEKqHV+kh9U0eVJzKvMIQ1TB
/DussrC5ns6XKDXO+3nkVK0vdTFjzPf70Nod6VVG6ScCw39UhwjObbPTPwMcdxjhcD7F0aUlzd4m
I0boHHvvJL2QoH1u27lcnwint8JijCqF4nn3hk2blo9DJkxfs1Nv/nNoEYY0mILwNzOArYvIjTJ/
zvCe1VKZYAdG7ASIeNQLV/W1DAIlv/aGqpOxqSYzPDm9Ulq6LuUBMtbmn/LqjqKvjmBnxXdSxyuk
PPQTXOQPA1ykF5ZsbWSe3IArvPWlTWUwuykwqyrNV9JMLBnd7NQXAe0sa3UyXWGnR3RbbNF10cFF
8t7kjVWXMuhZgEdGppIKfTwxOGVsbe0WgfzScgskX+yfMhhcEL0CU/o3J7GriUrVeQhOhNUuTGzO
4PnLAx9sa8hs7Nfmvv1XR0sByFnEZipVAyDNL/CoWsfUaEQeCN3F8vYynaB6j8K+8rsSe0ni2Xii
/wKSddD46OmxG6XlSSUs4yotGSU13Tzejfpur/kehYoQecWQlOxMfVbV44i4aRf4Bxnd8+/MfKyK
O6PPngF+yG3vkWmedR6QF1YKTWUdr3U7gq1TYcW9+uQUeJIGI3uVbuhsGZI/9lHD5WkVJuZyeSyh
/kO0Rt2OfnE0x0Etsd43cnt6QB+cPxE/DMhY4lhF2YiPH9CwFKrzpvx3f/krYUSCqWztXLKemmHp
sAJ4R8Km1fPRt7WKvVA7hh+xiye1WPpguk3Ns0WzCzCJwiDtHkDPPseh31n2yHkrGiVraGa/KzXA
f4l6Xa/i5xpvTZBiXHrazJqHgWgI0AokViAJvqP3Re2ZZ8Q39TOsON1u2Q/su5VRmpUGsBu7Ujtn
bbPQ2idBOF1ycaZwJ8k4kJDIYTq3D5hJXdCWoEkYh7jce0z24CIia/BAf8DW42TXeP9Bu1YZ2CUs
ADXIB9ElTDFuvU8UDZjWDMWqZOnbD450nvDzZD1fvgvqHaMx44vpicnmM4+A3wfdBpOBsHKnzSaP
cdFRatatz267jrtzH1lgXbitywC+uzHM4KFVJ1zNqm2tk2zlXOSD/+WjAiluPoq6mTxIVLNTkrs/
JlmRzQyjsrSbfLJDxrWk6VNV0+zkw9po4Ycf1/OJCTrgT9iJOuawxG3PWzs3hcvUgv0LfjpjWayx
Wk52Jtxcy3jkdCShypVANtb77FzkEkpBG7L81tFlKckjdNDQbi/1ZYmVIpoXRdqkQz7uz04Ydf2a
hUVLmgTSI9x7bo8ySQu+iKoBqOoAdPlNAsjtAzcl8TJJKTUPT0U5AY5Gw37LFaESQfn1WEbqQWBi
8sbghkyMciaB6aUZ22dTGPOXrh2Ss6sd1fHPFVYO9fFc6oncPkFJWXwxCOIrjaFwtVj2IiAOiGrb
9jiQ65PeDW18KQwy4tHDDAzvNC3Lfj2Y7JkA4ozLUWEKFJXdYhvaj0dSvXgCnbk0Fs+eG9C+rm3d
rFuklIVKJGCmGaRZB8w5IVYOPXsg9/+aAHw9T0GVZuqpfdDTkRpym7taKbxrTACY4DBmQnhH71RU
CWVNLfg2/qk4W4dR21UQStJFtX1TczxYGVnWJ966nbmMtKsbydWjPZRbhRT5GZvDr3rjOe3ySq+x
t4rEHriXyOCYbM3qCzval0tFyzlTau2wB4s4g80NOCXbuc5QJJbvHMBbaPA9shPJIZ9IyL3dc6zs
XvIqsP1iUrO63wDHuhsNFvees6MVe0I+qMaNHJZNdfcTjRktBeSPUw5ZcqayR19+jXJd2//RlKCt
sZsrvoU3Yq8R3zIcRdstm5nDWwTMOGjzQw8xwvVfPg/ue+LrPCg78D4JTF9uHypCzJt32BDR68ly
P1VDsx1MFjs0OsDcuFTZNNgpO3hDGFwIL8sv+AnDKWL8IAX1allOcxJvv2UVOI7FhcztuGeSN5cW
lzkcFjzol6JYda9fk/GEcm7et5wRjAMQZmmVjhbTeo7KXaoneQ+21HMK6FxOEmxNiNSkWquuXFM6
KUoGbKVoepQFwzjzCBxG9JvcZP8Y3LrK2uvAgLSjBRdZEHStMX0/5aZUpSBxzCd69PXLxRDA1hDJ
TZJaOM98GU+n9m4E2Zi3/5DhaJKCEccl4WA97OurWXQbrkdNN49rxxpAJ3naaqiTw8nVVX5c6zR9
vKfGJa9eCL95sRdCSX8FmEfdtOkJj0bmSatG7LkohmgWVihO84KMfCavAfwRigYqSelgYX+p8ldN
f71lLZqUm0Pk+9+JwkkfDWe9leAA0reAZwcUp1kBCCNiqNfIQw+84A2sL9gPkJL+d1vOjRkoPW/7
QC0cNV4PTT/RMGkQ4s7A0hQP3+6ema7vLibRRleAwX3DfN+qqk8UnwdstR7kjE3LmzBlhD5q9bb4
7W2amTM39M4Z85WR8rqfPIxijzZ//lkoZ4lBiez8mqxb7qN+6t/UWvhtujs3aTxRYA+pSXSiA4eJ
Nnooefu5tEHVx0IjP0ZvdZj7O1UTtbS5PRIU9846lytzK6iBDilL/Dv5RcvHFRLTE08Mtf1GsIHd
smKf30Qe4UW0exELtAPy0HJW+AUTYrPwHZj/nrcTs092KqFKJERkxUeRAqxnFgKaZ7YxN1YJWfLj
g4mk8t1gm88wODwjO21ZFakP9uQo3zxP7mHjp0SwI0E8aDbfE74emfq5y97lsYC7+n+wwt1Q0ONN
2NiEfSK6qOn2jh49sWb+YvmDA5pHLBSLQ2wS3eGJT0VHJ5XhylvNCUhaDX9Injxg4a2I55+n1e5y
wYeajxq586c6nSN3mIw+Gm0h+nZIhU/D2QGctcXW9EZfD5ENtbK9wFAHWL1NCBr3qUjq/vLLjMbu
W4S6FdV+iXj/yLDda6JwAmr0uZyYf8sMgnpxWdZDQoEqa3LDVwT3uAP9pMJfFNp+OnuMI/M8DbNo
R9Nz+rDWJKhCFAI6mxNvzPOvvZ9cb0rcenpg6jA7YnjSY34uPRCU2+xfhujUn98Lj6IVKiu5UVrU
zLFMjLCDm/AU2H4sPuMBGXGS1h2jiJ/dETn3A4me8/wkb/RUtFMyTzODTrP1HYPrFe6oz4XmOMSI
IKjFPrJ/wD6CfUXi5+aJKDU024FbaJrVd+b9JVMqx8CZXXzdBqquIRLcCxE8qlCcctvBY9CTMRDN
SM8/LkgJ+OxmUh2IXo+FEqCPKV5qiuYgFxk3l1fyIO8pwJA2OgB1gyJr8Fgm88DinohYXKD4LbzT
zaoNrR3rmffc6z6CJ1h9T5osUbAvZ88k2bgbFUkXuI0obAWZxyK3EAsOUmTFzwFwS+N5gpZK6hAj
9tcCqy4TKCNKoRou3s+nH20lTAIfcZQJI7Ei9meE+sigyGAg1KH6bmnmG5ehOI7ST/9jZD8HaeBa
12i2QUM2d0CqxoHdd/fxuiciuzrAy7B7eKPvSNaZfri8ieEGe5fFITMtzx03jfxWMW51FRjt5WDt
tp1sQQ4O+i3dhK4RkTROYdGAN2cKBEqeHUS/lelwEGLHmC3JCoj3ECJDUdwCsBSIgW14zSfgKikS
nFVPQd5aKnUdQhimWwDBp73t129UABYr9BXKzcXNpLhNUot4ihCKvu3Uj5lWOrwIZTzcPn5T99b1
nCK7C5el506elEpDfsjZnxWOmzdbUy44bS/lHUhYvVM9z26CGMMAHUJ80IIJvD1zlUU90cvR7rdO
jf9zRyfYQkPiNdwsjqa6f5O/wDk45ed0HYNo4Kqr4R6UqlHjxL2Omso/5DbbADDvJDZKCkyVEyNa
UMaUbuRg9GqIjGfl2wY+2Vtt1jXe7Qg3ObOI/nk8Di8L0hh/qX4saS15qk3BzubQKnNdGV46SNli
HYIWC2//sCqXI8bkaNnVDLjehYYKZbP+tuGjC4wIR0BZELhnFN+u2Kmgg8pBxy1a0tSUmib8UxkL
cr6Cfx8uxQONSRTVhOn5OLg4fTBhsxLdf7ub81LctAgraqllFP3HzPrsLIARJq6dmMNvaOE1yzLH
96rbyRb8w7mWiWqvQ8mvkv57WWZMl8l8kI9XQVpZnp33qf9XjTIzaY2NVGI5Z6HU2oaamd1xc3de
WLWRKSBA9md1tC5UHhKa71Vx+Vw+3BYu+FqNC+dyx1tMev3tYzFmX/e+tJv9pNS8yRsjMwEqChyM
IJ+B2u3FzyUZDeE12lggyLljL52ocJ+CU1cHlEODgSp5jNngDZl4mcyROYajOwoPcaLXTrWxVwdT
ULXM18keF62DhNUjVabHlklu0JBowlHxSyWKoiFPT3qsl6spLecf8GcYvnQCVY6eTO+5kunBTdZk
M9yNQJ4BgUg26zmbzvl7mO6xr8km6XsE7E2cR0Hy9fEZenqwIy768C9GW3ospRdjWoP12CwS01+U
9zkYCSeBK77YJX5PmLsf3jHY1M2srMyrALSf1J4Ki3zFowxzjoqFVOj38FYHz7YPKmGfC/H7TKvJ
zq5G1ZagJwQVUQjgHZjBXo/OQcLxw79RPAH1DkXp5KsUfI9zBpNo4kogZfMlR/7AlB8e3iaXu11N
CKYT+RESZfX0dgIuZzVmw0Ok4fkKa0u1mr/4rgtgzhFa1+V/9k0OpHugpshiiTgsaSVCC8on025+
0m9p0UJeaTv7aklA9ELbC0Y4/jAjtwFCLtHnUIP4UcEbrUFrSXqXCb5XM4ggvzH0YC7EuFEHW9KO
A9nvwiMuGP5eHBI+uqa8xwxPBA2aKrCLg+2WPom8DnxVxMhTBLSe1EbdkIaeG+1zjf8rYjl7t/2z
y7uRqvUyz1w1EFbgLDef8fntXZSAc38Vvb4GC6aEQ/YNYSbao1z20/AvnMiWmfX1V5OHEn9cMGpi
P1ZwAMfTRA8OzI73Y3U00GNeM18KpxsHa5UlX6+wjUulDghlQjD0o2tBQPoezA3DgG+/h3LT8RMG
ashqyVktMctDp58Y63fAGCLygE5d6tBS7HGhx5d8akzwekqqX8gB8X6OAmLHPJ6gCKTsKNVRQRCm
uRZaroPPh3YYECGgfqUF30CvnIEaXIusbAX8EhpzzkqgKsGCY+TWq0l3PQzFuJ6PanFFt9P6UkoK
pDbzvpdzpmraGYlIxYsqYM2fkHJuhojRT5Lt9SaaEl+ZgCdVxzxJcKeLj4KeSwWUVi5LKhsCaHPH
pSx3VUeZp0Hafby7fQhf13fiJbe9tsJC3LLVLmz/Wrvc5KY6m58RGLaOJU5+CovmGVolcODj+fPX
TWhqD5ZiZ6y/DCcfms7WAX5JnSGxm4U7rTldcY2HkV+hS6IfSKoTi4cyFJdCUmm1/HB9V0D/8deK
6m+2XB7mUEOIatUzoOFcmZ+S2w88fd78oOCBfh8sa4Prf6Awep0w/WC5w0ckofsKnAbWNfTcVa2e
0nxQXTU2b32a6wXHMGoEHWoY1rzu17HXQekN23JnGvUH2eJOsvD5mg5Zui6z3S+Sv5iuzRmrDHDg
YNUev2MmaOHSkO5poTWDZff85mNJZ8qzsZHIRwgY2TCPh8WmPcGy3wxiyE3v/WWFPKwphgdn41IV
0A6l9fm9+jEXtBjEk+X3TnMT3FNxfYslu45GwIfcwVK8RxeExjTdvBmxU44HT5S3Juv5ZBem24zY
zJBE5d71IDaSvt+xwqMdyJHFN/zM2rtfRboOOGdByPC8fWckEKhBX4YA6Xob6hqPQFconQhi6Dou
u76OatSGGsHzRYjFahLknqbr7QnBVISnrwLf9v+UvgNmzAN+mu0pP2hcfYc+TpmbdVhZNSMiRdio
CAgB+mYWclsKlWxvEFLpkdK2zswNlhQcpHoifaqvS0T6DifuyeSurHuKkiIMfh7TnI/BlDUHblNN
PQIzbByVQDZ7sXpOs7S5lBbXINAz2Y484jlUi/rYPSZwuMc94ECSGyIEYOtYZYNMVZQmQuZ/5iob
TGz08cmbI0qsK4jEHDyeRzCcDHSwut2MJFqnQEtEPESvyLNHk24S232SsL8r6eBa0q3ec0b7VrNQ
FklnmctEi7SBPV0g6FYeSi74XyKctmJ7XkVwqghEtciMfVTfMZJDmGQA5aWpBOBJjUdP4+T5bs+1
3Qvq3ztKTc61P7jQ/nBYS3ea1S7bTBa7VDePeegPGwUdjMj23QEQ/ASd6ZZG6e57L0AVHJ7bBQl2
gGp2zEaT+iq/bfTqS5nCYFIbGtC5I82l8GYB5M6bEdpUP9RSk9Sghr7WE2IFqvNhYbkLGmBovnAP
Acqp5lV6hLPzfnKjyYCOxaBcfK33WzqMlqLwvO+hv+apudh7rjAyaVQYPP2SpYRj16OuW1vgb9Dg
wSw8R1OT/AQHtAICGXZnCu3fwuyoGKysxougD3EYkEnAPTwizowm+OgTQMGpCnt4xjGSnB1pxhO7
XBCfm9/rnhDXMBIeiKlUHRMC2zwAdqL0Imak6hCehGQNvZWkVaXgVMYlpWI28uemVJ5TIy06xOzP
kMtCPEfZPvAbZmgr9z58kuegWFUT5lJiwTVbLfvxDi2DDOXFYUgqko4uW+s/C/XmtjpM9UpQp2fl
59ClZe5URsiQSFv60zJZwqj2MXIMfUOq2Ofx7FPEZBpJsZw8f5tKYBWpvzjmugQp1+8JJPzAlxB5
3d1DxAciXE1oRmt67DBvgtUOybuUw0rZ8xAOBJKefEpQKC60JUTflLJTYBh04dZz6xE1mfU4f4cR
b31IyDXBWWVL9LyAc/oiqw/j0nq0rnnh44VIG5tT+7VqxxEHFR7N2at7Wc9w3fpd3i7hmNFiITu0
L9DFknpeO0fNUGZ5DooL5OfhB46mljAZ9AD8JUOY4rgg5y17C8f6thFwTHKao26HH4m+rYpBlsMu
hVnoFPk5JPpec87yDSAd5sirH78Ee1JFHkLKYgSZQ8nswKLD/a7J2J8tIS4FcpOg/XtVLF0SncV3
zQ6roWaZi+OsAf6jmY6XcKWS/PpuSP8VgbbK+UHIjBbb20P8VOikzdXyGG6KEKQ4e0Gkqqo9Oay1
wrIlmg5DCqYGzM5xD9WLq/MiXKNZqhaz2eNiTA7vFWJqPTVeeQ9TRbgQBbW/BdQgB5nq3Ov01tAT
I0y+SOHmIBgcD6UwylZ+gGrjnb0mbUry/cLvkZHk1OE/hwYQ5a7Ll42frV8xewEGqNCtSfn/vFuo
XMM+RmCswdB/m+zyyAmSBJL77hQZtxkENhPS1wPCjPbVKn5D/Bztqf6EoZakOrDXNjzfbz40fBbI
mRNsXMLKizkrEPutjjfTYhPM75oXvoIZWawZFm8Am+adAS2xG6+cxyjGByql3C1E5Fq4+j/id7oI
GhvxgruKhQqGh065jP8D+gB6iPEJVdguciiGjby4dsKkGojBSll3tbx0BRyqaoQo0OBtQfc1XZTN
an9Fo4m5OPgnuv75Y5ql1z2Y+5OoigkVwRldfsVO8wr9j4E75XTqz0eAw/mnGT0XnjFHiHbr8EOK
ZHDRv5aRwJ6dVuY5znb6B43pMsr7NrMJQfggpg6KJXe6ZN1qvLSVCT71eK0RGd29gXLcH9y5sIjJ
tqi0jkjSpXAQPRawAfp+vLmYOiti9A+mkXPQ/UHG/P4swOmVMfQOiXqSZvbnxZ6CfxHQsBW49TYL
a10QEfxqUfIb3XK7bEC0Xo2N7HajaWHN0/Wv/RKWwPno/8m0Xan8HF8pQCza7zPYCam1DVUWnniQ
26aNUybNebC8r1N6kSuBIFxRmI8Wbc1wBXIHlBAqSgcEgIRXtBx+suxxAk+zZ18Yx31hD7aNhfck
950bc5/Kbm6Uy0VtXz/SS/JAZp0GE9rB9EScHjH4CqR7LCpCPG+u57uQjZ/plnVZZ9G3mS+cUfN0
magLfhDJJiIsRG2tBNhpE1e35rZ1euDz5sEVGia3hGjGNIShcqxRuxVvMDkoAmSV1wL88mepH8cA
eLeLlaoTonfnZc8c/6ete87mWS+6Sq6rpj8oCzz0NZd/YUl7ShMGuqbG54bGjhMn58PnKqFPOJQI
vaIFkX0SnIidDNZkpTJCTGv3LhqJ1hK5ujFAWsNwFGYmyCTCQw6WIWVnnPCPUSuKq1+4xi6F0JFy
FLzvdgL0KsMcDc1Aq7Xe2MGs822Y6bN/bFEIOGjVVgqKkokkBvJBOd+1UGOU/2+SXWKronEz95VZ
n1LHERxW4U93RIT5s4ECEAmxzYe4GmIULnUf77B+tBVpCYQEQCYeqv38t8N4H9WGYbwY9Q2POCz0
LF7azo3Bn3DfZmNonJLPqa55593JsdxACmFyWKae1Ay+DOYCHgfV3BQg9atdN5CfVYU5stmO2Zis
QVGRZ4g9C3W2ksB0zNC1O2UjqR8ewX8WUVfYhpW5VXDTrwHCMqv0uQIMTLEKfX+vPEWSW7iy4dSC
/SzOMFZ+2WYdpHGU6EUm+0gm+lAhtbveaMjJzkOB5NaeN/UxgOWzX6jTSOXb7qW29bcAzPmfadFs
4889oJG0xcAezWHPvA0iiG9lywgegEWbAeKCuBqy9TWt9n2XSixA2vv/6rMI9a8r+iyFFQDVmJZv
U/cghU21YzLALiJxFX305vVymEarjzTK9vfNXZiBNTRpqD8r5xEsuFXQswHfsLscLhu9RzG3fER1
f5PiwDp/cHRRJaR02dxzaLQ33LCdyoGAAkTIz+rGD2V8TuY1CKl4maam38Q2MxZJpcJVVeVVXSOF
Z12d6fLg8sin3hBuuGCVgN0IfMe/jV60ZXlRVSP86vf78DwdzjoIZl7FjRacdsxWtbqSSFXa1QRn
EKbkglk//CyK6s5+ZWEzRQg7ZoHHnNInCOuW1YQd25IiMpUpVt2+szdQ7y+jM+YjO9e9y6eOGAT8
Y2fdp2ooosGC4FH4DPOYPRAWd3Yiw0Co76UOAfknjAHQjLyjOW7iJ/3kPc74j0CunIAc1huNgMBe
08aG4Bt60hbhIX38QmKAahFAAtEGEAnSz5m1Nbg8+mQviqx4D5fSzdHRtkgfPrvSnKg2yhG39HPK
seoIhy8JIyI5n1g9vxvf5xbmBQRVYNBQTHblLjNh1YOcJeGorDVj/4nM0npaMqqSnFYto7+3CFsC
ctCQjydSfGugLYGngzODGew3B0TwJstQbPoluehXB3T8nytzxfd4zvVE6l1CJYmWvgmaTPe4acZ6
8EaiuBtpWnkF7CrvdZNOqMZVhWRh6BCYOdftE8mx0/VNWvsiMTbd5BtZuU+eb1x7hi33Hmr76m9v
VSalIqTUTPCdKv31P6UY31ExcmEXeaHmxG/2qekPJkZ43b5Y3RrFu2bmWzrWHySzSdonkFTLuEo/
TJSY21cQIvdrUnO6seViIGmeT2HWhYyI5yzj93C4HS9CUhk9P6afzt9X11JZ5qrDwBiU2r2cQoEP
CXhBTMjD0iDmaiT1LGzXg2rkRpqTUU2FF0HIczS+sKqIxjHOeMCyaOlGJ1PHlYkLw6Na7BY1ul20
rTW6z1yJWTUr06l072s5u8P8S7UhhDL0m1s4PTMxS4wAKb/N2mt94XubnGy8khPD9rnUSz3Q1InO
CRNTgie2fB2itr6OJIFm07E3Yj63gkk+uU5wE542jocpsvnvYc6QUAREcCmFDpi0IdfETqwiUyNt
gs1pu8AZPhdvNnAiN6wnikULcjVwt3OiOw/c7fmF/DHOCt6I3BMHjFZotFHRWBv1SS9YEKGNjY+r
uzg3EC9iyUukoH2CIZ5FZLBz+X6u/EmhnYNGF1X5Pxa1KEKL+FPPEDyYFp5VNZ++0Ylxmuk9gMfd
K22Yk00UQQ5IOtNqOVa9nF0OoEctK5LtgDafj+p5TfVRxUr4751TWrjpikYubrODnAHWeRq+qHBi
1l5K8ft3lGYimJe5dGBA8P6q2ITGzKPBLZiwhX90nOuB5e/B7egXbXXgdlu4UT8Jtqs8Ehc+Dr0C
z5GNqKQi9gl/6u9KIoU+oStbyUNqXaiZ4b69QB664hVxr9Hc5bMuOIMXgMe07d3gr4fPBJ9IoVtn
vftg0E6h8X+axsbmmFUrq28QkbnqeL02nbQDfleUbNdNkF/KnsasKQDd3KKtGrN3Dkq6tB9rjTaq
N8g29gHLG4eWldUlzQUlBdbqDMjhUsDyfU71btJEwd+mHZxH2Ami+vOhsaG/UsYVuLHRn3ewVv0l
CRcJUpYVjT2WvHuV67TAlfnPrKmqbIJljKGnkRX1kbwLs4W9lE9jvrPzq3TcJc99nja+i/zyBeZM
iZZtBaCHLs/4pNlLTl9WgftjL71aC4I5Wj+t97qwTipT+Dn+v+0d2wtz6uGKAAiyn6AvxhfeWEh4
IV778HQjPvuJqFa7rK+NY5EqjcnAN/hUnAaw+jXDpFUcgwk5sWlDAP/TdxToatrWiTYH/g0bL5V+
SQh/k1xdjwiqah20yYeUooudv0CnooO4RxOHICLReUo61mXFqL94agQ3NWsbMSz4MHDPMYqLoWvy
t0frKvm5LycY0PMk/8HQZVqKnxz3ZLv/1EGRVXdPvE3TlrWHeQyIFDWwjPHqA8ftz5rWS+rQNvcc
4/0Doc9WP9Xg1otS800+q8bWsX11fh7iAjO9AmmQ8QxptEP6O+Gi+FvKPUkiYqhCvsnQn69sDc3b
VI/JxEFbkPrVZPzay0mLxeZw6akLa6f86tEb/MYXROrDU8L6nmBWXxm1Fs7BXYw4gps9IHEKI+Q9
RBKEK6q9YYPB5OFbb9aMlaTYzvHCdl4qpSusHlgJRY/1ZFbOaD0OpmX8zE3Q09ZETZ3alIYjjDfI
iH0A0j28pSMTgwZuA9Rt89byNUfH1vbGy3XrdTYzyWMDK/cv715yZgp5wzpR6fLOxjbGkeiSP6jD
4VufK2v81XrVgLC+m+g+77wVfJb01maVufzWKJSbsnqk04Ieilt7uKbgjHh9mf6eOVT1mSKlO2EW
WzCI1vCWkPpJvzbV3mT9ag4CfLDGali0vGDt97DrowSs+9+iTcFJHJwF41L7zChgTCU3mD3p7QHY
Hvwc2brdJEg2ih22Eea4f8iIucQPbg1ZOVTTYfRpJaCvUoGmfL+XPRj7h6WFQJyeX5+rWDEpSGsM
3rVOC05Lgoxb0gwnaG7sXSvhuP5bdwND/HEwge0G61ziHJ5SDbV+S4BJLc9xjm9aiNaFBQN3pSGi
s3rrmfv5SogNEIQ0Wzl8Uj/E1MDDV8vmst4Q2GDsPMbJlXY9ZxTBdCB93mIJlYs99fgDJ0OFN/3p
GF2EH/r3Hz4YvnjypZ2w1uvYn+C91CySDZ7hN4LTOlyfbwZvru3mL5xJ+m57llSV8gme3oTNnXpE
S4Sanpw+JVRGrbemc2P6Fb24iXqvQAnfkK0ODJANc+J9Q7qqn7t0a6hWF03/DBM+sOjkN3/IF92b
5MDCcE23Fj/xMvcB6jruaURHgrV7nIw+XaWBGRoTuWpC89cJcnoBok2DB8IKTAWXT+icf9vJSqDP
xTITd5HMO8hhD8fDl2TggDq5KKFjumpRdrVyjhDRxpM7IzInaqnzzt6TXZAOJoVOHKxwT1w1EMJH
fbDqKc9UhuvGdo3vWT9zi2dDcr0TBsR1R0Rd/HijDVhRmNc3nAeUo/KJ7U/GkcVmfBiCF5u7zpKC
bv6j2XZM3PqE/0cxU3MXlMYy2JUlhE1w3u3ztaoCV3E27gIitN0Yjsl4i7sToQBpAKYHX1M0Vq6u
f8GMK1+xvoElS4TU/iwGqBlJ7P+iR7eg5kA+MjA9lkA9NuOR1SSdXXC7uCk6aHmvWm7F52os5qHV
xk+JZKNwMl51wht2b2DTgCIlYKo6FJZJQylzi1yjt10QtcfNrC+/v57jeydwEBP1anmY0cZAkkpl
IY4+RZa/V10GqUbZcIjRZFk8j9HOVr12O0OsK6T4s6jszMqtE2lpbutSgxsCd7rzmg1SLNbG4neP
/JX1NPkoGUQy/D6lJFqWpAVtI5kUYwhvpxPAp/0kyPJAX2XPKkiXYaMhtUdCD3V0kY2sCvc1gR8a
ar/2vKg33HoyXYdEAXPs9z7d9HMMkbNwE+o6HdRV0NznVkhWGNti2AHRA9uD/66foMAPz1CilXAj
mVZMk2K+oJS23FSS9eNoCeV2mgiaek6r9Gg1UfDqNjNKYFyXfZuk/ffCb7Wu+RZOH54OiLVUDXm3
8Z8an57eny9LLNoNTbBXYJYsDbaZOYF9rD4nfEtFmLGV/W8LgQnl7FmMm2KZycZykNqFdOkh8kVI
NAYgJdNmARoJYK55NSlxa0k7yGkxqpvvgNY/Bv3VBwOlxS7JYQqgY9HvvHZpZ3WSO7ADzDM9cw61
7LfTC6qhXaYZFU2e+JmPpeDbCle29RYAa9fjlPZJgRzxfF81qcEGhVIiNlVewwDLO5kr1TcOBMdR
pK5DiM+wShcRj4j4XhdtJN70gqHKkZ1LAGNsR03yza3a6gGI2DHAfFstkkf5TU99kHTI28xyg9kL
Vzk7bMyJlUAFuIzm8O/I0fk3Ypr4BRbx1Kvw8rcApxffDFaSmzw/fKQ+RMsyQs58uL6G1Y4IuDrY
4jP6OzLVi+9PYgdroLYO4o8cHeZN0vgFQ/huc5f9PECDzpXV68mhzp5f0V8A3h0mVBz2A4z4uh4c
5m1KRQ92ufqXGy/Tayj8DsK7UT1dS1bO5t4evxrWN76HyvH9evf5F9XMPoBbyI54rAKr688cjVhl
4M36QlytjSy5R7KW/ELqd06qsqXuy2AdS0V8DvMlAaZikA8fyxm3RvxVm3MA6NGBbh9eCE4Dj/AX
Hs4KrnfCL2foRcESEkmOvD1uFmimCk1i4Ib84eyktrCNfR/fa+46wkdVociRwqxCiDT68686Nvzn
RTd+ciSCTWJ/AG5iyI0OnntBvUlEaQkfCWto0u9vLtUWrquRnN3F/lNc1T2Rl91J6fFmjBrldxQ2
Mdn0LD4nVeITdzm1dYqXRjbqlVWWIZU+QdlkmqgGZbD5Hb4F1k8M1tgMoUnpAosAVce/xT/Xb4LP
J1JZBRxSKFEE3mDmYoKtftvZJnmOvQEaYNgxkSWasJv6d2xOIefdabHYhbrPxv+BKwZY5psmqz5H
UoKpQok+S/Iol8Tb6DMbuzSh0I8ZjoObjn9EnVWh179XSxjR9ca/7WwjmQ1SnwHpSuNaOCVniSIS
Xh3j3dGO3WlF1aaWUO3ARoMzOnnOczHXVRNQauPu3gMzty/+7CcrpjhNSfsWmGD1L5x+OvungTTd
/ccJ9nMcRQ3hLchWasopsM+uFTDpA8HKgWBV1WhyvwD+en8tadzrVTx+/D9eGIMuVvO53im5Rsd3
RjMB84o7GGg+w9/mLkkXulOewXK/58UWnbG3HJosJ7/MujI3U+El0HjEKSa5qgiDXd0aSV7YeFxN
J+UEQ4AE3PoXWOV/C2WFHJ5czA5zmjV/5YUGY4HrUHCHm/Bfuoj/JUGZk4Y1OeqsHU8VbSDWhxWZ
5veKz84Mno9v+bZmM3zC4u4DI44wlnWdQOd50DKxWDBIJjsiKQbwr5QQ2p947Hr5Vr6D+ga1Ewuh
t8PxCGr4HMt0MiEUElHEImY8/2V1Brf+acABnILEfV8C63iNtI00KE4lt0MhXwBBg7AyTpa29n3U
EAsX/46/169RlE167zn0jfze8IZJnAEnN204TssW0juXbFK2K2i2ZfN3YtA9vvBG+swODEEBjTAv
Oae5Ch/2QvkDODG/Rx9Q1Xq5BfxtwiVlnwf82BQ+JyEJzibFM6N/PCfMM+51rsSDGnIsiJHIUuMo
r+THY2a4/8kaRQqUMqSN54ULte2p93D2GksDNJH+woxo7gqjERfWuKIWu3BzanSNrP/1aHFdaYMW
QdfVJ1OFfNR+cEwMyyCpbua3SmWFzX9iY2C54IxgQ+48e0nNkMkHb/whhm2Jz+LQvAcfkyRZaJUT
UT8K56yegUvr0bWbLnnSw1xCJxbPGgUBRc8gVs2F/uCHlN6GbBRGw6MVMFti6/LENCAdhabZMWuv
iAwmoJGsnZn+RDpy/0FV1ixxRMT+zt41ekiDb89bYvigEwBYog9FouDXp1jU4qg01I0C+cznhIaQ
7dtUgppKf+mrX9ibHAR7COgAGfQKeir5rEvHCT5xLOZYMT4rLNWpSkJBUYLuMEvS2O3ZGYXU2Dmu
tnVyaM33O7vhxRzqhWatSqA1ZloF1Adke3aNm0tiqJCvMA+prVhayyYHGGH1QDy1qCavUf272l1V
kSbxg5KKWwQaXMY8E2qMYa+R8tLy+4MEao7+VF1A2gJKVffIxJoy/VFhXnoGaNIjyrliNbB4mP0o
iXdWdUqZ19w6pNOo+NtkJR3XCZMBuB9903EQ2L+4lpzyd8jrp2JiG1xBwc8fGwemYlUp7sRVNs9E
pRGg4STWRnAbzlHZOcLNaz9klCIcl+AGBaPjJ/c0gQF6c/VZbeSRezMXh53TAZgHmCHmLMJlcouU
xX+DbRkgrw9umbReFUyerizIdVXNmkbSWqbKFMoI+c1T/4AFW6QRXO8BqOMiw9ARTIEENuQn3cO9
IUn3+Nbvd0wSwTT2SVxugaOonivU5O6aGIYuLZ+WjQRTTy3MJcq2phz1qg9/184uhyo1S6ky1Fm9
Tf+rHhT6y5aVmNgDvp+nrR6XNMA/L7ORXpINfPDMWKJS+SflBxFnSGVL7kE1b7UGO+OqaDy1Ks1i
mk1sDv75sPcqOY2X5AyLoFNi2gOgEP9A5FOSmvFG9kcBpzDJQ4/REGgDFpFyVQFpvQ2xQS/NUzlp
Dabjw7tyYBSaRrFb3DYa4VZ4lMDq4yIO3v4KYkhtahr9+lJs4rz6IpHKZN2Bb83gVmRJQml26A5R
T9gPUq7TKhRVAs5E/OxM+xxr1sp1IzJ1SoLiEqlgHwa1z10cgjTCe0cSmr6YO6i8juNBzzoyRIgq
wgFG3Uo5AKFX1P2LESTKh1Q7mr3V+XpO0iY6+Vs5nHWi7zZjluLQdNNJjczMRiX5CiIjUNSsTvcd
V+i54X0cQuw7YankPwOlzWDRGpdiNNqptHo4W5Kf4sa6WkrDSzpLzQxOewqS6PGF/JswaCOi9aeV
2Tg0HCdb07bL3Fql3i8qRcBjiKsblMLxIYRTBF7fdXa8BzV0/Y7prf5Xv3QEe9zWoXRfIMhgpsZ/
SrKH1YhEXZMtqCFmKU1XACz1MIoGT5AJ6zHDcKSQJpK9Uy45H22NVnCksQgG36+HmT7lDm5+he91
U2fQMvMX4E6cs6jb3X/N0dALu7UFDoZCjE1E0doAXOmYbJ6zl0fmtSDhyDLNyp/0/EXEId6Jz0Oq
oDzABN96IzV76Ai1fpSPuBHRx+ENRGNuaUCQ+xIVObCKWMLlmGSK6QF8jtppnBsUrwXMSvpGBk7Q
voRNR0regnZoT/M4jSCwk1+hB3tTOC8eBrGSJAbBAZop5KYlqfwxqSLcshq0QBytQlYFJMnCoRom
ecUjrlp1Qi+9VMDbLEmL8aOmGW0TyBNWjdGSVMQWMV+XT9Jxjw3nyyZUFB1IxKkrDWWjo5qtb/E6
tKHExLnqMKQgc9UEgepV77cDeTCKzumlnBwngr8iVG2u6rSX2rqzH/hCNiXRkEdnOdWAvuV+Us7K
ZTUH00ONvbAOnQTsuYgZL4jA1eo5gdC0MA2C+NQ2z8XsfPZfBGB0wBJleZ2QcAjVnuJ5LQaUcq0B
XtbyQhJSCmq5L8tb+U5CWG1XR1iDC5FEcXZpvLQYbIh+x98TAuRvdXVi14KKnHv8HcTe4rHdt2qa
0RHn/L1i9lSR+uf/G/V1UV6FLpefo/pGH2wW5LRBO3iwfyRIsBgklC9K7agZGmmAGzmgJWAbKxJh
mfbgVaC1gAm1cun5Wk9z8VHc52IpLa2ToV9HOlvYr3cMuWRmZYjQ5kISSdc+/TZmmWeYgkllm3YF
ncGhGwE3GT0KdIvxCH1BISBkQyglIS9bPHj5XaJU6q4SY2TMjk4TE/CfSQzH97gbd/V+yWO77MzZ
q2K8PEapKQ819AzLkSLhbL0Pvpt8WyXu5M4LIEMQHBnzu0HqzKOTRtCuiObpwT37s6AdOkhHB76f
/74gn0BCrK6uq+Fgvc5gbGggn3Tcnx/gEB1vY+K2VFtb/qAynBgDwNY25mUixuCjc3uy+okwPQE7
0FepiaKAbauBuPfmeJDIAYT1aSmvejC4AmA1kMt+k5X0yy/8oOcnOGCKvfN3k4dnFFUuYsguopRC
R29oGIdcdEw7J9lJmAwte+GxErOEZR3A9AxxYAzgta3abbHUABqFmFf/Nq2iJu4exy/51qYYUFTs
85xSAYi3vhhDrMOAfDzoPtEi7GZENAL7788O4mPBZPjxyziKeWsPoA06UNne0X1o2/nU39vYdfkK
bR5MeifaB7ZY96NVCGTzR0/EAFyrV0FqVmq520yN2gM0/2e2GAqFw2veSu/Ew6w9EC/p9qNiCDjT
MpwEq1cLMo6W2tFoQvmrGQHSfR9cxYHkwhNpsJBqx/jXnJhmU64RPEddq05OCgmtSxMUmocmF+LW
HF2EhIDagNcfkFm1EUNIrNKYiC/Fg4dI6E36K9HQ/Myi9LAVm9hoP5EDHnvdHqidST/9MpMJTEfp
mqTYKkckD9euv+GzIDBaQUq7iXHRnp7hwJuqvn6zmxW2nAVL/GAublxEKFr3eBgkllw/LNmiazaz
EeHefPfLq5zawKIDLi/2yBsWv99bh507j2shuSZeZUskLZX/XBMfVxcSepCvdX4nhrOjj8YxQGGL
AL1jm4DvB6RUSriBmRSBwaVn6nbKVYSUXZcnOcmU3mpKwO6EbYxcW0vpp77X7CVR6mRRX8LXbJWb
eHGByt5KXWci7yw946TEJWIaR/blZM66xVhY8DxanOWyV2oymyIpzk+Ush7W3pLGvCjDCNd/04uJ
0oDJbiEXQbkntKu7KbCEEbxsjcZJQ7iLs0YpPBLZjN6PiHm9e1ZHguD3+3tHw3i7kgr3ZWanZfWX
+gsXNlqo//Utl0chvl51p4nrTBfq1bdTfA6lMIeU8A+plXzRXuzoa+2lpOEYhyrGnPx13Pg0efUU
jWni4Ym1wvni7vQiT2WSvM2C+0PNjfbNsvPsKiwwfG6P2iaeLiDSCIzTmXIyaUchcSm0WrLRwESr
oot3s1KotNrkFMsog1S6NxLEOqTFWaWVFYhJ29fv5M76oDxwh6ksbMrnWLA42fk5j+kce8PPwN29
viIBkeBwIzQ906xtjnznl9E3gXi0PxMxs5JIvMvwukxPcjYQXMQ3SQ0PiOCfx21kD8TvkiA8hAKx
voQXyymKEBabZEaJ5mA4855EjYnCbPyhYERdVj3tIirOz9ZxGB+2lz8toreYmbCkt7lGg/krHebc
zrZ3pHlmnYgZomB1yaJI1MxQs1F8ml1oKE6GwJZtpR40yb5NTh54v/9saD53jqSQrPsLhejxcUKv
J3G2lBigdzd8gsjFFmhrDqTTuQGqYNmf9TSySdozP+JC5o1JUmKX0jKPbkLWRQdwtKx/B2ykwo8I
+WitTEjzaOiIEC+hawilUBOpG56aLZGNLgATIWFIGdyBqu9UbRxMNMsuVbluKjgzkcKddrQDl9bm
Pw7p8NQEWOAHIp8+n6T8q3uW9Km7I0v8+rUReuN5UKPYDeIZGsWBJdpiUJ2a8kV8mrR8HtQkHVDp
79rT76WVpiE2orykyOpw7amrr8bphS/uK9g4MNBgynHES8xp6mn5m0ZfVsCwv/Ew1Awpw8a/qCnq
++CQ5qF5SXrfNtxk1JzQvqc1RGgGN5DmGEJOmAUMSIEe+NfwVee2nxF6FuGGI1HZmb8xUz2Crmyt
Ctoa4GwRYhtBigExDBLXIROlgM7PXX3WOXRbmbo9PslE3KscS3FUywR/xZG27hYXcXFfPeQxQRah
cg3uaI4lHSMh7GP+epJIPzaRg9z9RoABAv6HtM3pcLUnAVAYqAVUId5juQaeJKruqVOKASJqOwF2
SujjjJUTA6+ae/f+4Md8Qqiy439iSfmLrOITe7sX1Sit4yiYxHJtjKPYf2N3PartHyrsghyoh9WG
CWpVn7TiAizLSUqO/ezjDNXsduxFK5s6+U09oeR+PKk0GkWJequb7rXIY2z+AUmNNdu7BHuoMBs5
+azB5AE76rbIFSb15kcs11Yb7lNPEZz2f/YXt4ruwstbE6bT/eckb7PYZTDRtLQR9tOY2y8p0pvb
zw04CkiaMjge8eInPocT7bDKuKKs4j+cKYd6n5209GlqSeInixfmdaN9MQuYrJ+yXcrhi479KAWs
FMz3pl4d/Qfz3zSZ+chNFfV8mSMExz4XSmWO7/rxlpvnWVfFDkFUekkLs+b1vhkbfs2arwoJ34NQ
+gnN9qR54hcHjpjhuK2oML5xfj5nbxxtqqIQ/nEfRZE6DSkGJmtJf3fItGVcYhxf4BBENUi3x9hg
wOoel4YX4+QRa6rMvk8joLtLqxrQpYAsV48S+fbCLtrz4ufwv2/4EJ9M7q7hTUyHkSw8zc7uq/ne
HCP8NuBmaXIAsuDz6+ZVdW179oX3jYpu5wm4sp6oPBCLXkQoAQ7u0l9Al6bgeSPP0JHjzTk+hVcu
7F/LXHueDrCmZDZREVw+bF+iEQfm6XouZ5EvGF4JOew5KXFy7Q77CPbWHHPcYwcfBttTzGqK8X/l
w6eST22u+o6bZEzUmR7yikj/pid8RJrbKpJNZzlXKwYHv07E4FgUBUBnlxI7V9pbjyZpqu1cxDuf
iHAyT+CWFzsqFLu4N2/Ep7CGf85cdKDPdjA+PrrKvXEAbb+chPKiXHifcWOs23G90mYvUHeUhclS
G0+N/5IX5rqRhnr6uc7EITDVlIrnUqLLJI7udUYYHbJyAys5+vntx8g4cs7/fuGOwh6/dDDCAEZu
0+VZAbj4OG911/4DMz85WhyctAcAKxKoY1qdZBfwhKMV26EX3TZZrLELtnp+jpw5IBLHFxb/7JRK
o3Xcg4ZnWMvAIj6wUvqpTI/vpnbJu7f7Y3wlmYvH9gH28nyuZB/+4IR6icltiAj0YPlgphv1KUrv
G22WNAv5zwe8eTkUzNrf/zqG/irOVSk5GdCVtZMJ7a7zdeW5RVx4lQQtmJP2iEXsdyTMlPBeyqp4
aRCiR/HZ8vyqloxqCEusO9oYtOYKNo6DuxdaGYd/d8yg+OLZsvqpoDZwsEuCDekHi4V3oWDLhfns
sZX44cAXnEzUoKcql6TdQzkcpXQ48WuGi8RVMtOwc5VWMJWTkVcyOem5b1T0zBxPTrjbF989/ELe
RNYayBEGkXM7fctDweytldNvl9NVwUQOIdKdYll6xv7xHbCiaaxVBjZroI7rll4FpDdvLbQnGJVV
FAm218MixvuBe4GC63SyIR1lhvzB1J/bgMH9RHUBCZNem9FCjuN4s8zjz+LQiQAzf3nHBRs5fsMo
BthQ07bmhCgQrY7IAfKIgpVd93RQNiiIKh/NFG01nJBZN67dHXBsImFXs4Z+Kip41CO5lIdU/Rv/
s6rPD3hcWMxbZUjnZxGwpR+pGhbF9c2AaMCD31g0VqDPQaCnACNOJ2QislHJL+lGcLc283w3lQE1
mhdxZHmrDdhixL+LZ6w8MfUgQoyAwApPgSjDbHY4Ywg5/GjqIC4PZNLQGCkXyE61oXRnBUCVl29C
qU9cdFwUJxr9qna8cO69iKa2B3DiQsbqeFQgTqOmVgZRBQQYg/7Ek5V7aqN2BFV5xXxp65qrPHlx
M2IfdWnizbTwSLT8jEjXUPPm10jj7MBpQVLWhKkrbLrgap8IYa53D88sqOIa4dBuHE7noLvzwj6m
wSxh7GknyybdNrNZe3TqgfQX3Q4bv7WGXok3RuWy0fXvhYltA5f6/eZtb65soA0AaDS2EvnT+ihz
+1QqBULetBAWXbD+9fGuTO8YmB69HEmD6XZDDPMSGvCTWQ8AglydsBHDefYSTspCONH+uuixQUdA
yI8+zeFO4xBj/SPs1UKpj3c/qyZExMv94LcZbe/i8eYpYjZbj9BEKogXv10LFFdL6WRTseOj8AS+
p67zyWWhy8KZ7G1doJckI1sJdzPnZtnpcJ5TRygL15dcjEM4hRPQ6YInJBXly/5qgaAdrhZnOPSO
SUnD19oLZS/TpRu74kZPhZnZjWuMrB2sOxJwyxgw+h0vMwYealIOOdHX/9kJE2O4IM7BQ+ur4mQh
kmBq2QXQfTCfkUCLbLXBQvgzFnBTBqslAFPLkHe764EUL00pj6L2nEXCcbvV/m4FysiGrj8DqXuj
fV85A0ztCbq9eRqJrz2seprKZ0FTHatvt9S4+q23U86gop+rGiUKlgvbSbw5v8qb/X9OZL6FIgwy
zABpsm7KMEY1BPqn2HLR6ddx2jBpgsu97nB3a8Elf+EUcGI8LoA+iJi8dJFJyVB5GNOMxWXXuyca
uGxpF8X74qZaVUYJdUvFh0saEEqtuXHm+8doru2IEVv8+0s2GN5zReoWEupbHHHMJcYTG1zlKshL
BJTCZZCY5UsMCYfaOGq6JRCT/w/jFVOFlwd4RoOFT32SV+rvHgyXd8W8Qu5cQJ+lYSltnlu1TZxW
d6XQ/DPbFaJrv+xpjxHEkuloeTQf3/uyDmcweNskzT4tow19aa4EOwP1zY0Fw5irh4YrbDanWCWo
nbcTVhOa4FTQhf9YQGlRqaBJaCkkGxGsYX6C729XnOb3b++j5/QI3UKpaT+UDQK1/P5rVlgCuPgh
XTHugLC2fUPBUMMtV+iv2+6P9lPHFepf0MOqMCDk6KSWeU8WgPAj82sRs/W76PCo3giG+VgxsZkd
Mdkj98Bc0ciJf2jqA+gzF0fGiWPn9xIlKRJeMtkEB2Ze/x2lOFv/E1/4UJqNG1PWsysVJzK1OHEk
3smL4DUAmhqdotZWv779CLkSDHU+IbolBfN5w/iKiTM2n2nqxgztvGM2JFAJUa6+C1EnjMa74D/h
gNPY8YUMRV708MaeeHTTm373VKRrkIeJH3751h3n6Etth3XCeXtfkY279psIRM9uiuG/GvWSkvQT
wTOcYutbc2Ckre1opMtykU4TF/ej+SQ0rPhlVE2dji0upiR+xsR6I8nmSOfm1FsnX43U9b11KkPm
HGcrVD3a6bJ9J64GCZwZ2hq9VJMgb34Z4Zcy1Ai2tyGSO72JyV0wnCUqV0wSk5XSbhhuxtraj0dh
Iq5NH8kIykEZG3OYDWczivjuektKl5KPKhH0f3L/Hdw+IwuYYxxWLvQ01cuOSdwziF6BEOuZBRIC
KnL/9O59wNra0vih+htzJN65aqoW0VN4j9cUsvOtMl8XFrBaA4ou+8OziCqa695zqMFGwxwzCW4i
7/u0VsoCkTyyleH8XG7pdR5xTDAxq0hyfdw2UtObhXT5nbOcl79FCv0gneKQz3i8HBJRA8bruHV5
uyPVTgYT9bOj67fvQFKGSt/MqRQ7YiqSfd9dHPgyDiPYFowgMSuzTqF+FPK10E8TdLzUDHrwUb0w
PDu33IVEl0v3eyb5Pwqv2cBQWZtx3zbbT7RZgk6h4zCEu7V0jN6ue/AncNjVv6vAvujpcTxQLzKE
89OJx+egZjV8HmvCb//S8iBFLWfNFupODgn3SF3QFzT145WQr6sOwETdp6wfFA+o21zf2XcIO5pk
EnW4ZtoOWXmmqIIQiFdj5Hy7jZjN7xb38m+WvGVExQR+yBl7LSHqwvCu+ojd+EJNT+dUqwvfIUlr
vnpDxsuV36h3KliPhWsoLbyT1KR8vnEj0S+Y3DTuzIGzkeF0eJSHBj7gZAdgnWPeIp7NtHeH+Oxk
Y1S37xgWv39ufzIulGcIQIpbp/NUzC4eTAqzRWkevJDVPFCyhuKksANCBDYpDKRBq/PtNSblInPy
t1OT1cYkgsISFss87pa/Rp19VkDSNrS2f+Pgp8PwC1ea28TP/ca4RV5d1eUY8wWr8IOuCnBjUSzM
57lgsDdDcvNHA2qnXx8FoaZh+03WWsCYZe7rN2c3AEF9b6R4zdKoGkKiat6W8ALgUsSGVoWohnpl
srKPPvqFqZ2XVD7sgFpbSuwI0u38elvGBO2HzfoInbu9Q6rM/ebrZl4lOvQoD306PDQEJdomOflR
6qy5LfjEr2Ag9hDAndipuIqbzL/QpHjlsCgOLgtg7YMKngug1f0/oHz/NyCRUzh2Qrl5niqT19/X
IdjuWW3sgu5VpV4o2AeuMOHgG67J21Zs3eWPdDDaYll82G6Y6fHd7sazUJMfI0f+nLEMJHT83wYZ
8d/77lNvwM9HN7cmOry+61DNwYZ58AhzsLvGGydg6jVWZiTjRBxCTTt28ZhNlrK6mFVjP6KRsfzC
rzu88Pqfq4IjyRTvIvJ+O12ZdLSnRo3PdpPn6XN/YqbLQgGBgpZprjO+GLt5LtrB3FD1RKadW8cf
aan3ZJCWeFwx8iOTggotA647pXFYW2O2DpopwQcvQQo9iB33D/x9wkjQhdZJTTdpnXnNHozxSogr
1HRGih7MioUIfvIcb9IKzLxyMxKj00XGg1OCFdQeznaJAxA99K9id9hl28sbhwVvrRlwpP57xR73
m5VpdJbzkAjrVWZj3qo8wsLDeo01+Dbu3RnWivxFvvePW37ATmAXymQTGpp6LUFENRKcImvtbily
UM8JiSm85FOMve8DadRblnJ+eqiIF69SaGGn+iczAFFO7L5zTEsamlyuwuVa/Te288/huxgIE6nb
aRNa7ocImKFXX4Cjedyz9OP2BJPNuKfIDAkEqjOg/SZi/t5+CEa/wb4p1maKb3uTV0WSMiLX96mU
nvNBb50ZoD7/2xiedD0knG31DjMjd0YGeKq7BVPR2SmRjXPKVr2Mhsd4Yda0unAqXSuRGKXDWAzr
QpffvArdhKtSRw6KVPo5mbFEhy6UZIR+xFBMwkOWpJ7HMtuspoYxXJ2MqSBJG3weEAuz5N3mN3wS
qyk+MTMLWAyX9yEHncCyFIncA6MKdBIZmcA46heTRxU+sU1SF9Lzz/ev9Cz3dHSqcru3ZZ/ESYzX
EpFFi6DHxzTFJu3gdZ7Q4AjQbjXKb71XCSV2mWeyGAwIdwAOYrxh8JyLP1g7kvFNFOGOioSUiUk6
cWdvpy+YYNJuB5pwz79tnsYpa8bwA7ePhglCjvTvNMu2lFJMgzQMTYGB0H3+4E+LIVbgcn0D1Q6i
siKM9bJChNPZE2rV1zmhKUyAL2cCY2ci2Gl8NyvA5GGsD5oF1b0ttiZm7M5H2eiqQdYJQt5ikcvf
nDBWDhcyrejC4eUfMis1QAz6Z27Oz8bJpzHemRDeplRmLa5VvVqByxULYEW0mSBbkdL1k1+GEIBW
IsM4BRqvbgSQvvJylXXYoC2AfNB+Sp9SNHwYAmsk5q1OZIgPDFXklTsME5q6fGUdf7mkMcycO86C
uHHjLP3xRUTNyWJ7w7gh4gzrP08Pq+Tj88RRPPXD6Y1sqL4Qt5N2Dpo+LZa+tIuT0q1N5pXcR2j2
36WzIRw/6Ot7mdDn7NfhJpoYkU9AzpCNUVaUmFYRwwEoXq0w9nE2Lx6HANTGniawzlv3PmuSnKAG
VPqAKpJDv5Dkn68cDWPRi9rT/7JHPNWRFZ7PGlhJ2nmQbB2597TIPn5ij7tlYey0Jr0KirYflcB7
GdAddtY97aiWl1Z5Lf5/5m5Kt9SfzPXl9Rb13Kka6vd/DkZ7aPJvcpvJ/0cHW0DXSHjs5tJNOB8+
4smelR46QwiLPgnJDw/vJRZFN5JPzSfepJ409Yo9hKNvUbr1YieYF5hapYT5Qd2YWQVyKqSnh3PL
UG8URwtEQHRRqlBZoNJVnxwK819KXfadJtyPkOcHYK0WzxHFuFJfMfFZYHoGmtJ7vXIT/hh6130R
V2JC8nStXQb/2AHZW5oA0BOXy2GWUhXHXn8tP7UPm8BHPj8fOho5D6Bq2a90Jn1Rk7O7wulB3mzi
nJXOU4kFVXmR0FZnagDv19NoSzoS4o3waERtvRdWLdcKcbwuMqYCaRiXPQA/es+V4vtgFzz9R7sW
YK/TjW8J7pONtLYsQx+L7Vg2lDzbwiCJzwvvle6N5pRgQQn5Av+7NZWnzrAyW/vPEGO8kVL+n858
2XVWf5bQf05p/9rR/5BUG1stXaaZy7JtaH6qNR85wWUl9/RFLAbXIFVDzOcs+udWkw3hjGjKb6Bl
KhQ+qkKBU+yEe0nr9KK1DOCLxrc7AxvbbLurXFVf5tcOyOb/HdcoxTgOokh9yGgjTUVnxwS/S0aF
Cp+gzyzDmuH5FN9rHP49r5em4ghvb1m5IyJG4h+s/Z1HvxuLCk8qogDjVLPpqcJ1cYdy4LSun6DZ
7Jg4zo7S5N+PMDFRpjFitQPQVbZNo8SHspeVuPS7UC3/lkLLHO6dVt4flRjCxVSrhT17KM7iIEAW
MgqFfhbM/6LiGr6aWY0HxyvFKiQyanbQvhqLxvFta7zFNcL9HQr7WeLsg5BomE1n9wJpbr7fXyxx
UJLB19T6DAN9EMO+Cl2CcSoW3gOTWGLOvjqo6fkYy09jAW2mHhJeCPSUPlqaAucKDABqDLmSSh2k
Vv+hoySBkVGKpBjt9gMh4gsAkThZ6Qd6WST1fuUFNjEz4bvvo3SE/JWYj1BUEwXzTtbfGtzALIEp
WxSaCioVf8JvA6HLi+mYZAoMnEhdw9fUugz7XCLtLUTs8nn+AnyIrTd/A6Q3g7E97C4WhZFCY6kJ
2JNEeFLNFAyl7PokcrYJjoF7j5MhBeSiKwbwHu7win9wF3UuadmToJp+43rkuv33bXYWAZyQpSh5
rAA0+WJpgTDiVJ4UAB/N4WESFb4PLmODR5DvIrnmar1RdRuf0MlXqL/c9zlOVsw7DYLVjyjzpmo5
1Z5ES7Dg6IGb0gS/567c9qLnYxZxRFZwkg6ifzQf5QHRFiNfeiNraCu8584sM9M7lrNQ35d9JjI6
yhPb9YDf2ncJQefibfO0WsPfCnSN01vOcrIaYoslKwmNPFGD+bY0t9PqBzZTUdlQsa0/iCaYpWnd
8Dh2FdcUf23ES7yLi+3Fc46gW6vTRUh/Yi+VztuDm8gAR38B3XEmJSZaPKskkiENA4PM/GOk0sJp
3I8JaVgtoZnH9SNl/S8Z8oohA7g+p69rQrxYQDnN9aLreFL9G0rAvHpGwMvnNF78EeGEzOv948Hi
QCZrTvr92aNxw+CrXQtq3KbYpy8q4n47uq6qCKnCDcm1FO63i6npSTHV0PusAG8NWildYWkmrV5A
E858ruHibtJdI56sz/eIV0w6L1IpQdRZZytNXZJst642DkwVWXVJSl5LKSs5fZfwEv9VhJR0xIfu
2Vq8fOcHsuC84o74BPRuaSzbazdkkJdUfcQo9cO7MoZvwp5HjEQR2caa0uSiRAxFVjkP5o7oSxMM
K7n7Jh1fIEnUYo/DODdwMNumkKbktJ0G2StFgdjvALEnKWxRIT1SGRlLZkjVrMgxiyB8wAVeaFpy
Rxc2zlQAWOCUtUeOil7VJ6O6BfujM0aN/CzR9f5moH5AX43LmkBXgoN+1T+GAh54R15dyU18uR6I
/nNA9WXuKhLgxAOdckWbsCl3V2bRcNtEUki8nR5KGxFUqwaYsaEZXpKLJa25zldrgqOUtggT1Qeg
+5AmJkp5GJ78pMivHQnFCdU9dzto9h7F+3AO/Wqs9OsDMeyxbdizUS1SYCtRmAOtTtxFalfKMw/i
+h9bJjYRSmIgnbFdEcEMLmyY/QaelQdTFYO/G+Jwv4R/F7aDZkcAqlbWYjzU4OaK/iQxJVaM6zGm
YmuLqjieyPMjYNfzFZE7O/4NOYycKrzN7r9pe4A+xEmFE9UUWuUwLj41s/S3JbYMtSVJVVEMk1ld
OWLY8YK2DejK6Zy3LNKgfBW3RJj9VFQhknmlRC+V6jnNly/IROQtnsffP1/tXuSJZyOo2P2qfVJa
WAL210LHhDUtXf7hiG7ZRSRg3vNrGRdH8oQds9pEIv/EgD5K9+E3Ek+6EdVsr5YPv1psOho0e1ND
zoCXpJwk7UQ/E7OL91x8E5y20DeioHKa9euVtBrS/9D4wp0DV20JQ9eZrFj6khWcfo/hryKDron2
HvAhhuJSwTYXq3xypaKKFnM2JBUYHrUC5xIiIdk7kTmeFyU1s9eQNOzL6aVeRztplEIrj59G4Jtd
2nhwtsW3wO8As3b9fazL67kvWaQ208oDsDcTM6MRY5uRutynXzst2w7Qhpt6VgpXk3DztpLczG3g
Qh/JBDhqUoLHzAS7eP6oN87UcHt5+fDUHbydiK67VCKTDWxPsnOqQf3kRX79EBSlU/2eOmAyXI3P
fAWoUGcezZf4tQc5wKW3DsHptO1NGGPkHkNRaALJWjHs2Nt0aCCFYOekw0FqGWLBHPcdcf6eBlVo
DhDaku04r8/fo/jS+iTWRlERmWkXKcyXcXJVw4B7hwcX28OtgrI2fWCcz8T/eabQ3xVn+wpop6h6
9gCUa+8Z3k6Jww/4jpBck6rwYVLbIRfvnFVzrARFeOa7L/pnCYXNgodl+tMT7R5NDihpVxMRCnUU
riezsxv+AS0RhADdG/2yRobuMRE+Zqjh72JS6iBU8H+d4R3VCtkH4/odvtlauJNTPaLmak3ACToY
vtSWC5rE5FWMb9RRBstd46cRH6NaE7Srp2mDJfr2cHPllpHxZ0ShDgvMBQWrDfOwh/QcBsbZyMd0
3+p5ynxmP78WDwxk50FMKqF9iT/QMqr5DzOeGKYpgsA4U3vQyfNrRAk1Ubfd1IxE/lo2FMUVUVgU
EP5/gpsKh39SySrk0aGPadvaAlVsd1DoImgA6XpW3Mxtk2hBcVMgWagcPopCWrFHE38V3n3aR8fl
VueATg4Ha4/c/PvcRMnHztfikxtWbJ40GcooloOk78p3n9Hbd+ruI4maCE727y12mG8eJ5Uf+Fk5
3Qa9w6+l7Cq+igrHHIhtViKwlsqMJD3EfJhBsIOj8v8eRlCJH2835Jb0pdMAPDdLaBHtO/DkCfFc
GeIZ/8mwLV6qBljkW7VHMg6plN+9SiOmgXmcqiZx12sAbMCnR2OYBWk0oMF7aHK+UkgRfjtTioMc
V2XR/Xj17odqEtAoLS1tn1795/W94NvvN6VX3hnQoNTEQrBxDCbJ9m7K6YeW+hU/WLD1iGYnfoJj
u/piAdZ41wcM/0pxEDvU+Zm6mO8nwxbAtgRhYbGNep4qsZ2WxNcMqW4SZurL9kZ5SUNCutN/i9Kb
gZ1dOVLHMd9aHLXNoxMICQ1lS0pZeyZEu22y0+OUAHeb2RO/P56MSSHdddXhwGM3mopv0nMducy0
Yl+aSAp6u5hCY+imdt40C4K56+7qUwV5NKpn8g5b5O9Tme1jSlLWooivnw9cElTOzg5IJ7SYNVAN
81ilK7EM94P+7gFZ3Rl9M1Ec1l3DoTxkcQJdffAdMkffPq9z3hgEYbleVwsNB22E+D/QzMGBQj02
OGgPMeO/f7hcb3b9Cn6jBHTYJr+6xax06UizYzQt/dXJ3pW8l/pPfjGPWp1vviOZMV+JCdb2EAAp
qFJMh999SnKRc9ZaglPssMWK43RpSpvxobbLQER3wPLfx/Mwj8vM23Smkl9PBbpo3JRkHKVxAuGz
q0fNofdHv4BJaB0AanBzJdTzMOH/kIMxcmYWXcw61+edgeQIOMEz/Ip58HPtLibcgTbtOU2CW9tK
5w2OOoT+yjqr6fXAy3w4CCH/q35nmR3l9lKUmGZh/JVXgYFyTOEfG38+kV4zDVOFYEXHlXj0io39
tim2VxaWYZrAqOU3qNa3eKIJZetfGO8WJO11CsiBRwMPNLzqKRwmyPk2P9+J89hLVC8ZDs9xn1j9
eG880vyIMc3SI5On0ftfJ9wFMfqtt8JOHKLwEKCEZmFnyEz31vZUZUOfihZqkMDC/q5QzdkP5L9e
DcCCne2dbYj/QWstYw7VNtjQWNqFfX9WuTvWHIPx+Y1kQUv7C5dMHnqL6Xyn6T1mV1lV9qM0L2CV
1YBHrKv0IdEsGS7NdFGuIf9ynYIDFtiJRBZsFlfMgrnxw+qVqzXA6rXaqvPq1swBbjTVZR0ms3Ph
AixL3sI17B7/0ezx+dShQP45JKaYxIoTVBrVYLTfnALwngYfwssIeYkbkA0NnZ+D53TvjAlBQ+Mx
DdqVp81uWduMoCszlXRetQuN6SueJT0l9jVLizYiH/qaygErQP4sIhBjxpj+vm9KWkUkVrjIAu8z
I7hKhp2SYg/sy+U3oYsQzvJGGfaSCg5NMEUbvh/LmoSi7cbOLGxGwkOARMrTld1sTWhJy7KBEHzA
FqECTYzvr51xE4bwV+lMN95AsPd2ISRkZhyos7ARSX+UEQNnnTopv6xW09OhEjOy2frYs9dTjjwu
ia1hv6XLjixLr2yHKd9IjUIhMA0YJmyn38+Mr3YQZo3taXKn3Wg4mFBNMS8BmfMdeS8Ibnx4lm8e
Mu0Ls135byav++wcVP/VT3DOCZOWBS2u5GdwRfIfnpewdUR6RqeOI1xRunFkyFB6g2pzPs/jT08Q
g8VAqbY7cT5YJwsMOItrlA7P6oLVkFawsLUafK3ErW/2i+Vq6Lr2ahQqDTIX31uAfUKHX878ED1u
IeyOmTJHH1Cuvh1USHnTtDthcBXs5aAiwwPFOfz+Q9Y/Jwp1/2NdFL4E9FJL8wqWy2hbCbzN/WHf
iN3wShWOQTWgjct3za/B4baWbU2jzT40GQkF0x1wNiQ2XhHDrLUtfsTtPI3TvSvN+pI6DquXR1N9
/FVkannHAb+Vh6GqjieGlJcDW9sxUge9gufaepjZc0sz3p0m38EiNSE7XF7gvg4RGKdav4WoJOua
NwnwRNZ8oL8ZHH8eaDOqKOoqCLROnyE+EDjZ+4Y/4FIVLz09D4ggQS4BIVfKNmjuKp5t5HQYcOjP
t1AZeHeMvpintKm5W+Y6vaPGyGjiEolEm6pvlGJRmYBfnu2WvmP3M/KE8jIxMf4hdScCNTVoxslh
JYA0J24zZiHJ9Ttx7OQ4JptDZHNSqR/WGCYNbongqFIgN/IFuzNshLoixAuwb2IjIsqANLyR5VUJ
/fQGoGHw3habTZH6tJxZw/y3si4gO/UMlwvU/FOnHsXPJHbZfxkAUFQ46x65hIspJ5Z6DTdZ1jWM
n7B0Et63zSMEIfSc9Y9u9nffk3cN34TlYQjAhtMswTxGbG3sqNS7xwld+DJq29fUnjiyQS0ajd/K
AZHhg4E7W1scdvSsFdQDHCgV50Thh8m+/ENJ6HVLxx3i1cs5sweADFpGXJUy7N1XmSA+ADmbqdRP
r7L9W17Pv1IuAFj4oc6FqSwtf5zb1lgG+J9BNaIoPAOf7llkvCowet3WhHjxAKPZMmQjmF1l9fNG
XGetmSi+z5SWB+hj/ArU3OP4lJyNrOTe167/hZJhKQKUDp40+MzXxa3xNplic4KRMONJH91bHbtp
PX+WQfWmt2eThipnIo/6yKRLhnwxJIGcx9NwAJdBQpW7QQ4UWsKSeeJg5ZqVeYTa1XZkO5cmj7ut
m1n21zENv6u+XnlslVvL5C2BR9uoYDTjTsEmV0FBi9KScCr8HD7rzZcNqmuKCmo6SAG2dqS7x70i
/Wuov3iEtJniafumw0raxkCOf8c3C7LCxL89Q3rwtZlJ6CF7UZExL6s1hYU4kuAtXJxMQq9QzxSX
OoyfjaoGvNTvfTzCR55gHSDkO/aECxJqo//GkFhOC1MHW8QlgPqnv9i1JCEaxNN6vj5aLu4d2cic
S1h2ZXfY6uuPpZVQ3XUiqxhxU8H81XD0IBmkS2hcGp2uKrXYjwcn5VseEiMpdTcQRWUxWSwef19n
bnNuR1A0U4QKnGA57cDPRA2Wy8ZP+GO6DGLlBa5zhsfDa2InRQ9RMrajYE8lIw75dTRwyGCdmxpt
9HlrHv7ZnXcYgU+pHAzww4w3C90uKzdIseW2GYhccmf3LHp2228fuFxB/tx6ivydXiguPL3S9m4v
KC7LcVkacg8wlhbWCZrGM08UVO8xktdahoOzOQfqmQhdoX1Gtd7IHlp3OSPSaZq5k6b6FvCX6KMH
23wV4oSbC7VJgxnEE5dMmsvOD+8D8KNik6DijgbeldHmaFFms17/ylrc+ylLKUeBMh0hz3ksUHqI
5KaW/tmIG3GA3ZlHH1jAi8aU2+IZLtTNNfOODss0i62EQ/uqCJuGodQjBB1bLNMgbydc8UUDL8ll
Dmq8Judzwx3qlosMb7628cv/Gg/0dMNFbpy8c/950OacbKGPJcCdGBnnPJaz3hh1/lgB5srrs9q/
ZRAynmKEdQX1xOkFjX2+Ly6psLpnaAigQlNbF/iI5g/lcrFeIqHwsH+koiskuLgMNkdaRY/T38E/
1nC09HR/kc8edzAtzLwKtbKoF6iz4/nb9xk2pCcjIu5pRQpcoNuYuBa5xBrqcvL/UCCbs/WJneIi
H3fp3+NnE8eG2+K4Z5wh1qArlOnqoTz4VyySPkx1pQvFBaZFXDlqrPTkWYCP9EMDcMN3nj+kKV0h
jfbrd5VnJ/qtxjumB4JSqnm+Pz+Nsy19AqfPsAQKAmufcHFjuzoFk9KJmL9bh3gyzRnNbdaqCIKB
jQCmjHu5cUx2QrZEdqEqJakpUFiunQW/mE5AuIGPlKw5hbqdpFBLGKIqE2CfOAcxa49F8OQa19JR
JTgjF8YE39j5p8gvEFOwI0WQfh9LP/bBBYIc1mpjGJ4HpGXBrO3OacFvANeAoiwIpYK/KNf6dRJA
g4weiw0KQv4f9eM/AXhV0SyAVI17Qc3CtK6vEclqmy7fOU5h3TASB7aX23WY0LBReBQukptZsA+t
Dc6SEnu7K3dd2JsGPMjNNmf8YbTxKc2TXrAzjFasOp3ZgvYdFAppf0QAkcycj679WT4TLPYmEr38
haI40nOqtsANmUCSUxDI9soS1FtUvoW2fXg+GuV4FfF7HUL/vfa5qtYEEu9VHUg7gmzHYcJz11c6
pLWEQVu0+Wtm9RaYXgLLNUF508lPH8rHG7Bsdf/7OaKUCplCn3nNRKeposF+gdlpPcOME/wSx4xh
cdos8iN8+3eo9vbVdazrcthtjdm4qXhi5reiRxtGdF2JVwPkfAvW5D+rX+PGDgi6OFYWvpVO+Y/G
YmZ9EJPDUo3g6PThK1kAP5EwXkw/0rXjHSV4M+leIBIdeBLtQxGyvpfPN0ADJ7t2jPV7Bn38rIOK
Gb3Geq6UIktRQ4jTut+ACktEtz7LtKfFLkseOVfH+Fp+6tSKOFffsHerRZY4kKj5BaaVJAU9bp0V
8O2z/68UtnSFbR9L1YTOzfEUSYCvDoVpl5EDyM+n1qATYK4CzFfhUoGvqFG12TsHc0RMEIB3pfeo
Yg8VgMZvCBkux+dvP2/if8vmapRxwTqjEAYhzpQgGxkHSXl8HqowBh+AvSISxcU0NrbEjg/LFPYd
jC8Va12lGNN21rcJiLSKJMCuClFn+3lqZC3TKcfwuV2JBXAxw7SOKAfS3FT+zNqHxzVuK3rv0Yql
TFnXlcce2NsmotqM5Twv10jSIadd3iMnY3X/HYdfN2ywwmeT8u4IxAy2NNK3Xv2uefqefzgl0jtH
zd45cd/SQmxb0YoXAZNhxVTpmplkncSXgCjS4XV1mjHbcffRi6CbBdpD4q9w2UZSYcjOj1pmmL0K
EIBUspBMYM+wvLJO0XmKVwanT4Q2T1XkwTXMVv/RDRKj39iid93vvGzwG0ol6tEKDF1BfD1sfDlG
mLcatCvnesDBkO+HfQv+GFF8qb8rA5BKD2seayQy/Gre15hF/CiJG1SADb+YVxsRociZs6Uf80FE
l5cAfMmlNFcQBBl54mCBug7jZ9em1lNfS4PE321x416qD0Y2ROXtRUhhIH3bYSE6z4eVAH3jJtVV
rfuKHq16Tkywq5bq/nb5yPd5bSuKY8ZhfvOz4j0M+JPlPDo3ZwyOW71M1M0cGIyf64xt3RcV5v9D
oUSo9riVujADH6+KHXQlNGY8PYTxf/0Hyjylosh34rPdJvVhv88nVUqQf3ULt5nWxEqRWo0ZbQS8
LsnhI2nL6NZ94wqUoYMNRlCDkxpoU9gR1Wj/UwELfmLzwEQq/6pdg+Wtq4itvXbbi3aUS+2AZXC1
FHd4/IQtsE0iPhE0Xywkekx88RzI9c+SDK+VL9joL9O9lcBGkHi+o75TivImzv88pFJ7pJsvCaoe
vEN+D6VXHud5/Qr5FmlNkK5PilVZwRupOC6M/lAGf/fk5wIWywFqipNCi9Q1R6bYq4fandEIpcqq
NAqDisXQdVwSXUNImtudpCEj5hkESFo3YjWes2CaAHcaShRwY47ASeG3PYc+K+PHjF9fTpwA0Rnq
wrJu90/OpIOkjlDk06HoP07sWr65HxRHNxGI6m8xm0QSrCyx9TQF+M62fZ6V4kO3I1Q2dVq6+aUy
V95FLbu1bm0owy5fYm3MErXUApdxYs7PY/9GMNx4005icsL22mnuEGDkzqi8hr+fWvzldHQVwbwO
Dc3jnvH6LpD2Lld2kgU5DSukTkOOi5XLNjFa3QDRWetiuhcDF071RKkvXB6tjE2flbtnlSPC1OQ4
NeFnUela1xJ30/ARy96r1ZPtYFtfFTI5N6+hOhI7bJcUdYgOXRq2nTUkhOeWfT7yznGFmj2veFOh
foSpPw6+yVEc/R/z4CywtXq4Us8xYHUzWL0D1P3eX8fnqj577a5UpTK0kObZtf1lJmeZZ3CX93UN
DvwypBzvYhwqgyBbs83MooEJjb6U94QsHjSZJjBMSCbzi+W888OcuCgt3CPTfebbfMjB7IO4RgTk
dnykKuhmZrOFurdh0kIBjbSihz924Ilue5xFQPa0sui9zLzPeeSlbzoOrmmNsbaQxJkmDN5eQLGn
HwcCodHUxc9BITQHQ3RNqeUjdqZCCcnT8roI4U1Gk5qy5wjtjcFncngZlugv7ezqHGC38h/kMosG
SvbvFMCn5TL2TPYyxih4CfQLe6fXoo6/sO36ZnERieH8QPKyHsfpKDkQW44ux0VbInQMgsf/JBmq
hI1q7oRrMBEHMHg4widB9agF2VA3Ty5AnUSw7jQut1D6U9oTWA8xYnDt91olBeJVGnyfFppe+BMO
B6Oc5ops+vromBfco9umafOhXZHtzYNsdVY6teiBuDPXDoVhfRQBgRHPkOHtqA8LZhI8yTki8ZEe
d84z8VGatda2AmHbGkS+4iSCwCOyH0Ax6tX2mA90wjKdRG4BpR0F+3iLtF6DFO0+3KIsw5KDWxYj
vdb6pVtTufZVLmfeTWCiKoM/rKqzP1v4u+6GqR0+VdKvZjKTNnDoLphoXFE+9JfBmffxMGwGAGrD
bCo4COYp/MrekerIGaa/DZsVKoU+SntvQtpclvrEuGkVTZyiTrU/8L6JgeoK/XsWX4Okm3lfiT4I
OPhI+YNG0cX7Wz0Up/5HFi6zeJ4a56X3o34NEa8lyprtVM32844McDOOcFUQTRnUtOakp9oKdgYb
OrPFNB5J7dtei26NM4P4wEPURs7Mn+JjuoPm10xPabwFdG6P/4rK0ggiogLMPuPrhtZcNE9Savtx
qrwwdVzGGbfjckKTxrABHLcg1l+C5ll9hliTjSRG98+rAhCIVdh6bac70Yo1YCZvFSRbQi5nh3PS
7vBSbPY5J55RqhBI7Ta2EqBfdTzFGQH8DexMnrzMHhR7WJ8eqE4Ass1IMzwVw1AAw10rlmJUzbzd
4soaZ+21VSzxO57ZNjUWumLJIK6s3FGKlARfYJ2EhnunrkumVGgDNQbzNBc4KLwNSrjGJDo59Q8H
BKGNY3UHexXyhA81qNQTJoqf6qeRvVWF9rQgXnvL4kmr5ZOig0tfakZzTlN7/YXIjhhh32SFad8k
KhWzhnf5pAEGsLTsCIozjpzxqhWXPYbgnpeJahWOM2yqgS9yG8o21w2PJED3EyTf41A4JELUYDTk
meBnJV6glbnAGHdprBAoxuF5ZtAksj9Zh9gpKAsvLlQtA1qOsw2Pzjkz/N+fF0qDtTFtTt5lQ+p2
70sqtbG9wvutOMBnwfDud/jJ26lwXcZDMVit4/Cg72Z7qMRF42k6lSjr2Osi+w1FndhYDJkmfxX8
+3KhPzeQemhlTOsRC6L7pxKuiZ7lrwInBFUj5YGTwya8m+PA6iQVnRAg7AP7vhAkAk4zggmQHNlI
jF/nHtlUvHjmTeLmyDJLc92fivT/h+AuRyYXcwn3RZnFT/Ui3WZT2NiD9cPnRYsgYXZT3ngXCuvl
4q5iPJmPCXPPZ/xbKGAifcyrB50lu4Lbwq6cYeByXopGApYotLskEyDunA+vPGT2x5eDZ0h6pu4t
WqEz1QcLveQPEfTBT0jZNz4paextbW8HSZJ2cdbzTqNUZy95EiZ7RBX+QKTQdZVK/a6FIx6Bj+Bf
HaCFWsyg//3oeWvyxOVf3JrbhU1ZKgLKvwTpzAUAYr/7NUmeKOkvsiIA3t6z5OcPIgNcmVQnP0bJ
dET9s17WoNuGUoxrZkMUycI89u4YqcqkJhlLNsSH7ITksiavZ4PjOVcgd3+kgfNp6s7AAost7PzQ
PWF9MQ33KeJuHHdbNfE5mDLoZ67jWOI0JJ7TQCJuhniPVQpOFPr/3BMwHWS/Nd5sufZJrIaMLyG6
IUqOVV+uKrv38FUiQLdURzXTAFr2JVtvXrLakrLU+U57PspwIVy6V/g9YdULESfu5RS9rFkg7mxk
HCCKkbxLh/L+gzdootvA1OSgkyzW2IQ9La7Yb37HiML67vkUjCiss2WH7F0N8DJCrlsB3S66cD6F
UxK/On1k6ORfnTkauQ4nvEvE8ZFsNzDSJRHI3c0v3pEpbsWUxPow5Q12yX1I33+H27uWb9vgVBxC
osdSyZHyvXGOB0cE3daPadw1PgBaKInh0Y03jhjknf47PhL6myiSSBsq9RM8oXY3T3P2S0Y8pESS
Q50qodK7vmJJfR03iIaTNwQD8ne8VIyKirrJdqSZzMZdKGFTQxsaVjsZLJZx0renraG7OWSdO6y+
z5haQenspXfxts04DBGT5/bw5DP5cW6bQstz+JYEL4OtFt6P5S5P07ZfNPKnqjgwgul6bgch3PiY
z/DBhOSCTT3Zb7pVenQ9mwzq42SgKHYTTQWzhS0BRleF86zXnKYN+/xe8pyMJ9zUCGz2JLbkyAaH
OLpATGukHEnC6gVrls3JLSFTX+YAxi4nEum+msfZ9y9iMp0Mw/vUhsEzpsqevIyJojMa7L/bKhdb
SCQ10DIm7FmQKl+3iZZQc8ulm6+nWJ8GbsY+gEpF6RHWnG70RqP8+/+7EV/TQ2NpG8E/UQfB+LQA
XYl1LGoNo3cAcZocI+ALpx9+qfP+hIonb1T7iDI698Ukj9TZayXwS6mzSykz+3gieWPAGWBCU0fu
UnFBPz5/MjWoDPZD3X/TNpeAq8QEr9Erx1sbBZhvHn+lxbLnHIdsJuMoVboOQw8+xBtMEvU/+zu7
ZPdRAsBsqvxOb0xAq0F4zz8zvmUlLLV0jlWgU9HgBKcv/+1ufvITDBLC4ycm/5kVo9tWhtXzMMbo
nf/7+91/1hSkHt/Jcq0YAhF7sVnXVB2RLx/f5y969zUs09YClV/0N7wX4jKXTC5ZFJG3EadQPu4D
yWdZ3rBmA5pEiXvV9L0qD2odLfB+Zkan4w70bBMn4CCXig4hoDBVUHiGV2mmGIv5gcEG57VBPpvO
VPzODA1AiTGVnyiXWk+OwPcm+ocizYPVsTWflS4lslSvXLWnTsqEUCO2slSKi5ZpSZ/t0kNRwRu7
N41mtpS1OSYHCLDJooeNtbrTmD84KfzTYNEr2knC+pHqY+KZI0a+2Xn78oE5SJ9qezL01J1KiNSw
mGLLxa0XgZXHbKecISo73cuJnY6yp0iINJ/2GOtueNbHe0fbVprVWvQhPCDJ/Vq8NsBa4kE8qBw5
5E8loR0yWPD44iJqfDxSi6aFIOXXs5aFjkylStgTMcmfVXPz9cxib3FHJFNMebYU/63LGgEDJDcv
avDsGSXmdtxBJjvK53GFHaWk4U2l9UOhx5dpzt/F2F4UpD0OrNjWltSxpH407IiOkBEjYth/rDvD
Y+glhDysayugcNY69YKn2XZNCwljyWq4v3MUikqelFH0fzxuGsSJlG50akhA6UK+3JvEg8emeikX
wvl1LQoYtBCTPEhKaf9/2AszP/xCWDVMmvueW8AhqQ+dEmaawhg7m5/jFf+illtE75rSHJNBKWYH
Hy4p0bOGP9iXA7rWnZoZKNukIg7czykP69wFmSKEZvmlhCwlDvfXXxyKU3aqJIOD+bRvZkRTYEQ+
Mktk69wJF6vc0WuanVqgz7tG2se7EN0RFlMcNSz0YbDLHREINdJrYWNa7dvopSXld8jjk8iVEVty
4b62acxc9Dn/PuC2cNxCnfKddZYMoN+dU3Mcx/EwAameX9JpGqAAmKCzTvQMXgXpwteiHVPqQ+eC
RO6UWKPazQLuJFjafuuzS76wJ7xkUNGYKxYtTjfzM/WSL2PZnHe1VdAopW6bVI9tkCs3KWkPuw5m
NIfzdFxYDFTcvJfyYa/Hk5F+JpIz1KxSBJI8eXdroy2bHOJxqtGYVuvdTLUMDW3tyXPl68AYmJYQ
+BZJ79dkIwIMO6m+CyPp34ZKHf/v5RyUwBsbvTnlrxwAvIHzD3gAG9fh9r0yMcM7Q8U/gQs5wrBz
9Q70mcRggr6IH1hf3HXjpqFwhzEHF3S1nLpMKgez1RwMKLWLbTEGeDXFsbnL525PUBqGylT3mOzY
Hya/1p0psu5CyMDADTl0+5abI8ZCbkXoqytwbo3qlhPqvDsXAYi8XSpk+dLItovATcvovQ6CwJYB
ItGe7gvEQvBtJMxaTTaxYh3Q3AYPH0OqYS6h2faJG3JJjUzbHHKqoU2aHBXPbRexf5Agd6XwlRWo
sD7fN7JBW42wA3KkWbxheUvQdvjJUImPnTBgM30yRY9WqtRkmrHXOnB3IuZ/iYSA7oW4CFEwCegF
ASMBa9C3jsZFtnuDwmmJvHgs7XuWzp20EwPPqgBo23WoHf9PC7NB5oYoO7wbpCVX/+6gJm3LftA0
bw0/HRMxav/nBfcnSS3cW776cIKCC1nwuKoRth2cJ9mMHk/ArY1rH2q6CZ3gaZ5LhOeby3Tp4USh
Y5a8uBRkLnMzibBt0EZ8cjRtmWJTNCROmgen3FA+Z6WP6FBe47lW1bsdWah35DT+/GseVD9oGi9q
n7eVF/uVcvqwrz777/pHgCl59suQ6YYjQmn/Zf2iwGJ1H22vbjWT8IyfQas84hId5aZoPmHKZG4A
tVMBD3qiEoHALRnF4RLW2JOCfyAsv2krCxIKr6onrHziytROgPm9aI7S31/qfg80KbxF/DSfCoDO
kw3K76cJyBRNH5lydkEcMhId2j7c6uU4L2kn1ZdSHEex7eK5Wmy6wifwRrxfj1+wrEJff0l3g32R
Mjg9RnhJEeaGhZroAd38uKlidWQ77//iZ0UamqAbU1TV7ZY326/psCoJ/Uceep2mv4HbeeOtY079
tTgb3hvAQf2IlBoJpZlPQ3YJYAqp28Rpb/PNs347J6/EKhyLgTYYEa9+dKeW9ZJIem8wWGKYi3Ri
4fsnLtbIr3NF7R5QScHTL8lBOmqcQhJ6ckPK9vYrqUgd4WmZeAWk6NnvPbFRTJwa18KbaSP9/UrJ
hwpFrGoxx97D/H4SVVS4EdyOUw1Zn4LZmIVKwza/ruQH0wXMBweu/u/oOUCN7bc5KlKgpiH9ny9u
0ITe98MYOK3KJUqBcHaUtbz8R8t4NVmwjBRotsfGHzomGMzwIEnNMVtfadRryuAUOf7HeGBq7LeE
EWuqhcW7jZnYhOPj1TvJZu40i0X8AOYmPjdMVDsBMOWpZvw4PilPQTI2esRHHyobhYNUT7MviCE0
0Ec6c9w46qYxSkVPiidtQNZ5TYQXMUVYGmhh9lqkqCj0wZNvd6qOO5Ch6v+86Ajpvg3XOVrQsXGU
QyOKgyMg7Y0f/sMT/mtOpPYgaBy0fPDozHu/4N1kdhDgU7YEd0O5rbt833meBkf3K0z9dAHQ0g0+
j6rwR+14agwYPsKuRFmQd3qF6REr80Eso06OVZUaDux6x0YLgG0KLKTlMH+hBAv8Z7alj0ievi7Y
SiSu5t+HCLofPEU2C4zoGSn2TRNMjbbDgkDf0KW5DKDWfNcyAqv/o7nFDqSgVE4BJe+S7u2KUyWs
efTf7tSasKSkjd4vEGuR3WmPO7BDVgkd1rtchlSY1bSuc8oyyy1UrZ+RlhVJw1CRl4X28u+4hZWW
+ZrEOkc8JEVmcqFxgWNCuI4imRXejlPIVawOZGZTk6STOh/9V2k6usFMN+/qvRlIhQWFzELlHQ8Z
3amcaoZ38+rbkZ1yk6NDVdK056e2Bzh1fVEeuirW/aypZvr2WjZsriIqmIw9EQ6UR1QWeE1mbNCC
fN7GAK7Yaz0kXffKgS6+6AIA23IlhB0yOOi7BRjG3O690sQWupQ5vcBea4tYmY/1090d/BNF1XFS
W3wrfWnnEuiU7zO3JBIaTjjDJTjr7CyP5rUKesSStZ1khHNb4ikeUmuRFTAne7VWWhRf0um4vya5
80n+zrOhJln/NhoCHO0FZEMIdeVAD7g6VtfkFye61kwkcA28pAcO3tN3WxFt+/wM6drTX52vbumP
XLq+8WuFIiVDArMIg68CB8Hc7HZfWPipZ8VR3rKPZlZGM6CBX61oCuR4Hbcp92YmydRawLju7vr9
S3RpfM0Ihrp7Q3XRJBDfWcwXggb8Hh35C5r0HM0OQVU74yDJcEfAyEHoastiORB+QFp9Je88lJnJ
Z7DxKLf9Ipsgwk9RIB82GuHHUyR+GAeFyZ4jEkHGjuVlD4QAjF5+Tfuji/lTAEQTmX2s4VuBe4SW
vx0FjPmHrZqX0+jyVAePxQiPLCNQeZwviAMoEvFt/rApajFGJLaa59oKQw1f0h7lRp9qs0tl57YB
X0oKbuxrWdiMDm1kfVPWXWJA5lXd9GGmdT/STuv79PUI6OUFL8+C7PiRgH8w2ilbNiRXbhCdxoPD
QMJaIZUPRxx73IQoAG+8goYWBpyQTINj0rGX1eMacrrwJA+fw8DWKVdq7TUy6hmmNR3wQ+Z5BVs7
i2LBD/GmSGcxLBORH9VPvES0EAkT3uJ6shNNJIvtJDEApjWOSsdxUvLBfLgEUlcRv9YAalQGS7sB
e/0wtP2XLlmfSVF2QOkCnn8ZjqgN5wrANta3rFok9Nqwz6XHzsOLadS8qftMjwLs8pADP/PTrT85
EkppEJCasBsTepZDj/Rj8BVwIlUMZt05ueApuuruDjxF6U0A9pX7vGEBupu6EuIOeXkArEErZYdg
WBZf5Flqa3z7DNapVyyui7ayXvNYSZdxxkkNqQlekVdFYs6/HXlFbXFtMQigwjEyO34XEDEJoINz
v0FcKJyhZUSlEQAIcXGZJ1YJv2G1urUvw7IWf063ZUNM+1h5xvhFuAzSFNtuqvEcEDRKdR5MATC2
RS/tyVUCjJE7Mg78YX7UBJZpmoGTjZAhBtykhk4975U2fbrK65HHgAokQQYcHi/KJFteBcPdky6Q
Os8q3kF+kZrBf+3dLRedkephZWeKci1s1+Ncg7B2hm+MUukVlZ7IxEQ5xR5VRw9WOIvcSeA5RG/N
a1NFiAiW4QXuLExrNBdtovm7a0aGITPN5OKopmOPOWsk6iV5MbXKgtoR8zkTSrorQBxVtTilvdT1
yEkxralimjNz1KuxcX6jG2Oj0HQKiVNMMQrvUxdHf7l28JHrG11oOhSgG0CsJjLdzt2kCwFnzuSh
N2FHtmliTAVsqyOwiiyUj/4415pfxLZ65+pNCFVi0Ot580euMa+/nJcJC9X/oSSHUZfVI/ROe79l
ttkXjh+41b6+4qjJQqYqP4k0KvGG962w//N2xPuefJvTC3eFauumxAPlb9pQBslzPqJv+CxC8Xko
LVv4RwaEsIV1542RuocxZx6ug/X9VgfxVm06C5VGK34AjN6PWUD1lKyg0hnA+7iQH9sL7SDfiPvi
dHdevR5DXhhg20YwQyV+LlHuhDjjT1A96Cv2avSGYJqt1W08VNEH9GgiXO0RiUo9bCCMmfBbUxEj
e9eHxMxolkJd2xEi662neifxIIOSlsSBqzCWp1KSqd4zLeJBJzz4MyqWkDZ50C12hH0AVGjxKdvO
OuN6n3Yc7vT8lbfDtkvawjN4ksa+r3TBGkETtnU7TzM4Jv9x0AzgK9uhJcLc4IjS2AIJD0tLzmWW
8VNqKp2WVjflWc8ZHxQ2nDHYhpWsAwKXiNkgGQzONMHbmKrwT7R7X58F+trUvwegx/9YFrkXTORL
zwjFS7fN6lWi18w1WMQfHXYTHirlpby+m31Q7IhYd378ohg3B8guuYzqEmOykDhcy2WMDyOT+bn1
sCnnpOJExsX5BlJVAYK26ME1pv+AOtIY/DqsrewsTWiefaceisEcsfg0AgaM2wswR+SVvB1w/Xtr
TWgdD83b77a/DeWjm1r5FKvewJ/nBRYWslpanMx+tgVmjfBxkQxERrgefn/M8poDWrPyg+TMapo6
pm9ohIXqZZyEZQibaLHNOUj2SliiOgT2hZK6/WvgyhKYbL/MWsuDC9xZ8AZr17ddS/U+leTXRPrQ
8BjnZoODltj25t8PCMTEVPdp1sqs8fXV7MPYs9er9P3kR5pUsIzJiE/B0dGl+wR7UPu27yd6wtMG
wUjBanooH/58X9owfw8Ibglr6w3MoORcTr6z9PdrHb2L1f1ee+S+n+i1AbdYCTdJtarC/qlXZdOa
DqmCIrIyCNiUjQaLXPNmB89hn9V4T+BmU2xtNXSJ6rUxIJHYqGQSwBUMIAlHZ385jsz6LlsmP9iy
xskQMuBjVn41UX3ST1HSe/S0YEfLVh7sSD/4JTHXRd+JnK9Bf01jlocaSYdcEQpH9dzj8nDfON8m
tQeywCNw9C+zBMolTz7V0W6AYXcGEV+mCTDiDUKNGjnnQE1icYO9Bu1eicKHXScDUUrKtWAlBbGs
rOw8TPpVqTg57n+O8lskeF5QTOQrtb47ycxnDET/eqVT6oAgumvboa8w15qIAdU7RX6vWKGNG7vB
MbeKnnWdAPUQgoM9AYBIZ17bPXM43eUG4iSKO10HI0zRoLO+zfEI4cAO5W+oZzYMyqRW/Eaq6u6N
aPB/yUGk1Xl+CI/NTutHlupV9mtiw6NYNKn8eYO43KHWDHYfkNcg7wu6NqvMAgm9+GQ+qGut5UZI
lmgXjQWWLdN9TuKYfgOtEXZ07aHvf5jFURLXyOYOb2Iwf6LCVmLZA9dkFJZphIJT3hevA5MjSn9w
Q2bfzJBzMCWG+vIGwM95yrm8gKTHNvIJ1KI5fIKt5sEXY6hP04qRehnu9nQPe1/oOrkTO7pAb5T9
WJ8nRBEFa5zAxn8Q4SXcZ/r5RlvEtBEJ6TTeebpWIeIyCLv70et8QwMcEnyQZEZmURZ24dM7srCY
8DzBfb8EiU/jVbv8iDX8K3qHPC3jTsF0zYd84/kD7oCMR9QPu9x7Zyn4nggbsDXRQpZReNEKChU2
fbPkCVGl71+iUEzmxqpBJK6iesvOqXmNZ2GFD5f9p9uHHoO5iQrKwWXAvNO61OuJrvxiALJs9BkF
RxV4ih4Ix2g5wAad59Yru7OZfLVdHPm7Lonr3FSPEuZ13Og4K5iDoqebeJZZc4Yut4aXuLgnTvZ0
bx9EHv7u+4LEHSHKxK6SGfXM1WdsRIt+Y5eW8VEnQSAK+CIkXLZS5Kvi040pp2msPg4bNiH8M4Jx
TGSp1lFtDmcV8/dkFzl7RkKoDnLE6sO4DrVYDFr6tivOE/1MR6aT/efR0DPDAbQOdI9D2pv0gviU
2no8fjas5eWHjQbkcA8av+VEHjFHCEerQkv72RXUvbxn4IgkqpFdpaMAGy9rToik1yrcZHJi0tf4
Ow7S2Mn//wAf+S0oREa+N2E35iKV1K7boBBbzocSHKorWrKkrlLNRG2L9WVDFjU7/bWpIjHVo+k1
MHui/wLPqimGprUhgLPP7+nwzJw5VNofOUSDWzR1/Jh3iKZxik/KAEEZVvos04JSriruSb0n4xRW
MxDYREpMrRgV+2SFuPyymTgIOWX76/JG0Soy9H/Q2synyXkqOyrpyPrzKUib9D9viEraOSsX+P5J
zb76hV+sKGxbzBgiSyoPHe3FnlDkaYoNd35stRSESj+RKquwVD85jCWrpOgR+OihPUFiPEkIZg+B
ruOiShM+ZikB0Q3H5BEwgkFTpNXLCeDmgHP2mt3mEQngc7wYPNWVKXR9dLbwzl6N6GYcSOvQGkXy
S2ZHjUrRoL/Ck5a9hoCj6khthrAJnkuWY/RL/ulxXMTGZ0FSR5g7tcRHrjZWvxOa6MJkrYpJhBqN
E6lmFIzczWpsuE5Eg9o8YClzRa+kO94LcdJNaxY/6PyxYHRDepus2hLC5Put/nx1Ixk81O9dj4GA
NulXE3+N5y0LHS1fMuoB/VyQq58eawQzBsV8P9kFVxmYgfm6pQKZvNlyvQt16qR3V10oPUfxsjz9
jx/La/qQQaZq9E3vaYD7XSxySpSjr4ir9LmhVLKFfqn3Eg0q9McaaPhC3e2tqMz/ZOGaB33T6P7+
hK84UFCR5g0NAZ0T+YOd7i7D91zNpi+HwXZS8AXBekEuMC0UeD4aDdmp4OgsIKjuAb93aZXMILOd
nqEv7ADxfjvkbULxFGolA/hoV/q8axqgIHNwmhTcZjZQaKyljp9Dkr/hQLTbRHsiYg/15myeOiY2
dy81L8R3sIjm+KeN1XCjrfFGrEPZ4U+ljsDxKsaOJTIqOL8lCL/W5obGd40zTrx9Hpmcr/h/eyep
fPxuPmRo6AkR9s3iemdQtSBUm1+moFTN3VN1oVdfIHM1KnRh57Os5yxVpH+2OLZFf1lr8hOvIaBe
4gPZJMsh7LEvue1xfkqemYn83w87iTkXohkarjQDV92GFhEXayTN4zSr1KB4RL60RrM/sYD5DNmP
GpyyvjBMnPWfUNeO1l44FxjmzTe2qwKwPBUE3mjBjQo8SmlX44YEsQgTsu1/RzDO06KjQM0dTMDQ
TtlXo5c+c446bLKq0TuK+pBRTYyO+lgxTI0kowONs5nB0+5JjhKZabWKQzzMbe6mHCPRy8Uo6fl9
oxg2qOkNcq0ZZh8wv0rYA3NRgjca4U0FYKyJ3JZw5WbVGWHIA5LDnZlQKdqtYcJSHj1oQ+c3j05V
mvAVUr53q2ZCQt0BcCb4PixL5xbQuCK4LR3akbCe8+r9bEjcy/0GJmyOmJpC8uCcl9cTv8kV/upr
aMTtec39BQl8yseZrGNrdjWHPMnxAuXWn1hzC7aiYlWz5+1jF0fkeg9C4buid4HeSAT+nEc2nkfp
xy1fRyL7KUHHa06JRJqbKjpobaqBLr+gW/6EhjVLOgJh6rjhrIgz5JNWUTTt6830e7zKxc3T1096
a6DM5+M3Auu3hn9MwasOLTqsB9lOskTgKS8f9UKjr+ZJSTaYhpSN8omJeDoK5GQyIVMwma+bgGxB
aEHuM1VjX9kownhry9KlpBdr/D42ycLd4iI7lrmGw3o5T3ZXeTXIEfo4NV4qtnLhRpvczcC28Vjr
b9NwbWx+zSFflq0GXyYkHKMqu/pqK4zdwzX687UStMOhLZs4Hi0lZCcPN5In5/jhCPdEz0Umfj4Y
vbS9tTzMrDUaAji4UWr1PpCmVhQyzUJys6kp5MaVR31noxveaARAN4mEa9YOb+xtEFGLOP1tLMkB
kGZLZAfLN/bzqskvhxsFH4+1DIhftNe42AZT1fKqu98s7yRqZEXy1q89eUpJpce1Q9QAAgA7iFgb
9hZpZbKZf/oAQWnJFgMQ70+Y1Osdxz9tw4AbspbKpYWwQAfhMX2+ghwLvuRNpaeod/7lics+Arnk
bFMFSiSmMTKB5nS/VqKxhb6yx8/YKaREKPah+xrXJ1+vqp6tFX/AuNeU6+w9P5UY8Vop2wuNJnp8
UVUSjk5B/6xJ+/AlWFGLLNX3Su43VhiEqHg4rykpxwhgN7Wi2rFLDgsZjPYeUSy7krxJNhbA6pl4
QaNvJbYoGazUlZRceU/sCSMbZAg1sIxKmfXki3kO2Mbnu6OuDvQqsiab9CKjJfodvwW1P3uXo1fq
ew9Iki8gnAsGdQGJiT+VM1TPWpWjO8wAUiHYWN82xhLKOBzPvvoOXkJYs3kODrZKOrUGX6g6L/w+
7hInFOGDrjTZBu/xeWsFwHIAwH/ZEnUy7aHD2GRAVBKKLtWbMh5VkkOBjqQR9oF9d6tVo3L8dHZQ
E6FnzX5fuCBg58Jq7zoU4UN0gktBNeutf94w0AKm8WBmlP16MsQUVS21Tf+KDoD6OdVqPEbs8s+A
/ry7+uDuBqZXnYfhsAidy/w58Xlta1E6Bh4Wiz3TFkNbaI+x3tyJVL8ASyykJKdtPgi7SnLXwFjR
zrCrBxkRvlUdyWHXe6dAL6dV0TfKYN/gaFBFXcOX/Kli93rMOP8RrPbBEhSerm+juog+fFcxAI6v
Ui/hOPuK2rfsUiHJr5U+dSifxoSrgGJiIxAK1HDCqIRboxL5IxAH5XyXpht22tVgoBzaofisanNn
PlnxU6w2oM12ZvvprVtMydU1tOIkEpprB9mq2+30g/c6M/F1t34cNZ89UcMUSR/ve+ViBggInzg4
mbv5mth+1xn1TNV0AkWnGFKvUseP+7m1BeruEVeMOX/xGd5HhcouVSKv78e2OyN1Iy+MzzXjgUuN
73fq22dOwdD1Ej8p08P+IWYe4JIj4GKgTK4k/aFPpoQ1izKMsVuH1N9p9UIUjYveEfsnlcvwah0M
JWf6z8VbjNQbir0lSDAIPhYibEH2yxs5/Wsw/p13pGFs22+e96l9NNnVWw8X5GGBAWw5djvhIwUC
kCnRDwUYyNSFx+FREBJmfHBygXNsLVkPOzt+FTge4idj3kFcASyHWxogvn9iHiwSXbRkVGzGsEtl
EllsOm2LLbN0GpkBxAFtQcl4MmWUT7DJCXx5pJGMAHlfFknnzdQ8St8dAtR2j4AP2nvby15T+01H
lEsLLdq+b24UtO760iYzsc3NU1vJbkVTgHCWlCxyribjDZhnFshyLudEVx+fFfoDCRcKB2P+sF79
gKra8xENGCctTX8pYs9cl1HBV/v1CPyEy9bwu3sTMk2TmsMHUFlHtb2GigOzm/3V9NmV99gcLl8p
UVJCW6ETbhitVHvv8UB4RzCjpfJi5nHrX6A+OZ6KrrF31TUcN6JukHyq1kZFLcQek0qdlXgCG7hh
QPCEfhErWf/fbI/9okzpc5HlczUy270yRoAn6UfrlbujbE66wim96C0nzNAt0eH3vX7hMOaz76uX
o1+NkQ+14B1amxTLLL1Pn+k6cGDe3k5oiBojruKCJkuu2J2HeCMw7lCrypkB1rSPUbjJogrOx4sw
V7ypJUJTXrbWHA5VCHTdN0ALOxdtc7md2J3mpqX+KOLbtICv6nuRo0lONYbVauSPzl1qWqSTkDey
jLZhQwR6uFprvnGD7z1Kov+TMOc6ROfgLSFrPp4RAufA7olWPDwDYrMdIySxI/bORmQ638l/FeTB
Ct+gYyTLVbfwfgUs1qx8XpQKsUM5SBNNrniXQyhLJSK1zJ/eQsVvumEGc4RyqJKFM7vagYWBcaS1
bqbm/c2PgGr0TLiLB0I7k1sR2tknafcyKbmupy5gJ/jOE2LJZQvDgpu3SwVZdTBVEjUJIOvDB9Ri
6FmBAu2te/DKORgbJWGklrfyAi/GFax2RY7KAN7tW3HqD37WU3syNkg+DHET2S/0HpyCrx+bxlI9
9/D8Ax71SUgYocfBmyXgOdtgYqaK2l6bq9a9yCN1hoIM45V1/iDOLZoH03Wo54u6CZZXjkcbTDqC
1iiYAh5z0J0Ae/jQz2hGaAMEOVOA6kB6Qh84WfwdHPigTGvmV1vyTTtfSzw97+V8y+/nNENjA2c2
p3woljRf+qOSoDyU8bBvD9dsXsaM7YIsd9fL1fdFKRusrhDOfAqTQA0a0WFuR5aXnjyxjeO7qjCj
qfbQGoKKm2u85Vca/CBn4nbhQxaE84E+4ALvnmreoOZVu6DXAf9LLEwSut1zFFvaJFljrqJMcsvq
sIcTreiR6T9LhkTukHTH+CaksQzduy0xwD+6Ozrg5IZyzJRXdL3bdgAzi3KSi/Uto6YLSmsozcdU
eOiS/Z1LtIBEkbQd1xhaaT3crTmLfIcqmD4/RsHF586GnYgJ+xghmuJ+DuVGsczZxEaJ+GWQsOMm
B1MinOuw2HWLmex/604hnSP0qnRQ3AWColSd9vsEng1fcffhnHBomMugffJBeMefqU6eGdYdZ/JD
ve0EImlJrRu4Jnh2ohv4gvmaBDaJ626FOhF8UZ+ey5Uey6vHaQK8Ok2A/EWslyifXFwOCA9kZPpM
vzTWr7+7tzUDNXU2iV21kPy/eWwYNwUb0nR0Y28hKAutmWU27fcqYCbdk1ZrNUIx94W/XeQGrhV5
pKAvbWr+xIDIAqiuMZE60po3OOnOJNJFP8xVmTJa2BG7TLbhxeBMeWovt/MClyYTvFl/ZSrr3qHY
yIsKDcCkjLDrRnLZMrOe/4L11gM4iDGWB7UFj63Zja37eCWVm3jD4OlJkmuEXshH41EGAPszNCbW
4dY3JNO+AsgyqJUZkQbOBkvA3eUq0UtzvEFkUjgdrWszy3NqgJt093RYM/fo7B7Y0GutUAkpnDwj
pGy5veFZ9nZmuoZof4k8LOIkFWnvEXRgjTUNQ845dblbUghUTbpWMd3DS0+eDmRzWaZD8KqgkFTS
UevVxfabvwGAFrvUfVQxaylptGG1zLbDpsrHJ763O64zI++WU598DTfp+WTRUipCG05VXQUfqIoT
HHZXWe3TMCXsAxf6dcP3op61ICshxgA9St/nr65g1lhX5MgGd3vic7qCRw2aHyDPNAPegzs4LVCU
mrJaBl8YHt1p+X7tUfKO7NDA97NmMMRu5qCzsxXenHdBPIdbcCw4w8+1pLIW8xPlbU+dav66Lu6H
hxGZ882x5cDQJQkzPkJwpWwhHlJFuO1jWzz0Ei83BKkjBfkdOq2KQV/LY1i+zJTY8dB0pSntzibF
oB3iIkcn8nsONsUbfc1WPm90wBzLgYthQT8tzmP8GyIpxadFm9RUlZyia9WNcXOklM22W01/KSAF
lVS8nmuzHP7z1JouizWEA7faEWv1bhth091UkSipWdz3Oe2P8d13lvpStoKTj4Pnhl2qRoAJoDhg
/tjzMAXUNL0GHq7cG/3713oSe0nSJu6zyZa5eLVDpLCZbPD3eJWxcnB5bh0vosT60jQh56OhHSX9
tkryqrK30wew+3IhEMQXceHYhqjhOBqCnfoVpGe6RevwpYAtc3FQlHil/KrmU7HGet/774oRI4Gt
zSlQcaV4xutBHiQqrLIejvji9QvNmpDlkoEmrNZx6AJvKHi4JFKcaGTaxh/JMSMZgJDeSD6DCqZX
ZAHXfcLSOwSXGqPwP3hXieR5g8lVRLpol3+m1h1x4tzMxzVWekEcX2eMNXuVkJfvvzUAKfjXGw7f
fEaJxr0sfcTIb2egPefscgEkFXR5okhQrkqoZEh7H8MzlDnjM3N8/umApq7ZCROydVT61AS92gb0
whmgbFxuC007nXldI5TgoYBPB3/syFQD8z5cg0fXXTQrTq9X38hdbV7rqsSmZc8J2nl2Bk5uwUkK
gFeua90c0En9H2TgGDbfYgIH0AinRbD7N7JM2qCVwb72Ul2ZpkAv6ZLazNkixj5B3kY7Wt2rsrY1
SA5L7qtwf9gpqq3BYouf0Y8JOo6taQ2jv63CJNVMD9JIxSUjResmTjd6M5co8ixvC/baBFHiulj3
TektZ3jic3YDBaZCPQ4nA9tJGc987zMX2dO4tEZLiMhzXVmqm5ToUCCSPBAhEwGgclwt0JBnL8pW
zMYVtGBFfX0/DW94zYSzBGsWnbGyCcDBbVcrO/R+xBfonqZd65K2bvEI+qHfPUonATPnNsqYl5yz
5aEWxLWd2MZeBbbx8+lul1E9+OnZQEbFNbc/z2Y8aKHlOAlksPJZ1YFYg2R+/qzXhNMf0fbhorF0
0UKuFO/YQlWrI0IrA+d9fjT4M2fB6FCvO+4XrGlTk7GSa+7huN+fNQuNI75hLshUzylwofuTEG5k
4F2RdUBOvdVNKBxf1lFJ3B2p52N/qj/NUUNqWvdb7WcLNperjO2y6uo6Wu2tYxsLNlfRwYXexP7G
PHZBO2aSjzssYtbrFpawE9uMLJvC3x0QzyySA9mWKKTpMUoFV2SK4vyW3OIfO//5S64xqhERqwEd
eC+5sQROJhehdxH+K2kXbpXzCrGsiES7Atm4WjX6JG28b/XRInkqPjUCJ7CTO0daoF8y7PurLI4+
n/cEL3THXZpiQUpj7OdW/skCZv/dexgq5DRoFONMdYdAVASZVnNvsa6uNcG7qijQhoyltj5kGgk2
GWUi/VXkVuwZZTAsohAcMKHP2h1mrpUStYMcCIuKzIzFbrUabaBq1aSuC0M83tC8SY+XH78TAujn
9iMgrMdIVWrZ0GmNlZlxM8iPcJnrYxvCWWJn4VMZXvFP+gQ+J6q4Pn2TdtXiwIVzKZI3sN7AWgQt
wVGrHt7gj7gh8AUHXjMQlyJsNin0FKKqgRnynv+KDA9HC56GPL+eGLM0zubZnKeaOSEDbKuSzq/j
McVmEFv+IVvlAJcuEqik3adaQEA9igkUPw5jfLjfJ1wvOy9YiHTBudEQ+zMRDwmAIMQjZtfrSz1C
HB3t5zHudiLI3rFqrvWvNVu32MiDmkjC01dVAGl7AgzgyY6UtBUQOKwU90I9iD3W92HF5wNmX2O4
92TSK++LEYft7JG98K3rFD0tIh9hPGTIpH9fpV98j5qZsjK+6NYjZT2yV96dzM3AgvOiccN+iNqx
ZbinxWTeAk49Snkiq456h2ysyjyjZuxExp87Hnafhc/H4Fwid+EBbL0U+ssur01aYXqjW3gBcStN
/264doEGxxOgTyBpl3moLg+Zf52yhQ1jzr5soGL2SYu7+ZjsViCjM2MOfgB5Kdm47BKV7z3jMW6F
z/ZvUATd/W+1jMr8B67P3hC1B6NGyxuzdGYmtXGHIjptKF73JzH8p98L3S8jDnWt3rlwyW35eLrO
K2gpC04IgGK1/S/7UZLIcvAMDW0PKqwcajcpj2Q6U52ABMQGxJ81CovvUgSxgaEedN3tJcjoJXo1
P2MkWbV53ndCmFBtb2MDpbXn+Lwfrc8/9JgG6CLh4WL6omtFggClRPnPQK0eb8uBJcOKNCrgj0yd
zD+aZsmytsEok+gUABD4OPD2mqZ84Wrn+vf+Q6PYi7cjK85w4v1Azf9kqCQks6gPL9147i1JAdbp
uIJgFOeL1+Zo4WiABvNsKQRn4vXF3yPB7oWs/Iuumi4CgWCdPNugnFr7z5Ox3AD63QKv1/BCfVPO
6xT6GgEXZAlWHnd01x3Hu85hprcryyXIv/nMQ7i/Ayuo6fb3MRf3efbH9ITLgPmZo1y2kZy1OpmN
ar2ettGdty9yKE2mqBZxSWMdVtM5Xss0pWOpBezRR1lJaWJPu2dZOJX3NM+fSvtI/mt/dwjEdVj2
snOWQ65Cs+Ws0kwzfGGdA8weBabGozuN/KB7ilh3Y2GJT9/RO6PVKU7aOoVIi6SinQVqnoUz9TS+
pirBaD4160CIT+Lfz+JePS/33LUvSunxqpZWceg6vGPTqUnj/cdO2knczBOxHEzK7hc2njYSKusM
eRdM/c2KQ6BpvZXctDLcmcW9pil/LPcSu6kml0qTjxScjRmRprgIKbrMXISd2rimkVzLZgXAE4A1
ifdS5FVyIB5JyiGddOa1VSNZQJ/ZJcGRkEyRGQ2+IQa7YMixtIMabNXDINoTK5F06A8ly3oryMy8
P+JZcrVQieAwGH5a7RKjWp3HIPr+yqDXvK4UIZoMJI+VPFPmXS1GezemDUFXj+zyJgH7Ac2H/5nS
c0sALUmk1IuDGafOQm8ELHPniLUStPbz89IRa7nsBi+dYQ5sLJvFZZKmX698/8qclcsQacAPwrwV
am++vzU6U6mR4Pk60MUyhAUlpyxHG2jxJjVcaikenxocIw2l5ufwnVl9KR1bqXOVwvCSo8Q/ZCoH
TdfG0q6B4IU8bLunWuja5d+NOG6nGa0GFH+Y6TqAyLhe76xityX2mYeyUktmQNtaOb5qFdGPACAs
z3z8Gh1w5E51YlcaF4cu0axZolTd0+e2F7XQOhVLvbecrJoNCTCdlo7HLPR4/WiMBUcMCxNT3cmT
rxw1KkBc5LcJ0es8CwEdnwvW318Zls9+5K2Kd60Mxru5oG5A9XPwfVVlppQ6MsW+YPFP7S7SvImD
tDirZeLjdg0RXFVGjU9/Mg3kbg8cJxn6/FnCtwkCSUqDWhxHRhD2YBtuYWf9gryjFMrwEV2GT+2W
LAuEiQhCwpkOeMaFBRm6Jl0ETKVD72ggRbZr+2NGfwCzGaev/TcKH6PlfvUsScHAR439YtvM0v/r
dSquHseqky71B3Rl/owRYjR9X6/rGe5TEkaBzK8wevY3nGLaMSnxibNrQBvXpyQjVyAYL2pcdUsS
dKiJZGqhchOl/VfCAjWobZN7RHsXEWgnsLNyHb7UntevG6vMZ6lDM94lYYgduaqSz47fQwCuTRnl
YbVZujDkf6KpA7+HSyhjr/eUBO1ofo6NNjkZ8AamT08MPJ78PnqPRM5oEcloy5fmTA9Xbsnpc1Y/
Qox0eMVlxc5KFpqOzrziJb/vV8pqZqQurxJ8oNbA98L6gJ2dw9NrtCpxN1pIGee3f37z56PIl2IW
omIlyNqBdPkASB3hkTpI0Ke5Z80j1QOrO0IYMV+NWOJLZdha7RzzB8jJL8Vdp/Nl8qH6M4aeSd+m
HWLkAA+2O178CQLiLTutVLzv+HTvv81qAoEMG8KHgrP4XoxhiIk+9hyG4y5EHlH6E15pfugra0vs
XOlscD24F5W9lRs0rqan1T/jQe54OMM4Ej4E+mSXhi/04WUWaoOru1hKgm4xOMiRJfM8cxWMozZY
Ba9rNx1zpHBwSYQIpQ7/S5IqszH1M1ZFk4UxlwAZMProoEjHuPqZC3aK2qfq/I/N40AnxgQVCvXZ
lmOvZvlJ0PHOb0bilQ5ypysEX4EClzDk9FNF3Y4J22ewSueFoK4pE3IfqzYBgWjfAtb8i2MOuQeD
G88Lz1uJq39RYCNLiVkcJOTYUJ9He2fWcEdR6EB5p2diarzmdM3KNMv7/3KuVNKOHToALF4x+fEM
DAXQvRgAEqQ201TwYHn1aqzFv3QZb2EBNm2/kL2sJ2gDGxlVGd75NYChNx9AZ0G2UmQVFl6QxjSU
05MnqGR2sAFAoVipqoWW5EHjEYax0RW9Zze4Q7Uk8uLsMkEJV3nbvKfy9oQ8AEPOtjbJdvFAEDy/
zX2JtslJl8wPzZ4WYBrIktJJdEtFtGykQm4vhRmpT5fzcmyOwkya8/Qu/4yfRuohNknvfI2M/7i2
jOEOB4DC4SMI2uoDInpb61VJTlmslpHeizVZeEQagLyTNboEkQvsYdx9+9jowgmCqlQNfAjGln2L
fidRC52CB/BTjSupXTo0mE0WegAijQxALgsR1K6ZVe7Cfd5qCNIARJ2FGOIlt06ohzZLxmHxsA0G
6dwrJ1hOZF8GUvzU9YmZMVGtz/CnSpEwtSkB5HstiTAoIt7rOM6IQFh17lKKM7nKWy5XQzs/pos+
QRD/Zq+d6ebtfMIDLQn5KlPQsN9PkvmhX5W+NixnmqniXrvOfm3e3ITd2HwPjnE8gk6+cl3W9GjL
ifTsoVmJC4CyiEvYW/G0tmzomSYyNVL/p+OBiJHjudB00G8oGaUt9Yba/5s4dIAHX7kI8vYELP8U
GCOWihx2g2cuYCTKHZoZFWAZtLkEvwXGh05BXBlP6e06cL6EJnFXr/py1FyE1+mWYqXoavxCe6Hv
F0ADAgvScxaMmxJm91hfT6IvWFp8UfK9BwJQlm9gzaXlThMuVivqmx7QHwtMpCqEFZ0A/Jmi2+4C
7dqvuiJ/XzPBsuHtozYaysOGGVc+R63DiA1AUQPGXEowt7Pw74zUH5j7el18prUZ7NDDcvRsBaCS
R00QhYyAtIVOzI197fSvzHlyheYobSuQA/3P+KQyvIc31F/Bf1Zl2d4u6fQAFowPcSrfS97mgAxm
Kb7TugZknSGH926GNF9S2RW0ARNeeoTNs0ok16P42CxgFGXiyX3vj2YQkLtO1jYIYAMk8R2ogJr+
LQUTzEoHzeg1oUNWAln0xeEiocbKYR6HuvN68E4kNr1bLLXA/PWQZr1Jti/iO83TXUYxFmR3iLZt
a5louM0OvdO1qAasdS8lD5o7kDnkP+gonwSoRYWYtFuN7u62uho5s6Yckav2Zcpa3ieob4j54FaA
RNmPeqTJPyl5Whca1dBVTmHmnYRBWglDhio11bXgqFRZ5tPWfYzGrOzh30/EaKjqYR0SS6OlPBi6
pZXqLSTI1hOAQM1gVrORpWWosO9GbISzW8+pvDxzePVq4sDs5xPj1J4cqY9AKW1mD1HhzX0/dImz
KpPeQPweUrBGoZzm+7DjK5MYmD06pVjk/gZdjepPIguxfN7qsVpjn2cu4cwiM0yZwr2FX4tVAt8h
0Q9AYaUcjW1w9CZHodDZt54YxGpjUIg8jmJANclQHzqLlflcKd4Xu6O27mz7ONFgCvqri0SIPk3k
izn+1MhdgkFkY35+5c/xYUHeXZpcA/A358BYkG/3MdBG8bF9uEDB1RjXor/yyaVz9HfRqcRK3zpz
EAcddvuDqcw8CTmUFNUu0svWIDx8be6OkKyT95d05tQBPB2AnJypjrhe1ZL2xJ3+tB8u76+PpfDc
XBmMtXUy5tFx5RLrRLmkaqAX58lo+fcZsVszftsgqUMpfnay0Da9IpqSHdykLewiKxnU0eLC/52h
G3X5SR5Ab0wxJFEFNOWcmLSxqSqxyJphYGyxq8oqaXsECZGBzx8znum/h2wvklK1xYJD2Ubbn+Sb
qty/8Bb3T4gZSO5zmAzfgFDgm/rSqTtC7kZ4JiZsrkkrdeM5jn7Iz24GeKp7ZFbHwfH3xdzs2mn+
GDVr6sclF8NdAQrdLdvDn9Kc+4XfD4KmsVzRuQLIHnmDoiW7BCSqWhXfUPiiSDv4HtMXeBniBbNu
UbiFP5ZQp4Vu5adG98nQ63Y/LnXqKexEoKlqdRnEP1Ru+4dYuZKELdOSb7x5sLzzviD/FEUXE+Es
e8jB787PolUvVxFieYs6jazObmUEm2rLBUy97+aRp29jRbNi6aQg0I7WY+mE7sxVaGhqbZ0vQKiB
CCIo/NdZRuOlaDH+TjaNkqRFkAVMMgfO8Xq+85X9Gx1nXM4tLz8ZztK+pc33WSTUKDi9fy/MIQMp
IamUToAPTMpzCHcZ9pHazetAlJyQwBQtdnkoPLurAzZDqs//uxHZkB86mgtItyLsuPmxbYN/Uyk8
ox7i7FMZo7Yt2Uz8G0UtW9TVwDcUd80bwrTYZy7LdM7NTqRyG1EU+nJWB+Dop0if1CXtDkLAO+bD
WvsPJKk9yyq1DjDy3jzjx3EKYtMi26MvJ//2CrmRsX5pseof/pSgwB0CEmdrYpLSEii8yeydHUWh
dzAPeT7w1cryg4PldimWyA/Qyy1Fb5/E2cKXvZU7YW8J2cNtBJg4ekFKWjorDXA3N5le2oB0X0/G
0SpqupkkSNuYMN/9jl/9TgN8q/aJ1219W6ogZzu14bygx83atRnRq9A+uEBgiXxugD3lIOFJ8F33
+mXHZB4rpBqLPr3qoGXMXr42HGqNuJ17Qjv/9U97xSMPydbsTLVduvLp+piMO3ijTCPDrIcJbqkb
ktjanWrZ3iMc3iBV3VMFDY5pxrWace1LGK1QxJ6axct1ntISSoIXImHLIyFTMrqHagU6VoPeZN6D
geS4q9tRC2MSQ+ha3EaSmVSvqkBSVFAYg+mNTZEJjrOt/WftAxdb4IxabyD2r/7/K3/f9XVifL8O
OI/c2NAnbNRY0tAEacmYQNleEXsnUUnwp1yiv9tYEHLQfPIKmEy4JiKGtFJkjQFmuZnxPtzoiK6f
b5twpglS0vCcVWKJkDXv2HxFWvuHVufAqV8Mw9q3mwCvV2LBExNFwmJ+sL/W9eIrGytyPVe/EKtm
a315Q0Tt87xI1qe0/lj/fs6wgEACZRzftQ3dokaz2+lkPd3uBkIwfu28NGNlbw+7JxxnPEOuLBNz
8+VfLna274GsAwBWhP5STPDnb2+T9DhfO96PzZwwYu93Wad6aQUkxjKkEPvzsDyBK4uXHh0R2tGB
TMEVw///GBRNbkUq3F7KMXiyBd4Nc2mTelw157AESfgQVarnJXFIM1inaf3clrijVn91K11VwThE
2uLBQfqIfr60pkRjpUZxk0l6RIfTHYLKLe9v28uZAlEed8BLuecRxDhvf8aYCXtWwNVJXfeULGek
/0kAJEGsS5XsCP+WJQSCyfYkwfi8V2dOokYckvbWEGM4nrsxNYHhNxThg+tcjUoBJgOAsEifKj56
O3q2oBnjFS5chUWivDWQ/XZPY0RnnnjiXrrFR6KkmfBX9J1w6kjFSRdQzXmrn6yFFyErFEBbl8PM
F0S0bEyISYY7pSddnzTC7HAWzGb6Gp6Khjx6LRrLZTYX7IUaG14rjZK7hplgX7OP8yeTUGEm7Jvh
UY2oMLuJKC5lvzV+CGp0/vleOqfHXWqN9XrnyzWWRMlAr7bG/dGMatYUcWgBCa4RPzP+42aV1kGA
1q+MzQ8BGnuYU+bfb9AtqLEfhQzyQC1XqLnMs9j/Rgr9ZL0PMcv2+Iy3rbCB3K4VAYSHs0RjdxT5
TRhZBkLRx92Jqfejjx9NMyOz4fakcSWNEC1hcrKUWUr75ZcaJevl4yMSnFlFLlsb7PiZiWUWLZJe
4YipK0o8IDQQKE8/vOPWPzCrunZUAOSvV+oKiMl5gbFJnStfXPEazTjHyHzJVjlyIFX9sTCsfMkv
hKeHI9xtISii8M8NzzAut1P4C/yKz07TyhbKdM1CvdCyBWLC57FmDaq4Rbp5GGVv9jOE/6XZd54j
evq3YBZplY2UnQPAV9+7TkF985JEbLX17KuZ9dNOCkKSUvQilgSBNt1naAWOktRXGjh+y6a2L1Z9
83OmfokZnLtfaWL0o+NCazRJeaYf6rLAD3J4IdiHGfYHdw+LHEgsNVSk8GU5VIZP9zXSl0AYzW0O
NmiC/mtRw9HDwBwNrpdULn+ilmT8UqwOcaVHtSIdmWoBGEh6mHilbDc+SfeaqpTZVlYYoE/d2Bwu
tMgZRuiby075K1ZHLQF4AHcidX+7F8j70NFlY6gWAT5IeVTZjWvDZQMFQtBnAU0wadY4mvaJ+t39
D3ilDp1dj/d2xAkw4BCw78zP2N4+LrxxKGeipuKZ9Em/yrpmGl5akird0cPgG0vD3Te4UXdL0PMm
f/qchU8mh3qQPkJxjZIRxUwpKeneRwSPgp73aPa66wMFuf5RuOcezZNWi0pKxoQgyXFlrzEj04yS
+JRlgIvfncks3fzoDcBQwlYQxu22UxKFx1xlXiNUl/w1LDiJJc5HQRSNW0Dkv29G/gUj62MYED2H
IE/CctX9sybsDzAuy6790JGXH5GEC0zQXmrimdLpE/nHt5nj+AK0/gHSfm7rfSbT5nnlEb5Yueea
e+cy9VxBMDlflWjN7+zisXCdx3Lbmpzx7dBGWH76vZW6eBrc6/3KQuIsDQCV75mZO/mvzZV8LdP9
342+bnuOm7MwqWfdx5Lc968ZS9qBce2lVWXvHZaq1LKD/C+KNDuIGYB0p3us3UUDiTVio8duqmLi
e0z9BFO2M4GsOIrSLHsdaPnCGUXtGetlTAfIdpOOqg2KyPRphPSekxpN8Nw6l1/0ORF2rusKiu9E
GngMFK8+o1i0ESmG4Mpg49gTC/JL/90ifzhIXzmRSyuTvGS3uIGwkCZ0s0V14J71PVytaCX2x/mn
skgFVOKgzFnKPmgtxXs9vuL/L+R6p6hDDtewCO1LZBRAhG9KIgk3i4jS6fmTYW5GwSXtlvPZp6mW
H3ocTHiIA/epgDUd8sT4lAgVGbqqxMvQ2rT9I4GHPUaAIiArEDG2C+Ate1NMsMDIKrHWQwTjJn9S
EGRvmxTokWr33MxAyxVzG9dKpvixEcJTqY9CeuJpcOyDRV+cZ87x41pcm5oSAaE/7byVDnJTP9xG
uUZYvmT7GfP8BRvB4UQ65TuqGj1sQIB1sIBIwSIZIidUM12xbxMYSg0xjpkvd3rxyi391PVz47wx
SUXjQuYPJaUaTts5OtMNdYj3HZxwuPFVyfj6MLHSj2Aj19CPchKGiVLdX1/+H4da9kO1j5nGvKil
lDwOGhh1FXpsSBBhXETPTrKK9vpO9FiJ51suIkek9njZt+v7XBZ4S2FX1EIox+pRkcXfIUuWVe4c
465iQf6mfGobJGVGEmFUMnsLt60LMoZcO+vkSyDsu+Q6rXgDoLY9f4Subb3Z0nxV+yYT81FnQ33e
Mbwb0oWWXyu60555Em0WFGQcGpOKjZQuv/EaA3Je+Czp1ClgU5bbkydKM4EQE0AUyKampTioHhC9
pCWpuYA4iEdDOmnb7G/+JreQpXAMWMxB8OxvoNf7RL5n/yTWD6UY0leAr8ZaBCTkJqdrifYIQHNu
KqpeISKyKEsZPy1ocyoXRqMHSTpro1LaAoO5p8jp9WhEslNIrSR9VlFxo31I8ZxDQUy8ZKrvDOLB
0XosEtH0wfmZ9j7N9DOFJ2cabAZHSRpIwrL9ACMGd1gaLOTDpeke/ETVGDWB05bloyRh2YfPL1gM
AQS2gGfdS5QEkkLY5phQoZGF1dK1Y+T//iMZ6Q5tg7fvU9zOpiYOVRqqengSYxl2w+zjf/d0+Wos
4mHyYPfq5KwBVU2M+W437I/yW+aLG9G5SH7TAXwwpwEYZY6nmt4GGDH1jIZvuuNN6EHsXbnHDOpp
aLrsbjA+os7IZcN8pkQxUCukDXxeyEEMKn3ReQkLDkF56axJbgbxKKZKdFXI5MBmG+30I5wPaLng
7UydaLtv1WaoMnnf9ws5efBowrp3ugv2iERJ/wxDSVR+IrXUTeHvESsWcZRfO4ubPy7/xHmugh5y
TnrWGC1x8fOpS5tqiM950iv32Y45GqAQ0QqCrm//8DA1oyOmcb0xZ/4F+MR53OlNePW/+oGD/dEr
5DDOh4nPReCdYRldoSkdeH1tAP0mvQtmF30X0/ZOAi8ULBy2kVQ10p6ITBOElUUCkSvSM3fRiiII
ge2Ohwnr+nswbPAzgQIMyYZLx/mSxScOFoe/TU+Jr1amhkcqLXzK1y86LW4+6GcTUfqoXJnE/APq
GNzWD6XGOq7b120qEqp29ItxeiIZbHNT4gNturkcmWQ1WP3wUeGfrToOERbog5PrhIH7dfqeDLnG
w6FwRyspNWkS5vSkKCwXPHkHwG6+zqOu69pT7jzoXnQBbwPyCYK2BqM2sGXHa1ofWx+wfbSSNKRH
icTMu6LXWKZO1T26k2V3MJRX63+fEt16ALyzYNFOZwCsBFHpKq1Gmv1xKYura+VL0hgPB6ncqxyz
30mYsfNn6s6uLJ4V2jeemxChKa8SdOvl3BNCaEMtVba6uwACr8jwWsRYluvWeEV3yf+7OAclO/LU
yTvT/NGuz69T5ozavXIDeK0ororUeD+k1BpjGpw/IYwXLpruV3c6Qmr5YHXegsRFfjnsVYrFVRmW
S8rZc7rSIDxvaQVe0KzvXtYUZV3yIq37ZiO2C6OSj7W6eU7vsVTWzAuaxvmf0ZA+WF0qA5/KCltr
a6+LKumR+G4UCaYDvOw4T4/L1fB4m2PodiUAiTG3963zYV3zw0QDTmm+LVOfn79HM0V50L0JvM6j
YNLbjR+BijSomhJCHnnOC2cLLLGgBPJeqtnEdShvCkH697vxGaN6q19Wtgwwl+uD2dFETQlegoFs
zdhtyepxJCn9+ge7hZmyuNR9lpSVYJuv983xU/06ITekxyt9tjL49zxQGYc0YMJzmwQmc20PJwrR
erKLr+OSYCIChCHUnfduxtwdbop35IaVYV+5292lursGOg5XWcIR+IYv8HokcGr5F9o2eyIc9MbI
4jzOSTFGK+BwLVLzYgPPW0vTV3HAjl9bkr0aTteQoIE3XszdiPuepXTxkRSJRcpzo4yoMhimUxpI
26Pm20DCBBHNySjSndOitd41A9ZIBiAh4pIiUkopX6HlhLiPEY2X0Uz/mQgR0C/v+YJ2dMl7BVwZ
JvVacUN3R59vZ5y26As49bkS1/ymEg1bFFuVMaDgyWUquZUSDU5S6DdM3V31KP/6kyECYuqfxf+C
nIKww99lqS/TI8b7ETpPPfO8b0IubrG2mCZtsWV1Q6gvMKGDoW+TCUmg6JI+topGDlfxBOUDER0V
hak2GMzohGwjhmvb7IOpAesCegcHQ5jBP/vJht5uRgXifwUQoOPanVfBykJkUGcdJ6bNPwfffUtU
M5FdudybCUOwrx1Qo67unavEJ37M27N9xkX3J7rvTgE757blqUCgOUR1HqmGGxWAA261AMWe/Vn/
voKlotSY3rSuIG+ycD4Igg58+FVjrRlJRpnZMUZtoW/UFhjmNvPhBkzsFMiqplln+njUdqLHTxy/
hTXRnA2XsAHvF3/+LjnHvJJwCgvLjwG89yO82iO35oK1sloT9K7wpbLlM4gotnvVqLzl9t/dsc2W
Bl2nnuI4eZbmhqQROcsElznFhQngGT5UDWatxXglO3LYDsr4Qw8VgVnkmr0gB7wQxVGchQLu95t9
JTgL529i17SJpH4hgTanHUf0wvR2Qjbu9QRLln4A4dzW+BDCKDVa5a9Th7+dvaHC07qrvKB0Ztro
atBYfP6XKUECvqPCyXvU65rc1ds8BJEbYUHbCCKYyyria8j+VZpsZUrp4tWS38h7+8unCtUHJVSj
onAVYYbAIz/pl7ZS1w8UXZoNkyIb26hC8Yvq5DoS6mj1E4q79TR5lDp35Nqx6ciDOdaBaaVlB9zt
18GfKDZ0JmgWWOYwX8MWWoKLLmSderS6Z686OCEGjlyoD8Z/0N3x3hg8+x5w4HRNB4JFOmZiE8pz
5GPZYfi+Yjfw96TFxaKrxwnGyy3nUX2D16QMPDn3oyUmvq9rxcObCncV1/Tkz8SZfmq0QFhTeDcp
kry45e8oLkikykneUex7Tb4AX2eWv6kaahQj+XP1C/IoL/LrcyUnJehB7fwi7zE9Oo84MAtikEWM
1R2zTwYY5iypiLsZtHSpZlc7lrGEo01CnnRYn/EHrAkByLMidi99Ga3qGKVrKrvjmOwVagIenwwN
vsg65KjO79DHR5QJpMeZNaTksMCIxmabrzh0bwxLTRC2yNcOzDO02v9+HVCfruwRmFbDy/sw/lMD
TcSzyZf615GdKB4L1GNlK/WIr4KYp5JPgGw52UDlsN73WDT9ZN98tHFzZSuxJ9v4qH8Ao8D2VXly
LVLL1fclJG4TjYFbRkRBz5qKZ40rjCq/rVL7/si+BZhB2CV97bvQFb18+rOJMfaXGASzUXLISJDu
k4LMls2OTgWyNBuo1gQdAMNJLpfVg2rSXgGLFupMUELJwOa25vL6NGoR7cl2y5Yv20fKrRyXRdFN
5Ke3dBuiP4JOUXtViQsdHKsZPqVsC1LnlYPf8jY4kHmywlNRM424pNx4o9S2/iuen1yL4skNI/+i
aRqgcOpCQ1Ubh7+I0cOiSbbqs6SIBhtxZGLZ4BaUVXGnwFljq8L0VQ8D1rnqGFekePlUB9qgsBGP
V/dxmXjD3r+WpCZvJ0bCanSBGOXM+IDaC5nz378W5Mjoocdt+iU8pWibKjBw0jPn21TwhKVRpQWK
swGNrNvj11C0ki+qciyuCkOQuHawMxbmMlywPEQcHnZB0uxt3GcWDYxPbkmoiQ8Q8nIXriFBOJcY
WSDYgb2T7JLeZlIjeFlmYIC9yQPJ784oEJF58lteploq4U+uJospXOOir+HuOQI/XR7W92HDXMU6
hRmnvY2TubZFllN27Hsb8AGe7RsP7d4OY8QDXo5A//mf7+AUUHdy2K517p3N/t9bT4M5j5opgiai
Rga5T6QMsUm6iUfyrJZpUQDPnJwamd/jp8clViOvjq3gGkXg+eOnkt+iZNKLr41LsvCXw9pfokhd
DVx1AHUIrpfY0yukYiB6XHaJaPpAQfvrCnmZSGr5TVS8nGXqIHEsHj+CiBMSpIiQglrx4VNy+bru
4uA6qsFzNMOvDJm9Dq9hCdW3ub4XfMuoD8Lq68f3QAi3LGNwA1UQBlSAh4SbDaUXpjfiSyEMoPXj
GuMJCt6IyajJp8k8ZwqISmeW7UYs/jP+bTxqKtKTuJFcZd2u6/FGMMst7CAznLTP7bI+8RTNfRFu
RZwZA2FCTNldFqa+2Y6R9zj1YtvRV6H3UhvBNQn0xCnNVThNtQbVAWMgKRnVHJTr5WlxwYQMk+Z1
HWDD7C+nbAMi9eFnDuwkxaTvOcZm04HGVQIuNqOtvVcD+T3sjuNTyZPPrDy+j0OBPwX/4ujTfjNc
a5jBpM9dQHh5LB+dAELlriz4XeixrXQ3mporobh8EHfZzidDiBJUnVNQwmCB0gv9Z2nOJkem+YW3
FMnpWZE0E+W+PNyl5/lIO/HcLgdGe0h9MNsIiyz9OkTQGZvF+AjQ8VLTVbNPwmqxYnVfM6MIP6T0
ixQlnEmDE1IWCM25JcApy4iTJga6nwjcyMQ/KWVhsOlcmUejKegyTGmrip2WosPTUu5TAIR1OyWF
YjqxnygGQ+OVAh0cHf6/gE8seCMiQY4TVtVWZdLeEKEHPgNIA/QhY1X+gCm0TWBy8iOjh3EtFkAb
njG5xphdFwC3kQWUXaZICTNtPKZS78qHs+FbF3QacF0qD0UVi2iL7mdhgB9JhWx1raBRExMZojd7
+skgBIcEpPJFxw1rVtdrensSPI0Sp24y+vgy8JLqAVwW4bK07YMBozFj9h0PPJjT9anC944mZA8b
mBZ33ou9E2wUupN6VQFBRyT69GnDb+/41BjAg4Kr5XB1GJqWb7HARoY1z4xDyv5FkNBfeSVtvTw/
d32oohIuoPb6JjM1KfKhgT+g2r3/jW3cN5I35oG4FtiDINpFRZPEYM2TnwvJC1geoFa1qluOAOZr
TMw0vNd3AAYz+GWwAWBpM5iAR+V67YKQLLZoYpIo4KOHIuyt7vQ2vrLDj5otVnU737v1tcE8Lsxf
+3NwLicyVVDcR5uxB6OGEpTs5y5d1dbam9bF63nekeEsK1hOAnemsiv915aOruq3Puk5nzJOl5Ng
KPVsgiMc3kGwPbE638CpLnPZXoiQNDwmo0aTfxFpHcsnxqdYs8IkX45CV4HsKnazXMUpEl3yijqB
27C8huG1pXfuCvCbATSXMluZ7sdFDOx0Dk+/aWtFEr0k5epxJyrQswUORnCo+owIffcLlPCxIxJb
a1adD4nBhJewBJdX6ldVUu6bUGqJlB6WHntS3w/CRnNL497fT4lclLOyMopUpjQ0Zk4460WAQ924
73VWFxLPRfPEuQ2YmQ9SJInzFF9OM9bdpZ1RyHkK2eNKn55WIT3v/yXwS/NCfsBhaj6NaNfqXcgY
mQQvFwO1FCAcef9TYjC6dAJU2I8B5rjhSBKZ3payJJJH4HdtTei9izAnx5lUGIZeUs0GK9w3q/aL
6dEEKREMXNk2/3TEM/8K38But1lLasEWu/9h38HdzU427hPwcNVzOa8JbRugO7/M1wyiqmD/ye8y
U9tN72ZD90edieBywaPKseSsmRGTh7jIKz5SxEBfFeWVp1Aw3aGwC4uPcyN+7DhwANz1UFs+Fy2y
g2nOTqV8Mjz42mBiQaK7rRGI/HtHvUMR0luk5doWiuClywQXe7HOQ2/KHLUMFAn1FEWlGWAuy53p
x357UHVq4GFqpa3IfhYXuVFHpdStWL6U/i64C4runqsqAP9P3VOyIZVm36f9mzMyppW8y1Zx7vXL
zXmgaJ5GqNnIUfL55IU5ufQ6Qxb7thGioakiIA7/96LWSSEC9pgty+kLHgnpIkDQ/5tqMTcPAXRb
1zzTG6xYEvWNFYjOAsz5AAPBjz2rBHalojCAsRUefT/KAjj6gL1sXbyqYdJJ48pqm7SgxbyfVsA+
DnZCJLbtYUAvhvpfGrRVGqN7NBvoZHmQQaLHJD7raamub/kxPD9z7+Qz4kw0iSjnkmYMVtMGvz0L
8wbpVan08ymhWYke5t346pSZwzCsSWybl4B0GzYNn1TrXoJCqhUjT5EoSwKvsvXd5NWfvDb6yKRA
UXr7oHD1Ui59yHYVBUOfHTNi8HC6WXxc6eonr5ICrp0k2iqoqi7Nlvfv4WhRJEf4hSewDW1JgUCR
20+oQff2Ekn/8QHmVzQRmEN7eAza55VpV+x0uY1V/bhbtB98+4mh7mZ5CZ1/5cuSanlFm28dfTq+
Rklys0i24x0ED+7ZePyKwDCIs9jJLifNyqdxYBFD4jYh5RfbcC2/1qvYDgcMTLxiVgyIAJNRR0Cw
gEu9w7DgyTWbIjPJ0tETINCuUNobU36+duvGyN4wBJ2h5mQRk0rlN/xh5MfpByrYV1ux/Eki309Q
zQLZ/oZjIgErqeo/ojbfMqxn1FCA9n/R9MiQFoJumr9pSFtoYDYqvQHHzW+eE/kJt+UFraOCodRF
3H8wGCyqylqUBbxI5UBpcSbKjGfjmGkrOreJqvPlaXIxK+dT9YZT6n/VtnwnqeBLkld8LAVdUgL/
Xiwma4uCWOnU5nCCFSZPPHR1g4vA+wMG/U8zSXkRHXw1Y8ZQckwN8O/4pee8SYbpEPpMEUUBdJ4/
Dq24EhbGKuy3S1AQSf07AXJy3FdR601yIgp22rralHgwzqwDx0ETxawdfYbXFiMfhlTf/ifw/fbM
MiEpuYvw9zKw6FmyAME73mooWHySTMwwiwVbenP48uSwBhFwHYbUmS6clH11sH84t2DodqskN3iQ
4sg6WdPPML6SoabT7Uqe8VZJhfvqRnH477N47gnaaaPIHH+ozXRkxibZxvrowKq7eRCM15zQjecB
ECpldSG0ZxbUs8XNNxN8+lbMpczUu3690T6Q6PBJLDTqT7qLhlPRYxKu0jewMKjrj/QO9+DwLoLe
6Js8YBchyveZXOR71c8Qo+/E735c5CcG/OsXn7EEeMNHkhk+KWqBhAYq81fhPRSLUbjF7Ox18Xr1
OFpZfl7fUzBLYqmo+LM94tzPntF6FN0xeViAmGg5ZtbW0PXZzzRd7CXumpBz99GuDZ06aqm/WSYa
/RC+sq+AmASBQUqYyXObn7jI9k4t7UVW5xtXWE3XC2g+isK5zu56wDKkkBO60k87EucwDZTGpV0T
VHKJqynbGkpmOhFF+dyGs2XO6k6NBPgPhcTlfhOoGvEC1Ux7S37KAaRYLNmSEWIXK28F3FQQOHGb
M6bK5IncriYhz1WuzJQGVmYNjhL2V4wSBsn13nFWsI7IflF2unCT+YqMWdFb8ZOYlqJtjRkHara7
PnM1O0KD7z+iFbrUkt9AQirN5uDVZt5+r6aYIMHhuz1CH3r7rFq1iFi5GeSFFKMfzv0or3/29qGk
TR/fyLap6E3qoWA7WwBLlounlyuxrkY+NIu98iKrTEYXq8XNMeY6J7IeEfJw9jegizSnEz59/9HI
ZIAxc0/e7J8scagEN++E9vBq+HJitKABKS/hmcpqAUro7D6RT4VXJv20O7oBpV+HP132vxEj/Avz
cjhbXb8FdB2qFz9WHqUBJ8g1IMX0tPClXfYxknmytpic8aGtz+Q0KaS2YUjIVQaYumWu6e4QtBJR
Sk5fKI8sr0G0FGARqPLE8SMEdN1bcTA8W+2F4Pf3b9f6ykrawZkTzjpyKI33Vfd/tydn6ssJ4rH4
SD6t9sx6uXIK71Tdm8LLXacnxmMEfwycAaj95wrmgCDotQtWeUmxxogwR/RxA25mJQzg5h8g4Cnb
hMpIaRmerw2hMCGAwKL12xQH39ffr6B9CUhrIkgzEMepQjgoX1jpO4EAfhV/zP9ICvolJuwDzZia
TYLhqJssW4IFykbeTtd2hG+AmbmFRH0767aHmlJK8OHoleGrKSVw3gZ8S27xrVRx8TRdyHPUFfq1
f71iLvTZfB+NjcdxNB9cvrOXwg+k/MHSx8vu3w0mH28orIekQjhMs9oiq953KmpPOm+XcnUe2qkr
lBGzCjZpNNZRxpGNBYIkgqs1QM7BouHjsgy7W5Jdm4PkPMMJ2KIFF14oEaDupBLgedHHvyRXtBqS
W1zLVPE+yvzEUwjE+cy+cmj0zi5ydWV/N+ljJOsGavxGJ44WLgIzvEXiWbtIucph6GHDF2uQEUTA
RhbUV6ecwotP/FZIuPW6rne2hYkvRL1jI5dyEdAmUoS62d8HNX55Yx8GT/dPrdVRN7ZB+hQGfbsp
/RBGZNdI0AY2m2qrSFK+4TnBzZYZWExeqco7MSChNTKsLoHHAWUkJts+MMnHLPmxJFOAb+C+kXqw
jfmO7+Mogezb8O834CCQIz6Ka8jE7CTnK5wQSl1f44ZTs2le2oz81cYuvU8XS8hYtsM4pN/W0ge7
b7OZiWr242wM9oFXogCeL7/y/28ctScJ0jihr+J1vmRIzRB2N5oyik3OtDBRJ7Vlac05Qe5j4Mal
ibUtlSod5oVSNO8hixt+mW7/DBavQo6fIPmUP3OyCotyGplm3puxyLVHK12a3++wsMlRnYLPVXc7
zTPqYFOByw/c+8xejn3nLj3NdlJI5rzurvcuxk1/3OfD8nvqaqlO9yLr+ulVhzkVfTxmI5U/4Vc+
BK5iSXT8BpjxEkanMtezuLyNMncsYn4ZSDe7lh/JaZDPY8EcVWcU7ZuedjCjcGmtSA37fXVIJlmS
N2zOVwuuqamx2PrUjkHjrFJGGZI8drq5SuoJk5dbDpMVzr6CwCzSo2bQkGG7KpHnun++gUsvmdv7
73DbRh2RtlJKkq+AaH9rFxYGvPhQCZnucqCJi+om1pbnLEDvbnu5n0YIFeMJrdrSyWkQOaDtxEC1
EGJhjqxOBH1MswAz+FLXub/kllSSrXmj0wNgzEqhTqF0Xc0IPvrbs4dIP9aj8FBb4pxTmLTLvzPB
bP0xHatL/jlajZ57OXPbxHbt/VOPVe/kY1kZoVK5R7kOTz6oCAO/bnCSjEzPK2s/E1KGU5dP+YNE
zHkng07aRDLmBSF6BVgj7u9ZBX4aUdBdGYvUbhEFqYjCKjPUmqMYNDxA0KGW2Bf7cKIVRbXE3fZ2
iOQ+siU2ngnxc1kPthZaeRLEe+K6CNEpXs6BBfwqLco2/Ulhz5nTVL5wYGIS/v/Tt3cUDFzIImoX
Er1J3rl7So3DxN2v8jL/K5EUtceeDxu8ExwBD5khEo7BjW4JAwMH+rL5jf8pZV1qbiG7qwqCyLOt
Jjzci+Ub+5JWxUP7wUX8Vp+J/xahlGm01ESviDrrZoX2O8U8JzYJoim9z6DewRTTzkY1D6YjX8L1
1mAgG225kU3vKFqp5b9eOxtrUxwHWcGpIo/2GylzMrzjLvvGKK3/JVc1yXVlwhOf7wfIgyU3Ccf4
lT8kOjTN5M3gfNZshWhsc0hlTy821GG7yHS444IY69Kky2tzWG1XDVV9lBFEDV++DP0f3XRCU2qO
4jDQVd/qsnX8rxwNR+VTw7GL/l2wnkTnqLm+Q10AjFa824TcmBDzIHf1/XZvVVrTetCpzH3oX/gP
yeuYiifEuvHGNg68KgbmXiiGVJhc15qw7caICQF+Lp9FhDwDNWpfknGbRhGF1D/saZ33zub0bdF7
fBlBuy5rwdIg+/reiyTeNNoe/SH0Uq0OECUT3r52univmoRmvdFEKmuncZY7XrXWWIGjQxAFRE79
/SIx7ec1jdyiiwtkUPZ/2jquRL8jQqumMrN49oND1TOxhYLCH12sKOyh9zPHutQVFtF2alpTRKFL
VMFNx6+YWoFhdfxAuNBKiY3V2eq+p+MN0kijQqhFYb2MujKQGyy2twvGIrx5M2DEQN2ZCCsFulwf
Tv9waiXrb8CY2Ab25gvXjhJYqakc6vphP/h6q/mCkAMT8ISpBXN/Ad2HInpLm4lgBN8F9OpKN1y5
VyY6zDcOk6RD3OR2rNggDj9qQBLbN/oJ1ZtUIvOhywklsnb4/F2fBDeG38oC0Iv6jiwiGYBA0x5j
njKkDXmv1+eZoVEDkGzM607IfL/zP4NQ3yxp7QJ+oODK1WnMIrSaGSJM7nlFcW6SpdCaZmtBLu/j
2iCKxxmwClloCaH7rbhCPa70Yg2p+YIDkAtLuSXsGO2IWmW3t+yyJ9tdgaw/Y9NnjSUZj4lKhtUB
4uB6vlQAo4VIrgTsHWvRiwIsYgCiBr0CuxLivGh2o6Fik8NhXeLm6t9+3nk7ybsLNEosYmH2Cdxf
3ruU6Ujt6yi+AgX5kGlA7LTlhaDBMD4yT49x0lmI744vCP04pt4tRM+bJKVvUgbyLMkNqQCaNYG2
l0tT0LwZFx4BlIH+Vp8sOzJ0QHlJbk+EWca8NTvKysz398wjKc9LZwWa87cpjcpa0So8nejPZvjI
57KT3yRWLzwAapYMGUqqGX6saqRmIz2UhH+1UNDeJJErV2Oc1FdBgS6APDRuMH+dzK+XttBt/5aZ
NGLRLqph1Z292wiuuCd6P+Pc1FWoqU+3oYkOCX1VbVFU9L1qjnI00ULsOe3wky7TUFZrJxXzmkKI
rcYZlWNz98/ml4nuUxCxw4zZCz8eImM731z3nYUXUY2UCzZcQapHxSX5LTLMGFZWivbujz3bfY2R
aRz9q5dArrgwb+PQRGAaywn016W8EuHDHIrs1uCuwnI/IhF4kzFJTK5BgZLVQTp1uzt7qZLyfPYP
DMbwzZShzKxQoBsk2sRaxOdx3um48jX9PnTv0AdNVakryL99xOaAKXdQiMKvnioFMUwEtXwPf+Hw
DA24xD0nGEZqeR4Z7DoaRK2mvPW+JdbuV/MAjNHTHXSIgjIsz34G3LKgxT++UbrvC9STVQdim0Ir
Gi3KzJz3CKgIuY92r4UFzS4He0F4JQoS4VD7s3B1PwkaOVtyrrrPQkc4fH7Ivm2Fd23owk9EpB8s
CoWsU4BfZqycQW04cRTTPjUTn2o78MdkvWOApKdLIzLHbtP00bcP+vNN4p89SFNyjgX5F2G5ye2+
ZVGqgOG2a2a4EBbA5cxcF+BbEp2qBMj3l4bI+HApEkxBH+QpxTW0vsKQizrv7hT10aKDzVZvcmyu
oLm0Xiw+hDD5hY6TjSy2JL43NnQKCv8Djd+tqdUN7dEj5WSABmXy1xrSx0DQgkccjnuVaJIX/fvY
+ymCOp2Zxe/Fj8Gr2fNHGVDYx9K8hi6aCjKNXFHeNIIqFt5aJqXMkNjXwlT5AuD3534h1HSAIsqi
L7G2xOtCk58DijMuwGj7X3DtB6M9kIBF4wFnnEmFqZWuTG8+k2o4XZZN7OjCLTb/itqnbiwBJIV+
Lkc3RUSwHarWOeDyU2W5Xq/zxeqxojNDiZ9qFU1OMDh5YGD5Rod4jrcn/idRWXHdVXSybg71nf7X
AlaZHtiZjeKSAR/WkDO3ilwCK434FPBw/OoSU610ZGqwudRa5rTgjICYivv60EHNsqb56psOrmM4
aew8/48ApIkxsdMkN3hjF3mCJCD8VddlxyRejRukFZ6KeiUjYBMZHnjSJrffr8F/63wLV+rfthYH
TWeqtyBQl25YF2oN77BBXEfAXDKL2iB3fj138TrCdQUUWGVEvSQTrLKMpwhgwK68YjY7bdYw7Hyr
+tnoRUVpuf95yHNPTlI0PswR0r14hATbcsoM1Xz92oggiMJ0PAeF7Kuo6I6I7OZz2Lc23PtG1sNG
lXBAp492xwE9BwzNIxodHp3+Cd4SKyH33maLt/s4sTalT52vNtG3hKB4DvRJqK0LNQQULWex4VUi
+JzFNEjpru+y+V1AXEUsQVbPWnJ/3P6K+0QjNXFuxTJhwPg07n4D1EobpvjWWLFlYUmkMn9sGrgJ
KIA8y3RXFRx1PsrCaAU8db1/frjMLaqqIKR2Oh1EhHRtFwV8CoJYrNiiP0vFHJwQM0gTteEV5UG4
Hj9Wlm/tPprcJNgR1mP+rYX+z0JjDBjfdo57TfuU+vzBQbQRVx9zzxj2hXNOIJUbiw+hb4ILIEhV
hgYB4P4Z7fOjW5IWVp+fPFV96/UK5HsBimTuhGOGerIyn1KEO6AsC5Pr1iECeUSR3uoUd7dh4ODR
1onsE+ssbkIUZayA6KhJjt348/xKR2XMenqZoxamTst18WcQKSr2wierRkyTPqyVEtQUjiJjl/dU
xebN8BSBDwNcVMGd80Yf57ayrhSZ6Tddl3S0eM0d8C9tM6KYkqsCZgFPflbS1sr/TRL0KIBaeVS4
/xA/flO3e+58PBUFp4mPIRr2RP31DM6FpnrzqrQQJ2rcNJo5HZJPtiy9K40Ya9YZJLAtcNALTwZC
SCxJNde60Z8Df8kBhnbi6ZV81+gzRF2LufgQ6wFqf/wv/pox+JNmzvKEesaMm0lC8wbz08b50Srw
xdgD9qfGXA1AaTg3ldBqm20fFnc2oYpJC8UnSjzUZPZDvhCRYpU2e2uArlbgykj+9wNOMXUmEdgb
+LEG7xDGpUYPKFZqzO3E7Nye0EZUGfxc4eY8LGjsF1+OBs4qRIS/HfW8cQS9zaFBvjK0UoVsj/AV
SavR9h9RPGindKJkaxB9Apm49cLYkYYBYtrGyOGdbXptOcCamL929To3cdp81I0l0dxVZ554GyfV
8bmbmzPShWGotTE8uspGxHyncTHTjj6Bi1ycvG5JwEkTLaBhROYY3GG8lQA7YwelRjMC2gCz8RGr
6NXYnImfvUfTIMA33oaVQZfnZum9jqs2ixSU3FjHItvTyC7RN46OxjSBRGO/RoPKGhFkDTZOhohO
no+wjkfpfz5uT7QcS8xDJeoGlFhtWMqJ4D8uuz1sFX1x0w+TZV/iz7qiozrAm/lhbAIwWAqNxnH2
yIdsfIaQywORR3Tm6w702QmD9VMiGtxYP3mo9MGyRWgvEBUAgrDlNhysCAlc5mvaSF4nzFTDWylG
1Oq0pfDvO873iMZgIm4PA3qylNcVe3VUuw0MuEjOWWICnjRGk55o18B1HgvoJgpLVzXHEeEvVfvr
ZOcUfwsC8Mlq1GlKuS3ttwmxlyau23pGxCQ7GY/XF+gdCsxGI/wBfkT1NMI6prUBcFn+0kTUEnpH
IKVaI8Jg3SOaT8Zl6N1Fg5Zl5SO0EVYYepuDS8+RpKUKuRWrGGa7V7U/GRKYI6bg88TwvBOIAKYJ
+E3MQpiANZquYi/5jvH6PPuekEwxhZbuBE5d6WQD/2So27Nd6AWE2yRd7GJfmqeSUirPEENMgcPF
Gs7HGZpkfjJMjGq3v5ooXcsqbSwXxO+fiQimGfYvT9+ERPxZ2bIdR2yxFJEbqtnbTDzg/ccaWE+B
Ucqh9YfInWc/sgxbgyQIvRLvQbnqTfvKH5LSWp4zLS6p2soPTnD2NLgTekgtEiHASspb8BR6qNP+
qBiNe+sZRZZoSNz7TyxL8+A0opkMPTeAeg+N08mpK5RXWwXqrSIkYAQCNGN8feyhdGtoN05LAS3M
OZo3WAvtAJWA164HSy0QmznIqkSfujlDRIpTvPpFCEJs8GL7SbdirefW04ERsXhcK6Ssqv2X7a0Y
s2xg8B8MwQYNTFXPn1gXF6vomRMMNUwjVng1kZA3fgJ3a6v7ZOPCy1T70iwdBOzr5DB88xiKYNPe
zhtbo+ewkPKy0oJEIV2WytnF8MIf/yP4ZYoFXef1KWC2QTnustevaiSv7eIWZLML4TWKkaxuvhL6
vX+gvvkbQxpjlosJKXKeCNKs6lUJP0uQqYKlYVe68VOnS8BJ1KmyMofI/eEzvSazbdQV4LRFR3Y+
tahnkaMJPoO9OGtQYtTSznjUTWXd35ys0caykG3cP1pV7/037igF+QfJrFb43iOvhLvuDnYwxsbJ
ebp8O3ODesX/neM5hzzK8zg9rJbwkzn4a4F371Iij5WpoKSS4YxGTSmhWLk1JTvc2b8Ik3a+HMDJ
GeDPa5Tee3O26u1WfCHcPxuLYQVYIfZ/AOHE8Z7evNfPGOUnA4kgFVC4Uwzs6w8E5Tykfhb6qaYD
bbtyG6ELlI3x0kKms8mgAN2ayBJ7s8sA8XZmjSFDQkG4TuRVlgal51UBtCS+PEShv6gArfsvOJgV
nlzABd7rj7PZ36ZOc5I8rpgwnBtzcZpIN8hyujpMFM4HjjIrC+gG0K+LIIyujEgRx2+JeJxaxEYY
pfgOa6K2K7Op0kQQh4kNAO51HBJ/+8px5iS0Gnn2KN+Wqzt5i1/DTMlcLN8H2tIBJk79qURIwMQT
3nxinDbyM8ThPPjVYEeWp7+/lIBhxOmJ10XI9ZZuaw9p+pV1Rjt+fP6yeod3QdUcdM23lBxhH5kq
XruX/wQjcDstMrW5k+9iIPzUSSrbLQwchWwXDfaoXHELk+RN9/oalH/gtJeoIaU1QV2BwZGdurTn
ScSsVtgHLB2E+cO8QNAU08GX002VLlJrl5klz/UftpMQ/xd+cow8wiOQEolQnbkHArLwe+l92IwO
AMx0O8Ja7oiS/liEsAzOL9u58RkpQtTieRfjZicZPQHA2+BYK/Saxr4gMaT97oK4QvFdX8tt9wHU
pfLGV0T/Sj+PNnvFa3kZ0uyThUPTy9UxbnjydmyhjPD1fOJxMurA8EDrVaU6cQaPLSC5sa/N4T2l
7BJX1ruHmfuyGxKKfHXp4MbpkxrAmpis3Llcq9HK5mXWKMPGaVxgy1ry34ff/6tv27Y3QSL/BHSu
UvoJA3kLR9lJKpjA3r75+WIPE5h7RihJC0vEIAg1wMAOspakED1ts4AaWFfrp7FBFCUn34Fr5CrX
O3DXRamiyw685Q4Tm9Zv0Gi9gFEmO89SVeHJd+dIavVIdHjV+3LQr9UxCdGcyoByd3IlFxPonMeK
ITWu58T+fzFj/oA6HuyGAi66USCM6GP6bVSLtEokfGURZavszZP2pWMONL/WQIbIzBx/aNMe1bqB
nb0nVdkV5kEHcs2q9wsXFJxC88dLW2sdXm2kONmC/xG04XUTpOavxzXcCnepmr4Yop5c0SCRlB3N
w2mIhoPt9n+7g7zPVLbTZpFfaeuY6/U3ec/JOyo+dFR12/3vxhAnT4dALL7w9KedxbGesyfUB6aq
CVq8pIUDippSAo8P+m540Y+cDgzWmMRYVQFpBHJ6BaPSAL4VOJKoUcDQHKZtq1r7ZzWhWZugwrtc
uAPqqmz8IkPSexs8F6nqsPvAYxdfFSFXG8WIWBRkeqe6JxQmX8Ry8PlJwBHyqBCApyXH7q+Z0Viy
2JEyUgzYabV6YnCRT/jiqOEKq6KX7vLXnG2l6e30we1pnKNi2ZArxOvEYIppXjjAK0MjYUPh9CW+
XI5Zq7WmzP29H+iJogct9/h0tarjdnIZ4UGpmtZZbFcnuzBfQWzERMbtjT+tvQ+6GYmX7Q6mMfsO
TzdWAunjT5FBrSW8fan1+9LcpqA/T4NYGvhOHNafeSD6lSSFQOGKtcJ6/dYo2tusoUpF52QOnw+v
y8CFXO0NGjla1ZcBueJqgRIOGBG542zClLWFt/5eP40/3RhKUZ95Xkz987e/HqIxyH+6665cBPbo
PomSWyp0Z9rTjI68TO8T8jms/b0oCCn1kUeVXN6MsCAoKhNDRkEI+Mj/yj/F8JLhbLPibNlNymDT
sDz+sopfPd5CXhnKmcxaN+KJS0HnotgYoQjkhlOajRWSw5oImvZUtHn0R+YIrNZ+qeg/i7nSrg13
X/SaDNSgNMrp4AacZOAP+UNwmWjklnVn1meH/oyXZ1bG/jRt5C3akei7ZVAZ407qNgZ0HfnncrMo
fAAWCnwfQsbZb1GpEDMNUVSXjWwrpHwFOBQlUwBXP/wo+Tbs59P0hvda/FYch0dvaMRyH+JOcx09
kp617Uc8q6JVHqYjbAM14r0jrBtEO4e1XisVBx+iOWmiHXn9Ayp2Ssa2PWx0YpTfCHdBXPyKtx1b
mN8jfZMeRa5G05pHEH2VD0UuHdHnKPJKdwWCyPuogNm3OJ3y876HIn9/qJYmTwtTUeB/6iXCYJmc
TpKHzQCH5cuKG02A8O5HLXHpXHOy2yG9tRenKoDfu6W6W4OOl0ceujzXU2CnQsHeO/A7zJIlvafd
JMxpHTXXD622u3oxjE8ABuSWgG9W2VSVBo+eC6Ni2uYIDet2+kSXo0xLAIuC0T1SGAeTYYXo0VGe
a0Stcx6GBgZtFsBa7RYFixy5SLLOw/zl5O01EBRQyUQq3JlWQPhWWPH5ohnawvlZCY2e0RQPeBIq
dnLNgU5FP2xVq1Q6lnV4XwnLWXmvdqiincPnU+Q7X6bqoWqw3DoeonVZV2oNTdYV+Mf+2qeRe/6P
X1trcRos4AVg0MeNVgOCaDM2XancwPRPVt5TYjbuF46LhIlkq5WNx8qODCM27JcjKu4apctpLKEn
abZi31x2t/vD/AGwS+aiK+oQjOTpDaSlzvkVh2kxDZ0xvnG4NvSPyeQZtnmxnJE++14oGcrXKlS3
TCNnejqUtnH0LKhmDsEEN1eFGVAUCZT+4J38TucaoneMOXDcstcx0ewRqkH819gg6TagE4imy440
/13CJ2WTDUGspQQGgUnr5CJY+fv8icmIarW7ENNgMGx14XbLlXXKM6BZuwXmuFBYjoZd7I8VG8i5
GKF8qSAfgvV9E3ZqE6MWyL29OE4kOQadg/kJcQudupCsr/VAKc8k2OLFEyCLKI0fQ4X0C6RPhjcp
NRgfhPPWya8gMKxEVu+XALcMVN638B8kX+d18CWJcvJx5Fa6yrRqwlgmZKdchYDHL94G20Di8FeT
ch3eboZ72pHIVXvFaYyKQP8hpBXsOFUxABXeoy65N8HSeFBz3Bzy4lK+soP6dKFvadmjQ/AhqJcK
jCLUalFbwW+Jm3e7Hg2lf1BOAWsU0E4aYL929wNaHMMoWqzoX+jJIMtfkss3ZIB0z/tBhjHRWuFM
8Vk3mEdGf8CSp6MgFJF+EAD6xkJTxw8ensI61YpGQ9srQZ2BtnOzLQY8QKjvKnLZRKIjdyqBhNPV
+PbWebPKiOnwbMGgDOO64UmQV87j8ghlmZJkyGFiQCu6vsSgKeMoXnoYCJiZmXbmy7z+ruHK0NzZ
bO8RjQEBNzFqlUKzpM4lBzkpPSsOrQz5qBFChAbkzD+RMRLbU2xc1Y0j/plJsp9rlU/YF6393laY
dOhWzjM3Y9HuSPava1p7MOa7iAE2/wWckooAU+6j2vNfcSf9xc6wTeuyMK8vIP/J8RhLpumMbeVa
eCSQEAIJpgnkDxVa3lmI4rVC09rXGy1tZ6cdWSiqEyW4v8FS0QuDCYZHgyWpLURLZr+OkKl/AL3p
drW1lkn+TJXBXwuJ4iKenhEyrc/rICzRTXC0dGjeduvzZS9aF3EaM36gOROW5QvlZTfN9iaah7vS
dubRFLzF9EVeSlGV8qj7So5C1PB8snDKQO0LaeCrF/3mv1Ng93WkvEyhlkTvyuVF7vNGxnmGjymP
QXmBRbqkINdLkFb4oHUWyDFZPQwyx9OdOzJJaJdH0CVivbfNDpJxnCIKuj604xV/+vDJGum3egzr
K3nNqlga0ioT9WU3YfuKPq5JeWxXdtIjWQJNgVYPzVujBNjoCohiKkFPPaxJ9foQObQ1RLUgjRpe
9DYP/FnxAQ6Qqydzy9WZX4CA389vIjB0GKkYJozN8GH+7D8wQW65mtzusQvS5v0u/Nbw5TcE3XED
FTEcHSbEDRYqA6DD/Nmeyz8K34vJNDmOS+zpfv9GI1hSaqKt35IxRXv3ch7Tvj47CtuOYPlga66o
x2mt36djXm2YZVfgeMffU6q/jIGdmrc/TKEHpgrHYqNZH6Kb0gIy+W3Br9CLkqxhZHhwGHPX9CfU
FIkU6RzTfwMP9F5gx4Xv/3d1OMsuPyRXMVm83pMtXjVTSTDFy2VniLrAezRZsgFcQCTmR9QcWbH/
jD2qGbOSL0+R2x38lQzf1q06U6AGkVQKQmfT7vd4cLENHnk4CbnzLGKf8/g88QDh5Cxge57Blahx
V5uNRJDBUAdU4v5za5LJB8uLi2PkD3zj+X1ALf5D5dfAeEt55F5hUlNHUbS4D5xxNM5xTkgNzQ0P
ACfDrb6kcZt8gP8rJvm27Ntt2KlpbraxnvmA4pVmgV+yGwJeVt4ZR2qkctpxhDFr8OUGvN0QknRi
xUG34VQAyFEVj1y7qR7v8YxOnfySKulgaQJm9VZ62gfrgTtk6wtyLxau1Q6jc2gla2r904KSadw2
VVClBxyaoDi/Hmse4TYZPBUvnI/qOlbtPLxeWLnhnHwE9KjBLphyvf+LpTsO/uuF71lb1bObT0py
I6p52ccqV46gyYecCAMT0oxjn96IVa62UtHiFygk/jzehQRbFfiqoSGe+6PsaRUd6ZbaI09Y0NtL
B4Q88sAl1QdptjY9DKl9nZ+OT/Q+CmKx829DHNLdtJU7Hz8H60qprqDeJrBxoIdSRvGjjJcw8ZzS
jNW+g+iaVgNQUJsIjmIeSLqs8pyp4rHPVjYRawLVc2JP8PAEWm8aoBNybr3/fnkMid7LBbAM6LbB
yWdHI0dJIbUwE3FEf0k4+nMquGxrCUi9WkuDB8yGWjGh/+Icpu74z12bejgNXgMAB6XxWJdVSI4e
9owixugKnMTB4ANINC2IZuOl70NKfGOnbyFa+6m5qEA+0EpbykiJdALie1yRVP4za//a9kOYap71
993hMkLAgQAkNXyH8kt7a5xNb+M1uDYd6AwAK0xRdmuzuNC7NZY24/VrOhU7+tKLMLs9/b5EwWJL
B7rRiv8nHAIzAg/dGXaR/zGomvKesR3uWeUa6ZKEehUpz60y0yqRSG2TQcNF+qQWSNC02ssn5ifa
KCjd7PGTndE/eS6UXB9373sXbiumYJfpQ+KDMAnaU8VdhNA0I68frajOmKpActNpxziXI0SWFYHB
pgJqLXImxZXMHi8eH3nARMbPLUhnPUVdYySS8f9ord1NKHNV10rb1vobiZ6n79JYTEsj1Dw6WWcH
hkD2a6JOI8TpSytQMR0DezWyTotwfVL7yfzaDMQmG0bJuQdTjjTg9ZNHbX0AD/tLWvURqBWVEMxm
mHktwB6UCgFDSMxDECBxseCfG+B8mQWAK88JR6cegTm0gsLIR8XAHLWDJPTh3eKZ7H8Noynhwsv4
OmqVweddayHeWaVzmBkk5REXt4W3IlPVr4o7I+3jGQIzTvjTZwbzTaGg+kgSgU/q9GuVPUMn7lBh
Ouuwx/lbXHINuyfUunJnAtAod+hysKadULgMUd2I8oFf3QmhO+W6YhW33dZP95VhcC8kHdPENzju
Y7MIVWVfP1VGhp2lAmA4hCkOPJwBW6UOfiMvZ0/DtzJBalnkjNZ2Cj4838fJpGyBj61P0JK6hrFR
yd2RXirA05Dk7iOEHheq8i1WqRUxjBxwoVx/3W3ATaD66EF0HbeqJ1QM8z2mbsC4P5qLaYTHmOCT
FUFy1JMVAXZRx/PgKakCCknWekwG54imSYz+CGv+HPTNETttlOJhbqyItAdoqGI7EX+hGvlxylPE
EH9E6MekCdeT2KwfwS23xcomKPKavi3GaErOBmOz8RTy23B2XQ6ZOTrxmEibcJFaU6QV/TOtMEiG
4+RnV8qec4BQvzkELQTTHQlseWNnuFI57F3i5+9t420MDwUjmTrKHSNCwMEd/XKk7i6rClgn3RGP
PsQ/NpWeqTiTOr1YB8xRcunRCz9YKVwEVSa7g4utxr6ifwNLjdJHgz9VkmQTjiz39rK8gTdvhjFo
IoAUwOiEy0iU5o8OVzy9/5u2C65bn9GnW5rKjhyo5mc9RDO8X0teA0aN2jPkG5UmMwnCLlTtX/PN
DPpeCq/qfqvh4mPnXbds+UwfTOdmCMURjPEjRanJxtpQA/PAyuxfIjOvr55WaBeq5J1dHsuhW7b1
dOk2QFt7W/urKLumkTk07z8LWPsKJPFR8QYZJn9r/DgAMSzS4XH7jiLSdLm/rIUPIXTMRMlUqw6x
IsKXOwPaBBhMcKjfBJCtf2QsKcux48NcvfFR+GysNYQsBk8Eh1FAbzvMCiTQ5/5a2hiM1fi8GAX/
kcAkVBCtgiLAc40EslhEcxM3UrPlY1cAAO05xMiIzl6NE/rWmxWEpqmGbRzBWLHMi49QKNnUO7ky
kRxT92g8/RdgluNdtRCi4ua0irZTF1FQ+YEEjVNfup9hvKK/h6+NUsDuOA3rJvOa4/uueZ8i1k8y
cw4YUtLQR9NK4zW5ofLHtlE9RqutD68jFkeovrhQ1f+WD3JIJ66KuBwfDTXh9Q3KGKKrM+fUPisy
+vQc4mMFwFQmkLZMS5ia3IWAslkJQC9YxCnKIbP+HEX6cEilbD3pJynptS3u/CbpLV8ebIPfXFsE
rhiiCpFC7lGjXuoiUiXDZvV+epazLiCK+cFm7xltPa/7lxCNjiRRSzwuMzM5cqZVolfnJ3PeFEs5
4TobAuh60EWN2KEE0hBufsSwC0hnpa8FAudWfmNXa2vJUyEudlGw8P4l7AQSETwPyJSEftRelkBR
FB4LtH6p7U6DrCwZC7KCXzPWgrJT2preFERx5cv4SN7exa72nEbpGNMBJu7WNVrRfVPAF+y1rY7x
lM7WwJg2TRqYCag7bTNyGG0NfMmpi5MNij4O2UT5BMIIqFRBHxEJBDsLlGMtyOXlT0K2OeeXBn0n
CQ85YSusNEPeKPMlpEPcef0O142jvPNNNSCwTRz/D/flVJAKQ0SOpxCzSdcIo9PI+UryHTwOBJmx
91LNucmShwY8E11Wno/0Kd3bOlgpsrB0+iQk4dzpdGW87B771k5HW5t6NGb7oMsq8RwkmiDDA69H
t9sCVA4gGbsRlZ0NOl+0W8uFJApkJjGFXaVv1qGusTyZH8kpAw/FmFCjJ3cpzkQyjQWmMsZfqeea
3ohPbhqxGMuhBn5PbQUNFWHm8NNC07e6Xkl9muVIByxlaqwXvwOlk6SKiAk2OuM9WhUK26aoz7dB
FKv3oxFs8+2TRZENtzP39rzEpawsPCvWLr+dtvvyYmltYdOHQjONf5H1CQQsX6SJB7P9Qrwnv3/L
aHcZ8/4DSSAipJHR9v2TL+4Ay+dGDrdoVnqfx7qoDwUAqU6WKpUYcbDMi0mNwK9/t3+TNTm/RrVE
gu/Nt2LZqInDS3Q/KaBWFBscTc6w7/jjgG20mF+0WJO3ridFqVv3tzKS1xKP0mvyopgn6CC6ayf1
ltFLP319E574Zg++mhWrQ0CY8tCpvcPccCZcyWA3fpPljl6pzJ+h+1Vv0A71jYyduhKcmgyWDCt7
nkQ/E+wZ72MgZxJekWJ/Jl0/IjWjljB9wcQkda7BOnRo0Ged+SUl+m7HnKGCYkVYz/ky8lC28+Kn
yL0rYLmEcxUT9OVBaou++sd7zQJGe4ziWV3JuIu5s8NikUP0PkTogt0u9VZ9pGdDfjvF2hn7YAwh
Uk/p9FKOhASKmUcYlvShiOzSTtaBdC9Tnjz0jXYH8eD3oBmQYToE+mkrbh5ToH9dHOhOnAXSvkRx
89ekE4rXSV/jEoS6G/65ZgRSgWpKcWxfUKFZBI1krMRB6SYJvT9ziW10QqZJsHJwm/nxcz3CnwQV
GhP6FlJorhpUow7QIZuRD3sK51sBxlbqxdw91zL37kGtbBFKyXk+oB3rBVoRpsjMHH098OGqvU0n
xeRcGteg+ZeQ+LdSyrXdWtNACDAdNfo14ncncsXxjMDkwO/NM0BNhGyEoTnhi8pfbrnZtYG2dSYl
C8qMHxGCz0ZFJIlZx75ZmazqDv30CIXcrBSCE8vOgWjr2u4xXAxIjNCGpYu89huazPKgiAr4sY0R
RaqOhbINJSrOLfN/Tb2mlF9o/hehMVd/kvlHQ8fewUpFmC7VVjjDJk5UsGTOql0PHABojOpbw7Zh
5PM1eWjfR1o5SF10SenVJ/M4qFrYGMc1mO+SAoBEvi/MHSRUpRq2iNPHwpF1tAWGpJy267zAOi4p
HlcfcBl/LVlu6PHXeojamoAAg7yTKxwDzI6k6IBTqKuXkwNkb6H3W1t6K8eRQDGFqcug/zQE3a4i
Nq4cixNx9+1EVFOqvlwLEBQPw6TsCU5vzgfiGfn37SDtYx3pBsmzO6EWtmRHPG2ebk8R17jCsdKh
3NPyAykENi7PFsPku/Vs+BfDwfYXBYq3oVjzFCW1yC7k8jXelkJujDynm8r48GO2/2zobLBj7aVH
kcOH1iVhkTAC72/pVAL8RpnuNJLI7vleJlYxJJgumPgdCGgSKDfmYLL4RdyEe8DjBJKcx2kK4+Rk
4MZO9ueGpSpw9FsoqpxB7v+YOgBaMXDlgQFqCI2YQz86yIenrnNR0C9U0Gq/ZwWOJDiggS03Y3mu
bDeoYuiXzNN0H/rUiSL2C7V2mHH1smWT9I1TAZbHWRc1iO/zv9C5/8dJmLH4+gThnHTzYhz5ExY/
G1W0DehuaXdDD9o82tjsYv2zhxqHShRNKp6xrAwv7bUd2arRJpol/Ei23WRS9UmuKwRjl8kZLhnT
G9WRGXY6K3ifCuga+vDyzvMzwxtpaGkOCd8HDGMIjLlZWlLMcij5gyPeu6Z8bWbV1xBvpANnlVzA
CgwAj8YKsHbgKf493g6jppX6FsKo3ULL6sRJvBUyPtdQlmI/IMwGoCcdAeefLnDyzpbzmz9BiAKt
/nDhgauHe7cWT8Qb9IlKQ3ZhYZzwpq4uPbgzCMiCjojkOq4dKDGN2ciAtlGdeDAAoGI4tg4uMOXN
SA1xK/2MD6JG5mfY4yVhRFZpvyebY0UCR6INcYn8HPMNqnIOfCKGOTJauyCxnyxHBhRvk8yQa7lx
gBB8d8oog1kmVmNV5JCWRJmz+gs2iRFRCc0FSwzIQhHjUV21uvgl0mYbmcMao20t6qUasU2zwuap
y4nxhxCn7puxEz0q293WsGdqcMHo0k85bE16iIxmt2sNY6mwsxWYZMw7eLX7aHvL9/Q316hAQ7QP
B2vM2kYD+2PG6//FaUN59r7WidQ2akLf8z4YEAUgFD8IGvtmyHL0xadQ4Gb2El3dgbfQUl2zIo44
HThysWelz1uiteJf8YZRawuKIz3gK4bPk0CSDsRnUsGFlzgZRWno/RVr6kQTuJ4rr83LXDQa3OxL
wCgJb2HEQyYb8WEXLfbCnK1xGI9YwAkq062tyl51kuTHjZKkCRF5FBml5cX8tgiIeefqpFHFrk73
Mm/jRjbRpvXqj48E0B1RO+0KpmgOJr6O5UuCsevEmWIetLeF3Ez4FRb9eqFNnvZug4rSIV+zTSI9
CrwUMZ0oKgtHYT58sLjK/O+yKeKfhKJ0Vlo8N7Ie8z7jRdDP+IXUKXmG0zOXN+josNJrKwygvICj
YdoKz5Sqac+hK/2Ja401uQQ7xajKLcjRx5aefJ/MP2qvRli2BaHrCood2WpgfDj8Sboaao27vL8I
WBaLXXPduDql3H/5MR6uPaYs4JoIuIL9bUyvZocuAHlwQTSabZ6ZT/9mcI2aF78M4wFriUoxAy8V
kMkhXudlKd0tI6Jz2TjOUL1rQDiV2N2dM+O4fGzaImvcXN2TpnXJ2MvZCumyIXsvrdbgFAQHOqVp
jt77P75xrPxTbYnhD4wLKMF9n2YzjXAK9EYmmYUhDoqZPpTJvvOCnvSsH9nE1PfpvSxWAAgRTFT1
4wcz60qlR663R8YaOzlmvP0/+cjapQCU1hki/HIpI8AVOHBKypSDpFQT1nHf0QTBXUYSTxU9SPgO
zIIi4kYeyNLwq1Ypl1tpF3N2gYzO6I4smSkbaXZRzL9eGAXkXt2DQuS1LRG22rwAcafxoDhHb9qy
WSOcjZEWYw+jcClzD3wVYKese4TeKxn4R3Sgx2ECFqXDdExc0ZepcIexTztSzH29hAOoWSlqX+1b
1phCQY+eGdd3noKccLEJ0kArcHjAeUEpu8EXeOz3EiD02rIn5IDI5dKcr2y0Xt8bIKEx+XtdJ4Jc
V5EFA2Rqz4NfDK9MQfegJPze88n3RlI0uwV5PPbsk62tVqUuRhL6RV2f7K08E25gFcNNDvJMFMBV
JK1JfCBFUKRQA6QNgeqklk+6ZShMXxxZJxLx4qNgfMsEYTd+ehgWiOOuoRsThoQNryM/mcVmtvcg
D6JsskepE4+WGIBsNbfCcsQrvnFwmxkiDrIjLY6x8EtHWhz63KzjYlX3QVRmOep37l48+RB/Ri6b
ykR3Re8m/YXeVzif1GWwBRExjA7bf+8FE5Dq8KIjhC/ccBi9TC2CFbxIxCAnj/ZaY4bM3dSh52Oe
n8LTsp1+ZX3bkBgks1HzNNfCXLGBd/AMBJGw1KMlHBZ38ZFLYO6PuUSJu0hLYCS/tdckFj7zXDJC
jR9jb9407dUhrcZF1ob1heX+0DSz3ukMLdcjkgNY0UZGGUuLTjCSNbdeGinoPTCISCTOLSZ+nsST
pgyL6sgVXA/frw+oMNgIJmsKRu0jUEjbXItPCqntsbqya5JY7c8LxofySF1LinH+C/oW8vtTlekx
L4OVbFhE8w+rNcd8Y/hj0tHTL6Pp82eljZCTZJT+ogpnqr3i8dMIIEwEr1q3DmtK5DkuSWrPxjJV
6RuGAdFgPl3wJ+7ha2Z8TPPU45LQSLPsbqG6QfiQ9t6ksV1IV5YCvXTG6c9MXjUXrVmYAC2g2fKz
0zdfXN8DP8wyKmPWkTSueB+ApLkyx8qEPfSq1/Ds5OkHLjlHhtx/2ACqXx0949bcRVr6FLBkdH88
9cDurOAg35zynQrJWSJ7U8vc9ku4I1MVy1hu4oSzNVxQFIn8sokbe2f4dulPe5DY/NxGDl5mJAjw
5Y+hwOeiugtCCNzPdRmMSgnAle82EnM9dbAEy4xA50gjeX/pRt+kTNz7xOibV+2urQ1Yt/3jvYe7
GjVdwG63LPw/NAUGlDhgqZx0uu8ABkhav8XXpmDDVLu3l8+Yyd2RZv7K2LyfdxIEboX53rC4AshA
gEh/Psc9d60szZk2qdjYfhoZFRoIwRpqGescaBrggrT2atJ7VveVxZrnDPpNd5C/5zI4s4TuJhiy
CUoL1X0eiRPfv/SJoZF15T2cScIaTHePKW9zHZmVcGVlEYX5rRRDGHHx6R7RieZSoslsRBEHNuM8
Yv/2p/bjHzkqvDapTzE6MI4na6oqTDZnqTOKl5xrjRx4JyKnPHTvyzRDRRMpjDknWBZfwPEhRSV0
x4oJpk4DiywWYQSqWDS7Hv4UV8vgT6vmHP1jWToOLkXQgKhcGSweRbJ5HLUkyDFPBQ1fCKsMTdAu
RMl9HmuuQuorCciqgr1hgQhylPQp9WfPm5Y3yIx4uUtxFcAGylIc/23luboWYn+DYlvEgRXkp9PO
1ZcAn/KVp5/EYddtTqk/L3D40uDLEJMzrqE2gbBqiAruhJDydlfiZur3SdzkJGz5/fUY96RZRR5Q
1RHdKXX6axnOjoatCoPHCr9vmpQsbQ2ThuitB22dxrp+qdf38AKEPnZWLayd3ryuNMQH8Bg8NQJ/
jkJTkSCVMroj08BgkvhJsoKwzFO+KQBbhnFTzYIJ+29FSof8droOSVFkAVs/Bn6LtG8FgR7R2TTz
RA4BGT3KcJqwTOVaOmn+dVZP1c15y0k7r9zIg8oNs2I5XZ1n7lIY3uQ/eIF5zXSE9EQbjlTGEQG0
FJXJcOHuxNtZFKh3H1cDkGNXDf80rES3Q4IpFF+MbMXHBZ2UvoADrosbDDQYP/C/SnFQ/+VQOm39
4B73Af9xvfzJGUcoglJ7y/8+8GBVLbxtWVFtpdi0RSQsT2bIVr18pmHXHpYIzi9oW/YBJiXUH0BJ
dugDyEGAHb9J5WWz8xRFJpMOUMZXQeqItPXOCLwAExxD+u0XxcaNwch5IexD4k/lQE+uplwgx3ty
S1jJgKr+DDkNLBKmrmlNINe79UZm6MVChAlP9+Br79+aN97/mCV2BfdDs28g5+/7tSmbThGefFYh
pOey5wvKhRWHJFo4gljxVe5opO785IYBMeyLdepHbxXTFW7KPK8YEbGoQUPX8BIaPACQ2mWvbWyE
wRERHLyH9lmUn6qWTA0qU8cDI/zQJ3NMeKhoIE9KloP3307Y/W8eWzG62DrPwuOMglQwTUGT4Xmc
tDuh9iEAbLsyskKFpAwv5B+/BcQfSaHvzxGkZjqF7H9lD3HW8Jrtpvj5hW1mDAWp9k/O7p0tMcNl
+d0JyWfYzH7BFODBCpqG4hi5BgJpSnXhTbZTfHwRTWLdtk8eILOL3oKHymR17EuAiF7XTy73FQHy
+2MuG4aSfeGDP50DIQKdn7n3V8vi2Em7LLLqyF8ycfqcgX078rz3W2fk21HNIKqTzu3YMsbc9qxs
zFGfq8yT5sOBXFrlpWXNedrfTO8SQNS+SOaMkxqbsHcFQmByNQGJzlbDRlmUlPvhfWWNH5+LPug2
8dYgqYfVOF8uM4XtoxCtidm31lU4TlHJB/Fm+Gr0vMkyrGZ0ZDTUIB4gkRxbq4NQFvB+Q6lgH2LP
H6mPSI65w1aynDhoYpghWBVpEziuok3Vl6d72HV4aYLmHxKLGEXo5PfyjXHpH7yLTQyOt/rC5/Qi
D1kJSPA4ITSY9YzFxrkAhSBsZHP41gA1oY9KnbYMqd5INtdmx9aRjh8IK4CxiGF6cvn+XXY8WbBc
86YiP+ZOuIyfjRGm/LiXBDVkWguYIg7IWzS2KgVHYYOTeaHJCViCW26leBtQ4jalx+SoOUQQIVnD
njn1gqnmmu5cZrfBThC3G/Os2mrm2jXb1G41LkMCaz83DD9B1WLsIMjW5FfhK6Rj43LOwYPIs7U3
+KG9uDVx/1HfV1H/UsjBJ740VaaKOXjJkOr8dCqABJWLe4qFy8LX5IahhMrmuk3Wwjk3ENXRyCQV
kygLuUFMpPDJ8Cw1vCQGdqR+MR0dK10fCQBXf8P6d+AD/jUJfMceD5zwXKm9vk5EdVR7jH/TUhzR
rujarjY9tTXv81bg3drWqAgHtQn8rpfa1kccXdXbfHtg+w3zgV+coziMCXe0mMdKIjnixgZi9P5H
xepdN/mrMI0ZwNjrlHNU9vX/1tTbd+8fbcI9gAjKC08X6vT+vzCEWY0nnEXImZFdP9nfE3YZXutU
mcku4Kq1IrlupaYKy9vlA97tLwAuv/KC0jy63QsloAMDH+3YuD4JjP8uaWXH11VbQFwEqWMH7Mux
7ZN5NJBK3FBXRG4lHNoFidomGhkWtUyxlPD313qWtsJaquBYym6zwS7IPp3bWo1Rvhd1RKX6qfS0
23R1VFnmb9TyyJzO/DMV1U8SfLpsxqR5NUZDjVL401IMYPAqGW3sf5b75gJHdITIMuAJxhxCg47N
8JZHLS5fv6dx1OeWcyyxfW+RcuQxSyAmoLxH2c+ukbgArlsiBMY+O9qak61s5o8jUqAhH2lZZoNd
v+Oz2nWouPmuq98d1DOUbYrJAMxInvYNtOKEmqr5dG9lIJ2I5gtaY4c/biN0/sMLe5xFFfvHgx2t
/+XnqfBD1RR7CmsUuHhobJME/ahXqad7QavbrXily+CCN196dq2Tp7BmTetzMzNaQsMVMzyaKtGN
ZYZN3x7BjQQKsnXqrjTINygRkqVTIW7xBZxsOv39NkV+NMWmuXJ137p4H5iBwJwtfjHdFzcvxXbK
5Ej/auX88hMx/Np98Za+3gyuW0mqScOaF9gj+av4rsp8anT1Dpk57XLWgqWl+2582iwh4N7lmr05
FgBcn6QzkjaFIWzffIbpbUyIfgn7QSEA2/57qjbwPYNGY4cCUzepyNf12HECZZCBo/Mmy3bLqMG2
JcL+MTqfeeKDtirpgRhR0WFc8UQ/o80qmlZT9Mq2NSJw9iUoW8+u8vx7m2Qs2kAcMBuA/rLHJRk/
ZtFrZ+bzg3P+HOp6V6bz3OE3ggWjtdvcqig3MDjVzqiwulIyhLJ8ta5yrPecy2HiYi1lgvLQpx8p
jRmLRjYqMAUD9M9J2Y5fsVh0cuMxXpoieRMUPx6VwAweL1CiCvozddIA125AvgLINU0+xIL+vc+M
qo19h9754Lwq/juvarCRaGRmTckInkDPEA20bnf/wO67rVk1TC1qy8KVJlAFBqK2iHBwN0lHDHnF
zYRsQzg1jVcoU9F/a/3fAP4n9LaPG3ny9SsUgRdGHRp/ZEAG/cnUToJhOdjrQ4F1gpNy6iEWCPgc
XZ3MLXpRCRttTC+7jNh2dUWa5T7e/5XhTSe4GZphbI4nc0nhwLhfpIJCEo5cXw50sNeNG6pIBgOs
6uUPYiMpN7HaGAQ75HxKm4P5Jdx4QUhE2leg1ahhLoRPb2jZnkOyyZgGiFS28cOxaMlkIXacrHSY
Y8ucWIZmXET5QvA6vGDeWXrEeZftWQIgt+YAa3gOtOipVSsFnyfkLEo6mH7dn5GYu8kL8DjEMHSp
ol4rcNDFV4bvwgFxHWZ6NimBtee/YMKE3jUyCCGmXE8+XpGtJXXDDmBuvLX49ZUFApkxvO/HshOq
cATRWjny4FCMnPEkXDZvjfckriC3+l0NPRwOMJKAiyT9tRgriNG4tanPxG1bQdMxsqiqPzD+HvPY
iJ6oKe/cNw+9jsA/E3D0mZDBP843ucSfYr2A39hKeOtbxAlBnOY+0XL9eUl8bn27nohjhfwQ1ty0
ip7z/weGiyJBcLSlEuqKc05jD4OjztUB59HUeh69LxD1V1DZwFqC/lJ+XhnnWLowJDWtjPMbKda0
pbmszNcKO+H2ZOf94LGbd7/Bkrf6//S5dFxBvf/G7L5lHvEUJXeiUJd/E+4oyfcQqEkUbm4cxLzl
B23hQ+CMXn8ChYyCMTSqhtzimbUVflwpHGNP/+xHGGxVAgjiTsA63trnSAGRWH6gN2Q4hQ8jtJGd
utEUhOk2woPsVKE1rnBaP7l8k2Nl90cfinthLUR3rFQM5ONN++6qowF4FNFCHYe1DEiUZx9cORej
7bGDGs2J0Ma7UQGPOmgSIT6judWojq9gcihnreCRkQfIxOtsnEY9kZCCjz44FERWE5SvkdC7x9ZQ
DCA5YefZba/gHSgascnp7cKdHVeVJPKM6EFiiET+Byvci73Xfoa6Q5g+dR0nFfVQrGSrsaziG0gQ
EXeCSTCsggLDN0HZzHf5/Uq8KE1RH+OOGMFFSAdrs3hFYF9qYT0LGPzF+iuqrMSgt2w5XBlfxVmN
CJaKHCeKiaegDlJF1NSyHhak1evEZnf5qGuFL1oCm1E23IJQFj1nnyx75J+AdqpgDppI61srZLka
BmW0uiNqmWtDBVfmGMNd5CpXWS9AYKJsh1CWYu0iKf3fF4PxTDq3Nw508EsHp2bq7GNPHA07XCBE
jDIkrvijNXIuknUHD2GoeWyGat8GtBrl5UG+TYpQrWKhmRitp3gU218prSD/+aCNDTJzTY4cadF7
JPa/M6qdnFx746U/S6CIc0Wxz8Ci9i3HZFOIxtZSTppMijF55cn/sbWkhFM7QmQwx/3Ak/2HmF57
Tt5QQ7/dFvYf6Xgi7Flnh0983rFFUaTrtw1eZI0yKTBrLPYXPFU6IMLC3D5RFyIo1K3Ibu5IPH+c
OCoIKjF/x8lXfgY8H4XZvubqKy65a4t6eYdWvOj0l5/uyK0Zzpl4fUncIVF0zm2/jr3uEc6x6C/X
Aj3Rsu68wjqlQ0zNT+ThV934k6vBc67IST2a7HvpxCG5cHwHGm0j1ku8y6XlEWKsw//6WUVr/8/u
WrJekV+g6ZXcsOdQCRDvjzgDqR25Pj9rdfL/r/ujDGbhtpi0o9aBR170wyOLjszrRKnx8tUJqVfe
BS2wUcsSWxiXe0iRySftsYQaoOBf9TOkiFLlNa3FI62orxmu+Xv5PJzLrx9gXYdoz0LK9RwAOOAn
E6w0PMTWJkPlwNeN/reHa9Cv/DM9NS7HFWqqkp1+fSvJoX/jryZkctrILpiq9OhjQJOLPCwclUzF
/ASQvxNMYkXvjLulOnJZULlILov74VIdx4wDrukwmypVzzkRrEVvk95yFHExcxbSTFi0bEQxiUDe
Ha/gTPn2KDTUPQaETrRix3gJbUh0SDVnvhJ2J9cG8Vst39nPwhvNSIPS3FjlMT/BUzp5CrFtPKlA
mkHDxNmoB1YEFQnGvSBs9mYtz+Lk4s2qx/UGgJ4EIvqiIBaMgjqinFv9s1vjNvhJqy/Sim96gJsm
xVVaEH+tGmrcrVakMAtb9aFjxIPFpNfwjk3BLA2dYvrHS4q0uptPLm3BSVD2gvw2Z6FBC2fUZcMV
ISwHZDni2thzm5Zmh88gTA6Vu5FIV1+sXnh0bvV1rRBgr3l0OSpURmJW920s44qBc6RiXckemWVC
6drIGTNGr0zXwURNO3+iXdfZUFRn7HUZfq10UCHrXFekiwte9pV+ROE7Odnxic1R6oqat5QvY9U3
BKILaA9Xyd3YfS0sW/kPl6Kv/4M1HR/wIB9l1AJBoWDnZUSItbHbpf89ARbMCDLCetJzcec5KkA0
uANlxVZVJlumreHyVteomLYdPqTmdT7BgdH8KUWhH7WjtAmGxD9mhxwJ6YlFl/ABqdvf0WEaSKjz
2Iiua95VWPkDtWE6N30ZyAt/QFgyB5nXn3wFJhne65NEg5ROo/pBlCIjqV3eumaSdBjYmuaGeLyT
P30BhbW82X2wCViqFhfNBk/aka3HlLOgr1GD/YGT/KaoH8ZSekpGC4I16sgVqMv2p/UXfn7d43fD
PljXtCcdwdHm0rDQzk4t/lbJBp1FysaeZemyR1T33c3etix/aGYi4GOQP9XxC3rFelVPZT0kf9Jm
i8stUFklOzORi1WN83B6bxAIzqkPOL9jzJ2JcJXldj/2KJQlKqA795tptvU0VVCekF8qoUIyvqht
EIJ4JThhPfkiPw864bV4QFislAY1o3LBdCP1fCFc2tsBtvnJcuDLhDDb+gOrXP4KOkSk7fwuSFu1
yUlP0wWzS2+37egsKKzXLZlxfsCt3WYlTiaP+FSnjnbJMJcmZgylgvvJY8jtsEiH+sGYdS7d4PtF
usUtrimRwN6Q4pLSYNJeT/8pLs2Yq/xT0p68E3M1MRFXULt38os4pqfP2h6KfG0nTq0+pKKkTq5C
yoTSTVlthRo1Y+YZk9ScShrS5UDv8rZQrZq9q+ckQSEJYZyaKFe1BiAGE0v0VKc7cRHcaZEjySUK
FDC0Bf/SSekYJ4rqa6RZ/8OqtRRLhl7DXCXQvfPnisEbgPYQszvQXl57lvMSTvSn4MZyrMj/Lqnq
YHcVOnDg8Lh41IOjUYhdrX+8kHquNvwLkyx/eh1Nq0+OjBdbcOXeM6U9IauUYl5EYpwHuD1/meVm
5e4lbQDPlymyxqeLcCBrvh0iO5MODjiJD+FUrEADKcIZeh+omqXCGtj5VUAkFp6latDDKkjWAn27
AK+W5J8JKDBcqrIkGiQwhfi62Ex/kE0tqQI6v6BlSHZTWHJ0AZR+j1JkwE+MP5wQNlU50gIun6/j
vSnamMrj5KjAaZ3Zzcplz/T6cu9KXlVrGBFgQb3lo/DpbUVo7MeuAFCceH0cBkT6OAjBDJb/iaKq
A3m1Rp1xGRxqSZaPyjkULoN0USNeLDxxvPCCn2Pa8aaF3JnGS0eMRp7kj6Szt6OdhWFq1vZCfz01
5vSz2lLxqd88LJlI4gSfKf68JoZOdtLK7fUZIViJtZk1qJizoHAP1HmScyHZg/BOCw3ol5EPVNK6
r+pl0hznJeDvRINYdJ9BqclF46dpgkIz8pB3LStNJF3kOHwnoTE+XDuXadl7WC82yEAg/kMMdCFJ
s5LrPf2g+C4bEwtzSTsMQMOYSguj23+XuDEp6oMhYxcIjeXiXgHrqoTp1hA/g3BkyN2lDpJPKlQH
3IR/lzzoAzsjS2cs2KCo4HUfmdOmYrkKfcknUDACNynM12ZKbTmyd7lNu0NAg1Lpix56EVTKIpnb
jQJXZ2gbCkqstcJLEDriU+FXrFhFsC3owMHFHfJQKbSPmw6MjVqp6y1ZE63tub4gkItljkc5B8r2
34RJVrbaUpzHhPsNeS8lGzkBMMaA+XEMmK6JPb8wSseGVYsV0XgcOrisXdEJhDYrSWElVFRI0Vl/
qm4Co6YF3wPzGvF8+e+qxLZoXLXJIHU26s9m1xdTeyTJ/65D2oeZ9NoL5CQTWkgJ4t9E5S57L3Us
JkErPzukkwb7jWW9OXNco8SHtyNt1qgc0zddDmecP7Y6LCTLeq/SZhnwpSfGyUgO765H6rJY2bFV
pUdtqgrUK82lsNgpy/lXTgRimchfcwKjRa2yEX5rMPA/E8Pz0VwdixgJ3Bk+IuaIqd8LHgnS3U8N
HTvxQ4ONsnOquvbSMelQOpWaq8HJA/XkHE6Ct0RUUAW6Lb/qbsLp9npvv1JJcuCSEJ0CHMrWipgp
Zzfy8HOuGShcmQ1d9iwmvka/IZT9vnEZ1jaW/+Id36xVrTtMZFPWfKy++XG8tweVQXPdfU0ymEC8
OSIF9upAjee0WarfHKGODR3fu0vu2U8ZaszA50cZRpaeRK7gfp9X+uQauYvHllfRAEgrWPm9dF11
LzQGzNBjqAsL/DarbHU1XuDcQ3Evwr1vFr/Xpzdq9tvZ4bQ3kabdoY+2J3J/GI5k4swADxrkUMV+
eKOGkK8YO3MiKtJSP2PNP/jOCZXzMXaE2czp0FOR507V3KfCkbo96lxGylM/t+Bm2BhRbVu73Rf4
LR9D2qwis02irR+MF/zHBeiwPnCHp0RK55rPjDici+QDILn3WvBkQmRHZfHDMtsyMio5qYrDl5np
/RfnfkmUqRAeZbgbkNFPjP/ARQs2bdKPDbzJi3TC2npazOriV/4xtv2Fnn7tORVCefxZqsE8H1fe
mogpQQAV1Pc9bin9xYNF99o/po/jg+zXt+Y2p4tkwcsnCkbtIKoV32BlI3AO7UJUqQhJGcaJPag/
IFkcrsEBRQCIUvLp48swB7NpeQErhZuJW5b83CiV0iGfB+TS0WVT2J4gQw0vMYrOr2SAwesyr64z
b9eDy8rYvBJPlpNdfKNE8G9p3mIFJxF6MC1uaPrTOCnrDGBSCvBU89VxLJaZ236ZV3NbGM57Z3vI
ZZOvAPhJRXSXyfaB5v+ppshOpBGLrXKn39A68V5BXaGxYu9BfeC5baaWVeQy5an7H6EY2oGIRryX
ay00lvXIBC4nS6I5nB3DebfWg/muHOgx6cmVYjmfJnza+a1xmuZl/uKjYTBrTGFhmcwvV6UH6spD
uBs7lEJtGBLO5WG6thxsq1TbqRHM8XRQHzjCQZPqnvDi7fEQYi1u0spxL/J8T63j572MmUlbund9
4GaGIpkUzSNxP/pFQ2kxwOA0rvJF7vsOGi3eh8SzqiZr+AOk2VHEmbGLTzT+DSMLqDZuQ86oWBu8
MW2+J81WExWzJi7bY3i5fxRGQojtZmE7ycRQuzqLDZH3w2wEG3uiIJYf/IxPcowoCY3H183hZjqm
QmSFQmk3RhEvKMnB3+ansnLbLD7NVvHj/BAufm7DlD5jOeulkAsGlLjMaE01vE4N2HimkaC7vN+Q
i1bQ1u2tDONEA+29kVhgKC4nWWdlFrrl+WlMSOsYsMXa/4q5l1JFOekj/xzgap6nu4mgFYaGnMNs
706PfDEBb0yBo7FKHKiuUZTIC4VHMB4FXCGXJkfoe0K7WYttkb7N0/SW3/8dNphRGB0SkwGuOam+
g8sZy3QkpF+oIhDX2FoKluv5UwWBl3bGV47jIT6Rg4/RI+sB5We0t3wceDei9hgy868JABA5X05l
uLKWi8/tj/TlMBL0EAVsO3LzAqdQ+WjiX6htXTyCCLrNNoOgkrsCdyqMwa/50Eh1A3n8dW+M++Xv
R2qc/N1h2J+DbkkkLOvtoFR5bI/32HYWNcRo5C+MbGd1bbmrs1V2wLEnVUN8zQOb58yAYcwFXbjV
4cz/+gKnIqr3N8/cC87hv28JF2lxnejvZE3Fx7CTYeN1YV9XksXFLQkeIWOdPLqRcHuGU2xTfIbe
VLTo8YEIOjugmtNlO2U7OPWBf1o1E/kKybqE1u4XkpDHZooNvO8P95a7MY2jLBY4ftTUJERgxIHz
4Nxi5oD/68hpcsLenAbMZLqvpmxJmCGE0ZgZ8h0IUTUDSRaGGncQRLy+2HGa2gM0943v4+QqvRPj
MB1HsxDZs0ADhHBc6y+B2Er+2JmR78ySFTHbFBVwMq5SnT6y3cdb/eJRdO0L85eYo5xCES/HL6JW
lpr9zjOPAxRxR7a4lshDEglraq2Z0JlMJATJhAmlZq8TPZreE05wwz1pgpGw03Us4/20XFlAxJPk
hMOAAFBBNyLNqQR5FgZhqgj3zapy0jmyx5cygRtbm+Fc9iFDJ9Yrnt08mBgvBQDbmI5GmceaVtkK
SBrSUMRWeXyxFRGesI7pcRO8qfLSRTT1hY7bMOUV2jMpGRmM0BO32UZD1WVJM0yvNCBKDBKm/RRg
gpn9AdYjhQitSw5W6F/nTpBv3QOZfMWZXUR32WG78wCEysaIN2kMGAX18QV8yehFaf+/yvXYHgvK
ZJoGgaNwsl17MukuFd8BXZSSaYLUJOvkh6+QIJtXDsDnDtc2jL6ncaVH50QKDtR7U8A6gAmdJVvT
gx0oWe3ZtgJj+FxeiSbFyVvDm72Xpt2U0itV6/RCVa0WWjT7k52/8xGs2t6E9SJAYxtMtvr/0a8+
/dpUIZBygYwHDtgvxaxbakiCUjmHKZYzKH6xgmjr1XjHvexdKWUq/WDhpF24nbdDQuIixwnlfGdg
cTRcWpCh+gVoamuvPKjc1raySrNRV/VOXwTfZc9adT907D30kjks7RAz2LSIDy2t3+2tqxMMMXvV
ekStvYA+ob4CnIS3xgbOGlPfmMpEhJD/aukZEKCdS+xzSTQr5g1rdDTs4XzsiCAn0uHTXps7ZHsH
OIh0qQIcHIwA54QRoI0FXTRoD4wBAmN8LeZ/1IDqeaN4l+kA0AnSMRfzdtdO8HlsBSC3fiZmZpc9
Zi7cwSF5lU8EuN/6rBDsiNFeP4NMsQoFqfjC42bBQbEvuv5rTpBspG5K2dHD6V8qKwd8/w/klVZ1
Zd5fz1QAp41oLPlZaAVY+mWmij/yeQhvTkKJeR86y/IaiNRo1UynUe8oZ5PiKcV7BkfA7x16/Hgs
Iq+WCv1xmMDiUQeBBPCn+XmKn81b8IHoMVkhV4l8zc0lxEGsy+aLXoL47RdhvjSiwQeBTXVze0Tm
YCpkHcsAKpxSuqwxZS0cQQTpWWBhhFd07hoctMVaNstP5J4TbP0J8kX7rdnMyqCCGlaoiVWc4A2/
caUPWBqxymQDmVvq2Wa6/ba6eOnanWOSgiFYSmBol9X0GCuebRxZJsLN7tTyD6ZYY+ssCQYU5ojq
BY/yasOg+SejLoRJJ+GQcz3RBtTYuKMpgD7Iqzqja8R31FUqRYXu9NBWFRAv4NDikwOXz8iZNEVD
38vwsB9Q/MagV16tJd6aPUfKAeejp07mfW1yMvPdt3l3Wyl/MR4eTLlYsR4jqT5mJYZAfgonhYUn
dFhjDn0hGfUs78VroosA/08KpS/QksxHafOhNpMc/58ybaSksff6WYxN67S/0TmwpYcyRpnpSM/y
0C5u/6tvb9Hl4NPPYrIBg7dJgYYOQyVfC+RQffErHrW7bK8gnUrRoMlQPYEvtucHjzYwImF0ISet
7CSfVL/T5ecZcZqIZvc6KbqjH16yDuFu6cd1KQP4fI9lPY3wT1bnAtLIkE1d01siZ+Wy/OW6REg1
jpuzQcuqJtkSy516fw63+Mrk0lrirNWAeXbBoMtWvTWltsQLtdKwKCSFiignkn2lXn57u3kzzJde
ibLUeyvfgMLs8Mb0OwpE+rgNuLAiEZOkMwf9ERxVgLHt5FaisdkiOzmACL3Mx73oUzo24XaBW2h+
mN7MF1JDp/iM+2zyLEbIW/Jin0AxjEG0ioiHRf0tcsWsoMJ85cF78eRfm4HR+x+8p7/B5aTPdOJN
MO9GthGKQzmwda57WkSrD13guqeDMC9eOhDzuVSA0Loq2VyOzZeblI6BrlbCjyrBy3B8yUpcbqLp
AE1/z+Y88IaQ2JN3NhYaCoU1kbIB1gwwbPdsXznGYRWFnfcabx5nZJAk3/1hq9reAdSKjrpps2QO
OYM0eNBzUXrbGtf7TecqdTLGvDft5U0LLw4fZJJBfKn7fsAjbYiFeQodR0asUbpxxSw1pmyKoBX8
p7g7SyIeB1plge+uZ6rF7gkCSjljpFSGVsyXhxvL207WaGfGKRn39AWbwYxEDWilLM+mxV+IxiqL
wM8Hlsxt03Lk4ingnbAOMadl8aDQLihnYaV74NE35NfoJLlo/JWk/+hizNZB4R4QGIO/Wd9EXuzG
sqVKU3jjFJ3XSwuHYllVtQ95rSxPo6WEAmVr2MaoqRpxq/Uevfrj4/P1r0MpYUSwVlC7GmJHdNEm
l2MgEh6g4XLd9/uC5mnHefuJSL9F5bqy6c9JQgRsgmmyd3SXfh9F8HUFBFjSGOMFgFu/+jYcp1r4
Ap44O++U8EmaEPUislGYNkxTAl+CX/DJo6g5Md9rC5lr5nM65FnZnrmDptw0r+yi6GKA4qvEWhz2
YFwCEr5v77EgynEyJbwq6LRt4b+3Z/hK/SkGQcm4OgEWd9F3Ao3+bXH2t/5MM5OhdiwcTWL4p5OH
C1tK70eWXVHYdZqK11/zDDCYiXt3rglq04lXy/bQFisK3A5IANGuE/3G9oivPjRnAYqT/ggzy93q
f3YWqbFPm9EDpB/vL2JclVIRcBK0rQxbAALInrTEilyxlc+iS7K3qeKnz9/fbYXJxsZ2TJUTIEE9
vbbyffh1OQiijSYzJDFgEmF7xudMifA8eVxsJ48nSo3RCov1cKyI6trlQA/MeTU/WNUn90VLnhkb
35RAy1YK7vD2/GseQXAah2Pbny0cYSi2Vn0tzI5mk3zZvFBRtK5Tq6EnlmKTQI9SGPjFaRywvXpH
yGh0q0DnGK1FtOyUuX77cuWD/XmJ72KdHOArrEpyj67MS2px+/bIZ2LPARrEGDZrbxEtqDD/cwha
CW7kDxbGq2yqh3q3r8J8fMsqwQUaPI2Pcfu4j86Kxj83d55ybMoTnIaXqWJk58VFNe1y3vng2RAF
mTQ6mvwIMz3o+UG8JtIyPsKceHYysyyEModlrT4MiDbsrSlP+o6872wd1+VPUZEDoTTLafC5mvjw
YvW6UAakGQpaKbCnKYVxK9mmJiCS0KqjEWIIiD5EStJaglNLVwmTAixKAHCJLjCZeQfLcCzsgKVf
9N/6NWMiahc62vyCowjINrFEahEBMjIDTpKD90pm8HiLLH1oQlblNC9D/cBZQXzVFdra3IbV/DAk
G22IOrKhWOwvaaLLQCL7W6LA13m4Tt7ny6D+GkCitZFB4q0uYG6wniUb+AvG2+/N945JQpO9yWa/
e0fpjt/7s/d0okuw+QlY9pSTH8jGwOz/jLudnFQ+AqgvECed4m9CmbNKH3ZTJ0sUJl08uYsks2/u
uOKnCwjsQI2FigFoV8GA4793eFmrzgEzZ+v40kOIVG/IZSXZUTRQTtA2vzB8Rs6rlj7ckrEPx7Gq
mjrVnwa5bkwtaUh3SHuFZ2JZw4Spo+6FsoqPEmCCOG86bhRGNR5t+OMRG5M6nIleOM9wDdwZyprG
DuhCAVhRAXYSzpGZhEAuM6pWftVUj7qmgM8fVYt4h/7QlhpsIaRAQNRgr9twaO2CFbDXJq9hGxAf
6tTnu/DPcRDiO1tF8Gwm1n6Ix37F3FSP2+e5bEf9MQPa3SZqUjwzNg+Wrkhw+aySZH8kDDUPrFkS
C/zIkfE3o0MVferaBuKxqORwKrFgAXXHpuTMxoJMn9redd8KnDXlFH8maM+PjLGRoMVhoM7JsVSO
RdMh+NRgOgz/mHboGnYAmZmVPDz66mMCZkVdlDG9XlIfvrT018fjoVv+TnHvizfGODh1A3GkHllw
mIG5XW2ZhxIweVyaSD0mvOQCugurizrihIP06PYrYOjmFcUCN2EdjlIoBai8mjBD1XwVgaFJVDDS
YYY/92Zz8DPvafzsxrkNG7ucg0Y1YJ/NvP2zByn/ukXrCUw/NbvmIJLBYCsMvD8IHIHL6gKjZH9w
8FTViu0ufGSgftir7NzkLZgVp3t+wYYG9yFRkzAp4qeyQ4No3qqrZaYOybizdDRG3zl8b52KyEwD
8FDRuncWUnlKUE1DCTCJBjF/8vqdo/sj6Wb7CoHSPiERc7ch8sS1CJIifW0OXO+IhLCi4y/HhoMM
CB4MbzVzvErAOwarlIdhYxJJ5h4XwcUr1CV0/K1ruDLjmy3iR3nB1KVXj+BR7OTFpIQZEACBf8Nh
4PLYNj1vcyOYKyOvpT1M9iZcgmPxVNMlsQJJrJT/AjKo1lf1U/Szb5QCs/n+d6gTiuAGWw/344bA
OLTyik1XVCBaxG3YHnKYQlvWsnlnpTmgdf7OPdmrBaxKufZfk2AAoLrN0JpXX+LaYmrqkYCMDG/P
OPzFHDmwytGEouEduzx5GlsOfHvKB+eIpP8B9gcuMBb/StNVBuJzDNPX5PF7ziQ1ibbmPM+AmqU1
Mf4k4q1EFnoyOiO/61qvRAAQQ6mVwX7FnThZ9LxYUAMxmkbSxlA8T2a5LoRHOwo2CS4+EwKud1MY
ju9xCRX/ofkBC8RomQtXjIFf5/q+5kOKdw1ntjJw99JEOpUCMiRzXTJSyU4Cquef6jGLhXeEnYVH
iEtHxdd9k0UVCn+5oF0Erc/3UpWQQgumbbh7jhbFnQLwHHSR7lo7K6QVHkWctLRpDWjPK7KlXtEC
Y0JtoPPD4OVn40hcrHUR8eqIxEO/XSDeHOqGqpmjloZcugrcocuWwTRkZU+IdY6lYGDl96GHDubG
RIVp00I77OpPiRl6OQmmWH4RThQMZTglbAicLgbVOeKTS/UThzwD7/gF15EJl6I+h4HS4rLY52xC
peZTsQG1E/2Zukx0ORwpbT8IAjef5iYHGUIwBC8FlC7V7524+y4Gv0OKAEVWMQ5fQQSeN/DdWySv
M0VMhUQqDxh4cwg0JLnwQQUPAuVB4fwLPP9uphrt7lMMc4OMLoBMUJp2Wh4vAD8z9ykVgYDAdjU2
HiQJFFtr3BDebgCBpNSu1gL2785NLaSzUr8+rQ77+tnwpE4Wp8GO0gT33LP/p/B7/QCCgasVnQKV
4CAHDv/rdv8rl6MGTAVebQkAP0LazIfIdb0iKDoIujOE2wD1UEU1uk3E+BirTd75VLdmU+3zPlcW
7K2oAkZUjateWFR+ehUXwshcWAwsQxw9gGWUb1pgD6AyrhTi7d/9JchSP7v6EVxAAC81gQKQbtM3
p1QzgMfOTFz1yU67DJHwTQ38rumUxauI3lillkkdEfseO9Otr7MCwiTihspRKGJ4EmS4LzoaSVRx
yHWJYdAiOGMYqFPQOENWrNVp9RdIGciJlozekoLMedxCxq6RF4KH5cX5Xeb7A2kIf+rVvlBnmJ1B
KR9gbKJbGcJxPFcemjK0GucG7eO6qfmSjdNrc1zTOBya1Kuqcl2Lq88NUZl36FnBx1QJC2n5+LK8
e5pb6rpLXFEyxlzGmv9FI8CIJh/T92wnNhgraBS78GX1EFy5CmEmZq+ZkQq+FZfzskqjktQ0isKL
7IE2IC56EkH0kycDNFQ+gTLgDSv24eGH0p2136+PQvuC+0d/27yP/ANQ8BcgIlFsrNKmqpOHwop3
tZrVP79Zb+Hg3QeFyk7j2qkHoqDdRKbLcOM0HBHUz162UUA1c9CbmBtJwr7JjAUVqQ+XeIP4Lu7/
e9770FvEd9zrYxFcfcQ4N0tVZNCfUrTYXfE1wuS9856yUAnzUGbtKa883BmvqgVFcc3G/mLbqBW4
+xof1MEAuITMHfJNRSSYdSrkgiKm2CYneFxMPUXE5246H7kTTT+MNCUClyz++xd94G5CeIN+r1PN
biFGIWLvcLEOCAdtr7j5KmqzhtFg2VRiqejLIHhAqAKQliB97eoceBa5eDM7pB9ZEp/we0LGDnTU
lUXqFNnqSO7c8CqaadmyYeF6QlPpLXu2kIssCsr/IW9uet1SPgvmZQv5Oqt07k6FsUtK+Z+0bkSO
2rbHTv+CrsTYfnIsQHeaGHhiMxATtMlJl5rTf9zjVhVPsQli97xu9rPgRMq8SkrnfSNBJIDt8Pez
VRIPkr8EdRRA3jDvKS1ZO01QXgDRfVVlxpoZhpiJyYiTXxh/2oOYfdkZ9uQWQHXwhqtnthkpISdu
Dap0vRrUQdpRp/KHBbchd0DbqM6cm6hXMbz2hUE0Ulr+RQE3xjCxLQMFw7gAEkgp+IjOQqZO7RxP
0oh8kPJEB9DzOrF7oM3byXB8yyUyMzhrXSxoHmalqvFCjvnZK6ejCTLa6efOwnuGN1aKSRhdS3DK
CZhmnN8QBIulynWXgtouT3srtioc3o91f9UIjo81iFRV4Qsnsr8xW3OBS/aW+H/FxiEFgxMk7jFJ
zQDEV9IwjjP4Yl+N7wnOQJCctEv12GXcXkPgKMFDU8Td1kSgjkWZaVGqFguRmI3heEGV7VmcKkK4
0+bft5uHSZEJ1kWiD3KXFe3KtiFZE2SRKDPw+TajfBqjZ9eUtOmW6HTFpxzPIYy1CybIC9uUxG6N
0szSwvhRh5eIPBX+8y1tZ14ntz+XzXcqoSgb1oJh9NU9iMtfqJUKYahyoogn+Q6LQUSEPd0b3+2h
3+hWRWesGItUEus7D9J3iLG8thhUThD+8R1/fN87nuX0TkkzSbcDInqxRB3ncnpCWRkQUuP5T6G1
5zeTI0tbgK63HkB9oTqJOwaALae9dzCpJlwiptKBRK0w1hdhDvwOD0f3jIdAsvnLFYI7RqmalZPU
XgGNu70eFqRKcqJUgvHbpMVIx3mE1OZAUPWIdHszQH8OU7VJXsG7Y5+/wU9UBvCuvKTJ63uZ2B+Y
1S6QSBfCWTC9ektYmLvQkWKtkrLYqjJisw3lA3KUe84OysERpvJ11fAdigayQQL2XDWG0/HKWrcO
jVbtmAFdAUEXHf2s3lzDmMg1jqbdTRGUSo7EjSy5mks8mfUDSReZNfxoW3xxkWLQl2VJZrbTAn0e
AB0/FcPY2ZTmB4gqBle9aZIWCnmoYuVooJPh75UgIwuZg0eDB6D9FfRyLNkNd2ELPthRhIo4qi0J
VjuYgNsx9Tsod+wHD01lL0VWCVFxuoQRb7QlHV13RksEH1ZQDhY0/pUZjFQZSccMsSdZm8tH2Eu7
vAAouTgnPrbSjhZdZb+Fiv+SD4lTfm4xsFiklTAFeaLXTFZRwMZQ0oKo2Um4KlL2p4yfbxRdEG7W
GKqz9VplbLMEbj5HpMR+tqty0iQ2SCgZa3OdLSgTTzbsHnOE6hOEhLO0xytY0+xNJrb3GgC52oAa
r9aELa04XKqp6JZGqM4JBjuOq+AXm8q5ysMQLfk0sS7zqvvX9obpmB7uelhMFiTuTcCPIoRV4eMe
hfM1lidHoYR0IaRJYKDq2wlGC2PYu8NU/YnA/Q9lAdJ6R+kDwjU6u375b2M69KPDe/aMzFwPa9DO
JOSqkO6KogDlnhIcF+eEnHSPiQPZa8oyIVKK6GuyDvSmJ4DybN9VxC4Xza+dsdCnsoD5Z6lotkpF
LDlerLjIjZdE1nEiERUW9ljSzSDon8CfXQ1+XevxXDS9MV954UE3cDUWzdUr565GZT2OaQ97IIZo
+ED/dBjewRdY89HXXpvRp9rIzhvYlwnSdgnrhWZuhPFiKxaXEdIwcaWKIqYDttJKon1zWp1H/XSw
vHAiULVO5ogCFJN5Sq3RFzFiiVhcmuR9UuskGarV8tvS8NstR11wVhSkQLBRnV5FkUFlDtz0OgWh
yv1ebMSCq99PshaTq3QrAXgeq2qMP9ceFy9AtRwXLiqyOBZFgqfyY0X0Q5lWHT4PsjLiw8zv4MFK
gUTBGPaTADYy6BJEDhz5NZ2KJJWUqAAJ5TZCbW3fvt+4k53J4BsYbKWfAO0wGNFp7YBDjpcwVfd5
9oxd3xPVdb51i6USlsx+PBkYriI/WAuqnwhqrd0F1rCeqkfieyQoeK58dwNDh40MA3sLc3wXh2a7
A02E6EUd1i96P26tqvPzhg1u6N/HHnKMG/rbt5n40hqmMIg4AwapA5lLynOFy7ckiGYBfSEjZEWb
yrwZXemUN9AAL7dSeb6n7W4L806liLz3iu3q7xmPBCXHq8AGnhonD7THv/dCYppbDSIkfkXu+cEy
S531/EVxbIfGl46ADsI0XnqM6N200S3BtqNvqOC+6C0qiX44n81e1mIpR7uRfdoAmidGaStt1ZxM
6GSRIwCwpMc7KpOYn4ZFbR+/xjpIomhMMDROblVjRMzHu6isiAUZ3vpKgjAPfDTWSMimb2CDMBmk
ctEW3zgdnn5T2cyB8ApqOrrGXSFD1oZWaYTdZp02W1nsAIChyGRRW+60dCG6aUS07J/JsYuIkFcT
11k+Gm7HHfHVmyv83MLmZndvhMBnVmUaRA5A6UKYzroSqDJt/uaDU94b9UwslAul2UmdTBqBueAQ
qOAsZSqUcJTg2GW9Bw294JqefSG/NQ8fF/9e6FhUrF1qI7CQQAeGzjfbomxs0QHjTcR0+OB/2LGi
dz9Jqou7vX7MXwL4P55P3DTsQBc7HfcB4v6EXY/DCqBKAWrukBKsUgdNVh5OBVwKQcbKJS05n8WA
NyW3ZJLZ/R5mIQ/J7LrgEIKNBFWToVJv5q2cpu4jGKrTHwSGlunZ+tCV/Hd/BFtpWIKn+gmzTmQM
AVx3Lgbb/wgsBAJUObnTylO3TtYkP7P8JPe5DRWCA/krSLKJBNiX4BJGmlRwDI+Q15xM3dSt8TVa
ojtGquAbz6HjepQKjcx8DpJBfh2Zn7pNm8nySEmSmwzAhqBjWeaGvJWk8lskz/X4+Mp/oMJHnuPq
uyC8nkMYsBkt1XYEQC7qidHYs2aS030xIKuqbcS7vAk+VvdkXaMNEKXRBjABrTWYNPNNCZRM6HAZ
OQ9hUu9UMA4ymI4JM7/T4fpM7SX17J9eVLmyDpTQsyIt4C5v6dVqwd7UFf5Ek6+Vpad4g3Q0sl+K
FUljbnqAjjI/fIeBJPEZsAXwWnbJ3rw91o3nEXApJU3Z4T0X2wySvMQ6dssswkQ9e0ugC0LaOJ2z
r3l2J4c1dfFYzg2of3fSpycR5qxIOWxfN+7k6EJiiwWiv5GoauK7A5DTLD1smv6rQGq41NVeAug4
NMdV15mvKu5MNGMw9k/9GufxpA8BrtTZvKLYtr81GPMHm/BLB91YYaB4KfNmZqpzH1QESSu7sgzB
H2Lk+QNsWW2KLf3uifiVPg/fM01KjMIDN4G1MdFAvrxITOffHJ7nmqXnnlzaB8qXBJa6yK5hh/sz
yoEIvfgfDgE6FPViTdLyIzpbbQTemCDG/YSDpZPWbPe6/N3sehiutfsl1546p5xRv8F0J8x8km9L
cVT35Cp/UC7tepQ7J6wQTVLqamO16NvC2ToIzhj7LmNa9EY1RFkk1IWcqSYN7iBmivr26uhmTtn7
Zx9hA6fztSq7e9PlDe+6mZ1GivFBCit4+1C1gQekbLDBCTUMxbB4EbPhMsvvcaLS1jQD4wLEgYzZ
EBGlUKYMUbokEkHFTId2mh8yHEHcsE/6uNCYxUEHGXybG8e4xmt2h52EFwQfckdoBNRDNn5RbPKX
4R3g6pXv20tN8jmqaeH5auGXsUNd1JQC9rsVPBAoqZ2FzOQuCkW0s7TVCygqXPxq+ktEz+aT6/Eu
RZ9zRC5QCtuJcYZlbj+mXJyN+obCFt5lReuX7uhBhuDgKQvUBjI/5DK4q5/V7igLaoQZFu63cADg
1VCdbefZaOq8QUUyupVQRYLv4VWAPk6x4yxFwdqkmADRVfiqFDe1tgh1OmuPQ+GLskADrTW+dPlV
KJrbrzAMnDkD6ylwg/bP+9rRQNDPDwUJ20WborKC882Yswdk6PR5A1baZpr98y4WaNepN/Hq4vL6
MsZ0J1A23B6eiN8pqggonhBaT9j7UgKZWxTUkus543b2yVRXK/qYBaUzR9fi/vHj1PuLeUEoxOH8
jmwUwb3zuJArOnXkuiEtIxY1wx9yP8M4Z8/5TtQlqH8ziSgijAj2TxNbAnSEUuSLuia1pF7lBZkw
a99L5yM04qHwt3l6uLc4DAI7opXCG4YLacYFBN1aconfX3CmZmCfmY0ssStrFfJAHKd36bTb7Hkc
5vILzH+K0KD9s1uDGaUWC+iyrBkXl+zKEoRIh5wDCD4viCHFSVC51vdaf9NSPl4onzCizbl9eqVc
zpmJmd6HHUWnNdDInE2MQCG4U8tGi9z1U1cEHpVMHvX2vTUWyvEqlYcThwAR8xCpYb81SlVqdNHn
WOVnuutrMieE4x2dRVOG6agK6+PoD8ASdgscbm/hnAjzqNqoM2EOiRH/cZKucnUVe/QOYwCiAlYQ
dxRZ4L3pk/pdBy+cIpy0VrE5JfJXcr49JigR58oqZ1gkC3hbuycF0kW09J60jjjp57UdeqGdMqWw
JMvLxVJM/AZn/rtPcC0X1UyALLi7wy4Oc8PF9gce81lJ+iIU3DnXiZ1R4DvQu/y/TFIW/sQ71QTj
5uhAQYVO+UzyRrlqw5Opg60ZXNUh3ubsT9YjuqKNwz6rHnpQs4NckxqmaW3Uq9QprAwkd7QlB3YM
nIvtHcYI5yaPtPFFo/ChiCmPqrD4PgJ1x1tuIzoC5sncl+6ZDMOCMLfKv9ev4Aw6VO3huxesUoni
5ZJnOya2xXU5gT8kcwoxYlUU38hSVzo6I3qGVfwxp3V5qcGrL+iIf/mCvQQxrXwfyvEPv+TfobIx
O9nn2Fws4tHGr9SiIw83Mo+hHrQi9PpTnM6VzTCYk2yDE68lMPbO5F02yc4hyA5eEpEyJs6hc4Z6
mlBIdkJTmeg0TYHlYFJeO7mkgGqGkjpXdZ9qzQ9Ab9BWcP0NGuWvMlacC3vwnf8i4O9fysKO7FDN
OSkedxx0BlKTvB0p+emnSQWciJ2OwwmIbewofL/JyZbxLjasdCi2+Usd1RVUMWPIMd0p5DUZjKox
r3U2QRZGXbI3D0nsgpy450jBOQuU0CsFwz58xM4RjU75yByxJ3mE/ObQOsh6DLNCCPdInsN3HRZL
jQB/9MyqYwDGMpB9l8O7lo/ZzvdjhwXI5jRseWOy8TVyU8+gobuvY4qE7cuEIq4xejAbdWTJmew/
DkNmKT2Kd1wpXgY6BK7wopYFyqbhE9tehIEGGmx6+pOQtBMAKgHM1lCiKH/k4YSPXMZj6KTPPmnf
rt2g5OfuhAOTHFKwpSURTGCJ98h2Di1OKuCr7kNkVHVUqtNwWYIoDvIyRK3bFgexil3vLDFdbeno
D3qWam2yD/vbhw0q8HXyB4AXu3qjrjem6Bz3ryuZpt9fr9A04n2yzlLPZuq0+Ys1oBnkJlacjXIE
DylsX45oz0FaccNwLrS9qz6tJojHn5iqULKigYEYrgtLa3M0V+mDZ6m/wdKVTLC3s5U2F0WjB2qX
Ne5vzwJg32iBLlpqL9HNZ4CrdXw7FLIwlXcruz3je94MxdNNughOz5DjfjY5Ex/3p3Xna0IsjVAI
DhpDAfPmGnyYbxfvSBHyw725Pz/ZN3smSV96uvdR7QCoK845jI4H1H160Qq9NFWXW4iRRee5iX3R
VYhxxbGFNXwG9gu7NJ2AN7G/ZlVj8+91q/sOt1kwy+o+pv6tmOFkLvsXuOreAzOfYiXfvhnajLRo
3XlOcq0qWoQDWJ4jq3QKeC0PVeecGsAlf/fn32iboXfLrxmgebFPEDCY1u6FeUlfm/mO3wzcrztK
0xPpUizaJvr9367oF6t5gXlaAgygxpZFT1WZoOXjf7FsIH+msvBQE6QP+OAAWV03KkPw6tqqJRb6
3ZMwPU7AmqIIQmgHsrUAZGIkQyfwRBsV44XiXTR+VjssnxDZmrbLJXJ1QBeL4AFegk5/qAYA+zMf
bAUdP8oKO1TENe42wjWkOUSljLz5HN5/hJC/JDACUvJSMKtBw8KoCw5sZDmCk3bKUmGSspBX8Msr
v3RjqjxNAwcKKUCcmbqHpDIA3C9zOWQc8WaDxhcpoSE5/LJa/3lkSBGP22m2ri9SDlYU39E/1KE9
gauYtpGc88QU1sycg/mDnfx+z8wcrOf3+GpS3MJsRVBF524+yZMhY2KP6Tjof5WYdah6o6JzUaZF
/Q6YMaTYSRFfMhoEJaoslRMQsrkvVNMRtbw+84S0o8aL39uS714TkydDQT/utKX8b+LSJBNwiabq
dbi5Dhf6KZ9u87MPlhekw5YTPD/E+jOfpi0++9URYYS1w1GOh0V+4OVIZflgeVxIvkzgoezewXCF
4iS5H9O4nf8MC4vgIea9jbyowfUJFbQ5M3chd2oUr7RPTRRClDxzr+5rJiBnK1UYoBk1fgU9AXQF
FvFZJL3gDAu+H11j24kdQg1hBPNtcWtvBfrfmVklrTcse1/dy33M1FfprZYNtZkx6P1F8m6mRZcg
qg6cv1fiN/BjETCFYLnO0LGvbpogiWMtl2RoytKR0iRg5dQeMfanFoXnRG3reERl3/Z62OPgSpjW
OuNz55LbrFwmQreobHPjwwZurrKawMBobDHFG3dV4buVMbu5otwbfvFZ8CKgZyX1dLXMD8LQLByd
H+FT4C23zmjy0SHF2RpFs7DiuYib9Uumz3OB+ek9yZBUFPOI+xLyqLhrXQocGmqQ7tzYmUFKGHL+
EiBdtC9QeqFnj+T1AqmfxTVZpiM6yzWW8YHsBJfasE2s7JTFZX4Vqs+nC6NlLrSp+RWcdxEJTRIK
em6hAVsCC30as2TnlowceiyWOx1KbdPoFUjnqtclak3mNbIrIbTUL60V+57xEBP77Zcz7dc94U5W
Ur3KZZU3aXOJEpHiFMM35di//Z7geL7ZKX0YPYUm7HagomdSWSJoT5zoldKMfHlVXIo2FKn3kYYR
KJjDOTgVdAS7McbJhDSnPTMSRVSNDY7ME3vKaC6uBhAAYPsX64HYx60afWk4k+jDY9tUbm0JqLXD
6IhUL81avCNibOe9MXFx/OUaS8eRAf2z2SP/dnQek6ZP/Z+uh6J0lk/r4bClrl6jzXjYjgITtEpj
G0O9n1rzsKyeSavkbWgr0rExWTwuLI6ruC5vDRExNYfildBRx67N3qRD5r4EikGUtGs9h53KgOUd
9vIHGvYwEsD0znQZv3js2BmV0yJMYY8KSg7eToRVgo9lKSlZCHVKk78pIzqZgS6wC+8z/LzPF/0N
mcBjiRRgJJvykShl0Xx8tNDZ/FTR/+fOS1JMHwXtSs+SGsUhdKdk6FK36mgJTBIBmvlafam5wM7D
M+F3ZxAvW03ibO1UDuKKhgh4T2Vkajdvgg05D/S+QNog3udv2+olbKBOtxzPPspq4IfstdvVTCYH
rr3EDin8fH4ddMiOsiHt2lmnxVPEXV1PsBQ+4JSSqDOYgZfU7b8aiiyEdqR1GqPBm9nM4bFL91TP
Hjm4Fon6pJ/tWq7CT+e8sxYWVgMLFyYZWuWGF8ERw8FP6KGZQzKGxiphTQhZPzlyUtyhao9rHp9D
k2VcfQVAUoN/UlyLt9Ot4MOu+bLQ0TnwmL0+cjq649O/wKtVOxz4PWqf+kl2XrjajxsWGohuJTD6
7a5+aCI01Pddxxd0LWBoAaEAPvmF8rfbDLGjzgvKkcMOOnCVbf4QWh8WCR6V6WzTkiuFp/dcXYqI
myBALf4osgYYJqf5I9tbk5FWVMx6tlXI2fk0DAGR41OXEejkD7+O5F1Nabyi/guxFgbhP89c00RT
F86F3DxC2W4rFWkSZ0U6xQv/BNae87pOzSp42CZU3H/l5mlr8j59B+nthDjerS/QhGDJugWsCsOh
4QQY7WJYbkiCGaBt2k+gJpnJgVbDnfEc/07JFuVjf4QWmx7yGnObZQ6C9sQF72xqcxMhfL+AZdX1
RHyulR7LTvJhxiCWsgW+sLqG7JZNQkbIUCjTeF7cex7z7ii7vJTIoDYHCkYoOp4TcaEVG4PjcPag
Fn1SkSIZ8YeIvg+8niIkSCKbEBvZbOJ+2M8i2SH6ZGSz6Cxrtr/Urhp2DhDkFG0pFvaWBy/4+v+Y
v3b5sUpKnVkcAbYM2S9jc6OjIhtymjVAo1ZTKTuZhz9iePaffIxJDCCnM1zapaBsH1wkunN8xkpH
qqXiJ40prhxc5H4EmQpZUEiuYzbgm4ovwg0wAy6NhXI+B/VTfkB26rqjZhTcP7thanF02c91sVeU
K6r8L3HHGc4FV2mqqCQTPq0iDTxxDUTouHa1CT+6hvvETnplagTeemofB7N6zsGVO4C7kt1Tjmnc
mR+TggIDCmgaN9vn7w1NKwmVCzaQPNHyJJq193N4aFiV723+kRopfDnP1/tM98hKw1cygocJFC82
C2204rrfY5KEtKpzNZ1HFTNdtYiu1Lf8d95CrRqZhMoBM4eh02xjXZ0P0KwP3jg7LJQ4oaBt+DMz
y1G8U2wOxC/qQL6tjjphP7N1SnGUnB3ced//Nn0IMx6O2WqpYljWPB3ZoYyPgn+X8TvoIuUw/GoQ
kXY1p4ZCZ3CHItr0M8xQYbrt5J/ZZvKXvrpkjEV1xEnzp9LtpS4wasjQR9dBfyHLGwRppEd+yz2f
Dg571V8+BdFL28sXvb0rRntRIvEUNDNYxE23ROTVSTk/SVBT/Rm0S6IFZzNkbiXP71FRl5IwSs3b
svlNtx9Ms+c9ie/D34bWVrUpzA9swx3gJnbp0kn+ffgaq9VjhhfT09oGSYge9xKzIiH01lz/2wOS
mlNGURKYmgdCl27GhHO7Yy/4QMMtGM7QzoNJhsM4yOjERW8+LPV3jzG+JHiLxMbwSul9FeWKCZdp
7HQz4CTokLje5Y0uzUsf8Je9DPHr+nwIDZvpU+LtmR0yvAyYPaS+4lOiQBGFMTd05DKHduGayOrJ
JyWl+KROvnGbscGq1cb5SpTIcJbNzxBpGNufM+HCpA429uZ5rxzFhh+NVOD2HVMTOrjjB+MI3iMy
Dd64wbXRReQ65PmG9uwl0aNMES8RO7cBF6Z1R/HwhzbPV9I3wc8snj40q8OK+sWaKCeFc1G0xoNE
0iOIYRbSG61xIhkl9bskqu+DXlUTc0ZFanaItzUI21N3Fv2BR76wG3/6a0grjqHLtxYJqnZR593S
8cXrSIH5mvimsJ52EwOo8P43Hs3DcuqYY0REadNzy34AHh9C+R1D9KZTHpC/mcyxJr0KKX0XGoSm
9sHjjXXFe7yN/JIRQqntfBiGxILtpHdbb+x9D9riDOrbJPm8EKK4RPM+ZWviytQN/6XObwQOl8G7
34GB6qnIGeTiQTid3aiq8Fq3mo5O1yhiyBuzyEz22JcLQgtpn6jSRh7LHTCU6vNq3mId5JO9ETe+
9MlqYgPm+81RiVTqyEmYxXbivlsy36DDgxndH8P4BMkclyB08zpwihYCtxtPkiQt6Qip6otp+6wg
bOEwEJYicgctOPAGs9fki9ieGsYiRHCW9IU3nik22Qv8duKlYSPoiWzB/NSZyKVx1FC354nPMGVy
MHMXXQ7B2la54Pw0J2cwpFI1mGyqucR8fbCkdEurhKvC+9TvKQIZ4h6OVcRMQVFLl9RiqZ6A2y18
dYvX4gfTGw71y7WA8LjWLWwLVEn87GAiJm916VH2SWlmbA08kpnGsGNMt4Wa2L+g/491pf4NMiBd
C5c+fS3Zks5Q5G8JUSu3GKB7n7Nb8wPDj8V8G8yxswkv41SOkFRvUQg0jGyiN8zf187nBhQAqzEY
HNRkudWaRHFRwyHaqOPn+iMRb0TaLCKS5khAFpQU2vdseNTIZ747Ply5L1Oulo2MHJmIco34D7Zf
TKgjz6uSLKfDpmTMYghFh1VEtzWfIIIzzSlrrZEAkGsHJjUXbkLzNUe4BCjwUrKCAqzaAo6k5vIu
zv63+enr8gqttHp9uUS2uls9V5b0NjXukw8vhXNTK+wiLO82g5kwG0TZIe5KdIZR84QOOWvRYvCF
4CTC5Tn6cRB0k+YjevINKCTff0lIAhyG3AvfwYd3E9VohIPGjxNSdg3rzo2lmdwEAfQw1iU5guIy
qrhYu+RcNGdfi+MqEa/7PSfgj+LXYadOypmktoTKiHSfPrIH0A4ns67a26Dw5fEdDXQHh1NKVHgQ
vZalVqFIPnT7PL+vtOgrt3sGRjWBdx8ithZ6QEkokmr0lNCm9KpMAjCatxKve5UfKJuy6lz8nh7M
6Jp5Y/HFTDSX0lm2Kljbt/JVXD0tuDKbJi6bwyzc56CBVeUgA6Tu8kNHh9N+cIY0etglxPS+5hXw
8+9pHRyS/67vaPJM4gOFz/0tzh/BfPhPHHAJqJ7+XRCqUWMQ6ElgO5ZOl4y0qDRvVI+ruc4Oe6MI
ILAAz2G4Pj4KEsz4WtnpjfWSXY9tvJd6hzUBuNWCuLMmKVLoo8OWzRBo4YdsQrjgmRYldA4WECYU
d1kTbfqPvB2UZwo9lCSqvQUxwJb9dW0ShuAvhl6cqycv979FeuSFjj0I3fn5+w21sfwnE4309Ihw
gr7tSuoDYOADQspr2TEkcd1UqHp0LCmdABlGmBv2A2kUxuKa3U+mquWtlFavC0HkABvhMWsWUmiu
3daBBlmiAaO5XpNBGnQrRpXmqqxO5K8BIGbB/kJDPiWUmedRHQlUY7zYZhu+Uf/jpi9/jVFEKf2L
rYvGB/kCXHKCQ1e9htexaxp0s57X0HYd0XavZCw3K+oW1ybEAYikA5ned1/+KWn4iZhwYHUNPAzx
WHjmho7zIiHSZq3AuyuVB2s981AYBha64QTNoLkSxRkMy08UrD+3qAwMGUt05r+VcEwzA9KTnvNQ
6XhWf0xzaQS4zgFM5p/aaTLmg/66k9UuRd2bT0BsMj4qgLBEs+VfHyeZDFGavqMCM6wxdyYY6vNc
PoBv0EQCFeXXZbtz/4RViIzE49jRbAQ5CkvGbdzSpjRZjI1+HsbtjLp9GIJv7dQJuHJT7Zef7nhQ
+qc9nZrpJxS+sPnkjdk81XoVWSBwaDZZ5voAGKLP/FcY+gsKc/uY0VejsG3Fy1ZfIrGJ6Lp4w1oz
7Q0qNveOSj+kpw327YLsXlwByBa+1/jvn9bQQELQb8AaI9iTIA6Wi8biKmbz6unQ9OBEFrr1KzHj
VvprPqWRHMBuLeInTSoe5drkrnmq5CJQC6oC7vtny3xeiFksIyiMDVP7aPWoyHfGHkirpCbYIcdk
pYc6hwI/V2uIQv3cYp7cP6Flk3lSoRoZJcnMiII1GbXNmtWxWDe993KN8l5dE7MUpz6cMQ2Uiw3f
GU1PVswAKk1fLPqGIANmULgHXJg7rvPHCTaoSJ6I+uYY3DQsJP9qdAqa0FPOknC656w719E12mcp
aBrC91XSqBq3fy4t0x6rdC2577IG2pJk5ifT7BDM1PvlxVilixop3wmxUb0HmqzBJFlZoef0NOox
EI2k0JdoZq1THC26X07idhw/7wuqUkW1y68DJags+MMdMN6hFwDynYESzVvmFKFTqDfOKlBYoBF8
gCrFmOxJDurRVAdOI0Mqxz6pEJgE8ka+R2FSzFFLjjKmMBahKrjTE7YCZjlbjNlNvIUllmOcJVCy
KWu45HiV/3v2MRLDh+bWbhAGJeEWtOtD1LHLF2sMj6qJ5u6PGfkjUDiTKD5kHQp4aDBZT6UzQCj9
ZX2HBo0v1Nu8P2yKanYA7KA9xwnXSJSO9Aykuoq2FqLFNQJpfTvZTc7dI6TFgCRAITDegzFQSN5M
zryPmRQU4S0Ew2scPYICKBDRCSKK2mp/ZTS3MJXToV9BceQ3nN45AV5jtHnpCmy5c/YeYce2dUIE
wN6jU0zO1iH7Xd3CbY7T2d4THewtUH9OyaO7n0Q6ShKwuK1E4ly0ewa2rH5aSchfSjGCm5SVdHlp
bVubgaoVYzvRG5jhuolIkmajeBUqBOrenrt4t47St84KuQtS31lOPpqVKsP08/VYMCOdduhHlfhh
cRCMAV3rOFnK9mf34O5FEfdd/clMFBLZ7/OaFSWmcqn4xC6OM7Xh+8p3Dda1Mk6Mk3RRvFAaricL
HgyEchmT1Qhi5xO6kCpRJjNYV4Jg9fPq2gqg58lh+pCQ7NxOB3aJOuKoYFXdAIkw1rq/rkZeO94a
I4+2711HN4qpOzl+Iuj1988aqwePa7313cSAo3aljwe1TDZYU25aO9xq5mOn84463/QXxoZRya0Y
/XGKQFeWYC52LgrptBIZEWevosb5y23sOWSfTk0B72KdnrXhIybohiDqfK7MKmMydmayXFCUWS2G
tPsmurNBByo1wa4E6ZqbeLRwGXnpGD1ccTkGce+6y464Q9IvXfpMKevg1c8nw2n7idSE0Snkzd6s
nC7Gm2vx9GxOuaFBcEcHeL5pFpgV+dNEt+RWv9zodIf8fxxEq6sQp7APslICeBt+EIQzqfh/OHXn
LPKK2cBkTsfwt8hfM2Cf954k42kFz/4SPzFi5FU69qZJjixQVJUaJWf7r2+Azmmx32c3LLIBOkHx
tlj0BWeXoxOSLTBGC0Fl+0/5A8ytYVnQ2oLXg5O8pFFmxaEiQ+PM4kxJZqe1oHJalZicUscoqm8V
hz/VP+usDRed3o5GVMgI4mirE8s3d5p0rwF/QwCDp0thjjZFIoYWEwbNMuhCW0aWsH95C8Ofjbwy
pvpwd26NZAko8TTEzqrf6jLOjVG/pi12uFuly3XS2lXLmoJogOuHgQT9HpN5JGWpNHRYYX9Jm93V
CZC4dav3hgTFBUbH+FhApZs2XXYmOyg1TdLxCvxBxzNthW247u+XjIErTGvIMf1x+4uBkCnbrE69
v6kLv88JmZl6mkN25kZ7seuKwgGILPiAwWq6b6KegpzZxybAYM+QxD71MJFHmFi9293yPrU7vnz3
1op1G4bJ7SzU/6jvu3XcRUUxHBS2XpCY2NTg8BZ/PV3fI8+fVjrf7phBgckA5XgNarq8sxGHeD4Q
e6cDaWcNBsTpCcjsGMd5YP7LEh2YMxnrD/oaJHV++SWhzvkcHOlO/hdn9mqxnP4LwEkEvvMBLeLJ
0TCWubhALla4ldmpFgAup/9IsR4me+ABDU4txrKpc68+RCsZKm1iwY20K3kdtfEg8r0Q/iyEEDc8
/MlRv8HV0MAqO/c+ZY8AsuWhnxIhHQCYPYisjvmzHMEkx2J/x7y/X8OPrk9N9X8uugAcjyevrnnO
yYCimpQaPrcH3WDhy5ypkdlvExbYGCdS4PQjX+JlaxB3kmXl6nnnVA9hNLHk1C3IgisY+VchDRbD
mwBXRDTGyJACxKZcCuRVjRmfZeqFBse7Ro6fPsTlgPcSPfEU2ESJU6XVWXR44ath4saHINwgoBCA
cJ/M1CwGjiwb0VXQGd1RJr0jFrZqu5Em5nFZ2Q65BFPWzGOEM2FZnLeBh4IAJsjnHokdLKKvFQr1
Bi3jImhtbruIXBgz5ZKOl14J/G4Y35otvBae/IYy9UN4CsN7yLRuP9cPa2YlVuctW8lcZMx+2yWp
r1w9sLdWQa71DrEDzeCVF/usAGGP4J+bmTqQBbB+vs3HHAfie9DP8C/tyvvxpoR4M6AnuV6266lT
FN/Q/hamrW7PAX+bX4JJq4hmJMWWr/Z83fQJ83xzw+afxmAxtEPblD7oStIw/MrZEqAVzTKZnG7U
U46fnwslaTboGuf3TvTbk5Utawp4VOYu5Kwi9XnJrrs/V9xl4fm84brL4IMJnSjYSWfh261G76Jb
nz7mfEaI69daZwJ8QwB0jenCGGQtzC9fpj4sfDH4/ijNN6Cx319FqD1y9McqIHAaJhLwTG+prUCh
PEJJhRtIX+BTsRIwY3XnA9MuehQoUd135E4hvPbURwjCD1bMKCEjpDB9+GKTqtz7VVyVkBmMChU8
aE6T5Wzs5YOczz4eLEe2/Dp+xi+5+nxJ42biqQ3PDVt8VZfRYwOoeq5FhezBJjgM3liromQ+RcdU
YePG9GxkwDaTQ5lUGGON4L65R7a2tgIgFPhC2p2dk6C+p50nUUB0D8LayKEIWYLIfcEXsR+iFGsh
5xI/u7ET0B0vkSsQWX3fH+yK5RWJ/i2zwrsEc33o6R9bqLQn2qgWomHj0B9LUMmJ76P3sZg4XUWV
2PSKhQBS2hFtW93r3+tURG37KO2etVdfn4EavCaJ62zomvtqHEuyG85DV+ZZxTGegRySx7ft+PK+
z5ejDp7h7dipt52w01yWXWgjCACVYW9JmrmMXUkFPDWg1h1qCZvZy6cHruu+WIcFH0WU1yygrvtu
kS8rDmqq+u/wzeiJpF9k7XJkJ9QhueYdAod1VZVxuG9uydBjxibHgSzVrchAWvHW1JAmd/SvucIW
QMyhlofBFsQao7FRJdQZujtahJcB0WAkxvI2DW8E/vq1fE3eixh6yk8RS6iP/YGijBsvxzt7DOVB
hof2KbPJg0alTRJPMqUvJXSntcXTv6A8Wm0aVBi3KnKHI0Qhz0og8Edb2JNSJdpJbOgYZTYy5len
xiG6/yqIR7j/ddNuesooJBG1I+G/01gCO9rjTCmiQLupQnt7AjPeR3LDSoVjbDJoyKE8v/9kXnxR
RGNBxuGoQe9n+9w4RumEMKLcjWPhVg7ZTdkC5lmPKwK+c5r9t9mF4vhdPq0lRUQJcbC/CjyosWJ/
F3qMKqT2OswnbRJWVvA8QHcnNSfzd4ouZL22DY9tVpdsok9ns4Fgm1Wla3u2UcmD6iGG5Eag8H8I
c7x5oK9LhLmWfT5xe2KOWeRg1jjh3JvNgYKi2jXzvFbvn7TiceU/PEe7BVagCI2rklSHI6vM2LDw
FaF+7ADwsiTWOAkTAHa+3mPxLYGLc5MNCPexcO5jFRcaSSYUphSPDt7CSRqrMQumvceuCVn/vM/E
FyvCm0rIMDhP250zpaYdw45PVvlegaYv2SzPJp0ja1/6UYtsKDl/NJZBpzfYtYASG0Tq7FQ7DUx1
KXFPaGMgSqYEb3yHTTCfw40ULZnFN/s3dPGBsD7jX33s1KrVfjsJGcdwG2RmHlExutWp9GLmfgrW
ZmOkpF3JGcQtKZa3IVHCaxsi12y767KlexVcU+BR/YWGu3BKi/u7tiXHMQ5mFKg+wN2axsaa9GI5
fTCKUdHJSLUXIXnDNP1CPvOmkLVI9FN6Ng7gLdXohWUD4iVtlnE7DEjLt1Q81DdeCtdKQ+rQ1pYM
ghk5afrE/cCWLtekjgPlOG4ifPpIuNJPvKdOKFq1bgHg45IA/+qonraIYpG+Q1+ZzUXajPJL1FWH
uHl+iAOqIvK5ts8rnD6PSjKWZJBXPR3pxiwL87a6d+dnB8arQTG2zFz81CB9zwdFtCQvp5+jFYz3
GMxlaP7DtVE9xAH84pIxueVYmJZgcwr3CoZmzU70bkmdmjaNqC/8Xm8jW7eiBQos2tOiAQ5z4HmC
wXM/wcUpnFpxWwVVu8etOobuqcAMF5nYTFwDwN5OscsWTxZCHwUPBnlHeTBKYoCpJrHIJ5kVJI0j
nKkpLMc2T1B63WUVFT6loK2Ta+fLMxZnn7iugJbnn21Gw2H4GPOy0UM1pmDQZQWjKAkdj2ztvmYu
rXSK09nAPs+/D1c0qfk7/1IB6pQV2U9QAwx/WzHUpiAs23V2qhNqbkK4X3eSWjv2IIsrMasjHLtB
f3Dh2HmzjqdTRi+l9yHEqyr67NZE4T3412HwtLRB9EkWQuhbSCJs1ph3mW+IBFOJf6IT987kmxdO
gTjLmXE38ysYZYnUyjd6tMFfduN0DZ9CfypZJb6FFrkgz/pfL5TeLHRb149VBnXYXciYkIub33al
sWTzw5qnyA0WlMLpHhHRnJS4a8KQzPHCVr8Q7zj5D4sWP2EoTwakhGRDpY1J+a0g7vGrcN//QIlm
PYKZ8/F0b8oJZKmJiB23zMV2ZLxmMqOEWh/dXp5G9NAYf9HbnvArfp5Hoj4Qazbs9063ak0NNZwL
6qfsE4LMc6RDyf96+XSmgPlBLMs1HRz/apct9i1yuL6uRayTPUY6c76sKUFlqSgoYu0PtD+dLa6C
ngPLkDWPun78JVOxRtrBO/qa62Iu/tIM6G3c3nSIgQsx6u0KXyuFMIgoVP4kKGgBWNffBc/XDPpC
a2ALNZn48IShUYqolRcB0Kdfc1S6TPoy4cWa0VhkK3PRmJYVEERi9e4/Htdie6Rxesn06HuLjg0Z
UDgjzbsmnI2fMfWoc92qpR98ugKrpP2+xHILAKGGiRrNPHGRWidVp75s+NNnyqgLhIvw+Q7hjrkB
ag5TyZcQD7fHO0Hpc3Lm+r141bAArYB0M4uYArR0Wa7vT8p5pwtD/Wpu5rLc15NSiwsEjPVu/VMZ
ehAICAY8UGflHjwR4bp66/3T08z75Sid4hZBxHToszlKW9X510PRt2LO9UDgIWPEa1GT4Kxevq5x
t2W3wdYx2SrlhB9du3BnGOPOrQAieH4JK6wAAyv59uMCONg7QdgxWKybWDcSb/m/NOB/2GVWsqjp
u2JSzQditcnAkL8I+nSS+1E+7pxORES/3JPYeUY+LW8RKgMMGzTcpbQ1xXOlnqlX0Ap+H7UkbP/f
yeFmL3ogFR4u1iVB45IUgJBJmyAgtbX56BVmaMUJAP9D3o7EDF2NQQUYdYD1+FICQKREUqyE9RO8
Oy/3lw25JOYk7XhCx/3J2gRJAO5lZP3iEdZru8w0I/1U7o+fHDnJN/nIsyc0CHCoKlbsKqsYu2TU
e6VtZuqAgHKQFzm9p06SgOwCK95eDXXSSg9igZ4kdpHiCXzdEQ71kyit1qQKp76QV57/r31p7uAW
QWeH8cCesM8/nvWMZCPYvKLHlOjD/aM6Hm0zC1VsKT8e0vwSmOU8fksNKCvCQAktmzq8ghLHXWVR
Jhzua/oDWe5Pzz3Yftd2UKQTA+FHxHhdPcR33/iDVaV7mef9LfM/qP9OqJvgpuF1gbLFPd1OUeDx
QSp+aSGPqh3tmsZv4nIN0C5ZnzBQe23/pcz5WZAl7qBU1B419boE1W11dGuUnHLy4IgF8y9BCaK9
M6saCOiYE9JlRcb6JRI0cjKqIR3bBz+kX+Ijpb2Fz5/Z6skOqZngjrDRQxrPJ13myju0Uj+a3A44
oUCao4Id+XxEpsaW5dDGLygN1o4zrSwaL/HIgLcX3gIYFMYLK4VyEkuVIiFCmmdwhcYQMNovwGGJ
pFrg6L3LxUeec2XDvtiqohUHl64xhfqYpUHUStBLYAlVW6V1C3Uogh2c1Ti0YyCl4ntfM8+vFA68
nIfndXQ5OfcKG8VBSfuGylssRZm2ympRXgvdaJYxQxMuS62nQhZufW5+8I3nVHB4223LciARu7bh
IjMq3O8TYSRT4icWxfDAQGRBU798li6d5RkwMoAUGrGvvuud1d1Kked5WnMCwGyrciautpjxbgOJ
T+wNZPD5q5V0CBq1K4DFDE7xaJkl2wvULTLSR1sugVzWeQN65FRPcRmKBE/vAmIDHv0jY1is3cQv
ViZVkHEhUQB8DrNGMwjisN/yCkdSZLU4Er/21bNLlN/OXvX8y53IIaLdDsmon0hF/EC0ND0iPSZV
Z775Rk8mtxcbIl+ZEaVTgYQcW3hf7X2eDxRjyrQ6a/M1bCDGvPeYlere5J6ZlmwkmcDPJWItdJ0q
j/sGrUXP2EaU5urwNnQj69SfKJCU8qQItx82B8xYWiN2hZ0ae3UwBxu+OFgqDag6NLT+VjppHaF+
hW64virFF8L8ITCWkKMfOU08C3DcMiUuhLRfGFaL266BXSfjgzkB/5qgob4uWy5XjqlkzxJz7vAr
e+F4artPhEyxoTpT8N/Kd6WLsaYyyaMQlE0CFmJbZtwaQgvI2312+DNyeEgAqNbG6wXuhAT5IFd8
zFXcZ+SmjFSAh9YdHUQX/R3f//N9Dz4TUA/fA6zZ5ID9/ih9+g9QFaYngmgGB8YEDJsgYh7/BFzM
+mQi9QaddNKOc2XoVxQeEjwWHtt/AT4yXpgavnFk4jXw0MsbAVCnfmvTomzUYJG3NQAwPO0Iv25e
9Su89e50Si2LDsY7Bn1J2V3spCUgOO4rwOK/CYGjnQqvwCZX3vbdaraVZ4sKMt3iY6ymuGETbBfc
QUpdtspX9Jp06Q9+TYnwB9+MDS+6Dby2mNkq0JSl2xjxe6+8YBbPMtdbD8pXyjhzs+Z71yPBhudy
yuwMF2GwfePdjAbtb3N/FEypAaIvE35IhF8HTuKVc3tGWA7dL1dp2S0Et/tkMwGesJNLrz7e8koX
u3b/uilPAs6p4U76eQs2uC0kcUWdsNeVFdnwmAe5Q2UpE8tIQoU+Dhyx5etMvBIwsXLEELnR61wc
CjX8xn5C4zMfDy+rxMHLYs+tmCAaNt7bAJnjwMpSb0oOlvRKRUtkiu5QkGTpcIFSPFsQjGoRnL05
mX9OSMvO0S2IW/TCePuCV9ITc5F7mDvr4s+Ixz/n8W2cIe7g+9GcETPUGCcCjfBemxPFXWDWL+ye
8Y7HB+9ekg3NXh9n7jx0XswvVNmsIye5A3l0+L0D/9AR0xbWY4nNdB+cvyTzr8VK4M3vQefE6aPF
xeWHooK3KDYEu+FR5kJ3Bjt4JTBzx50Cys8gXqXg3sBlBKebVZqGFJ681CSoP0cNsZdEGCTv8bHq
CHbDqQLs2A9NIDX9nDr6A0hADsNYiEJWTK+Mb18okMUJ3m0tngav0cSEPyhAfANjG1xQcB3qdAAH
NJ1ni0EfF39EyGWwHhAY4FS1brEFtBSohD79reVVy6UT6gYyLJi9SeN3xa7dhgVSBPrJl9OuyFTJ
bOmqUu/LwlNlmzDc+UxoPLM20CPKI+ZwiNvH60OeacrI4wQWbnbntKkbiCOfbDtbcJbinn0ZmWAx
wJ1lgyKLuJI21hgB9qzLwzbado1Q/fJTlx0nXbZKnD/0pL+q6iWkVq79IoX6AmV3mA2Az0dxwS8J
WUPYpXF3jcoGZq5VVMPgy6/t/uTOJc2uKwDrmAL4IdXCGOqyerJi2N5qzksYA/otwY6EjmoIZ3hc
lHp+bN/qvQIyDBa2EHrlPvAoQ24XR2FVs/Fl414hF4Mq/8QMp8i672Cargir+YTpQ4+fXo8zpFEm
eyqexUesj43klDTIhoGy0wE6HXvhJXgxgbJpR2SHHnSN0Zrf9UyXtaI/F5oRZIrT4kT0tEpbhMlr
77QAQhl8hBP1YeqvZnOnS3vLuNCSR1XsOFioLtz6r0XL/ZHatZzuVIGY6HheiQ0YYxnCoq+Juoj5
QCAsQF4nJQlrLvrHV6R+phVhFoA7+hsvUtEkFIhUZ/JpqjA4iZKP3eE0V7YxBLSql6gCjfn25hQ2
Ttsac1bBk3nfebQe8FXLuDqd/4POLAcTsNfpjnbtIGsCyngtgVTizQ3Obdf9pvei44WjLk4p/SdU
GKU27h66IU8+YI0+FTzciF8WPGbMc9DsJ8EUfJz+d9dIPdy+KvOhXjim+fZDsRdwl43M+62o4M91
zYagc58oAlTe7TkD35kdVBBE2wq7lZs9+wb58AhoB8O0sUX8UHLdGlfMfzuvrOQimE88SFuTfcQ0
7vesGq2YS8l5VkxtR5ZRSdV7fbpGhSieIzRj2UP2LRR8Td2QIuREey6w9/dWdVDhEDJCeAN+OZHA
LQFIo8+EP7IVUtHD6PmXGRUxpaz+IexAADBSzBOy8kpEDjeoqpcxNfSEb8ADZpI6+pFhMffJ0UBv
Sex31HXSsHtJQ4lpNlLENHnfLBDyrtYvSH+iHUWDwabdraRjlW12e9M5U45S9I4aJimIzolveQK8
O2jfJz1uQIFTJYrdKPRwdjjwASy4ydl21Z5Kzrx8EkdmvGGMulqhZRr9Jj4g7vZkuw0SmnRWfuTU
MImxMKK4j24xJkypK2pCXCZTm6lNpEiHx6zyrhPxwYhJcaaHzhBvCJNv7zuPlo47dmUtcJsniW0X
+vDp2B3DeMIRIfPv2aKz/Oaa1O9D77cy9AfvNe8hSFcCQ8Xg4xGfGOk4vluNttS63BOii4FP/GvI
rgNCJEp1gd+jS3thIPfKzVKiduzhpTvmMGGAFmvCEFd8aSUnvKjdHYt7vDxCMpaB0TLZoTuYv4EQ
C+Jb8jSwo+iyLn/XIEYQxHJBgQnvOOG/ihtK4RQBWZ0livdi9eOOJsL+A+1NEIefUvL8532wja0E
B65rI05FspZpAaQ4oKAAqhf0y3c2O5M7jgLcDkAnW0JrW6GHweF/0qAI6J3K64PNGKeWzuYy79ol
TyzVOXI0+86TyZkUkd+rorRUW6lvDnYI9dQ/9WAO1bQ68GI90XOE1SX7hSxlr8qjLyjAmel090YA
TmCEcA//a5GQX0ik6wMLJvf3DX6itWTBBjn2u+CzPpoBX/p/LYSUQ3D3aLTrENfJC05kSL3H1iwG
rHo9LLfkecTF/CijodlvHlFGCVdXSF2Lq4DNrcmKVblYNa5TFtXVbTpLGc9UWH14OnbEtyjvxXnp
MwIz+Lhmyx34NVZZ0nwUd1l+RDVbyr/jCYu7h5aBCEkp2498gXs6QEdUI+22+1suQBeGp2ve9by7
P9qEEcPGCtnMP1xXaxnqbotfWLFfF7oy3Sv63ayGbjdUmSG2R9uOP7LH29JXKH30a9QP8uKF9uuL
8Q0FdZ1tGDFmEHk0O1soF7o9hQH58N8zoTrf4KcMSpJ4yQbxOuXmNw/gP8YbtH/O9F9NgH1tAHTD
6xFmzHaPFQMP0kwDSXhG67swseyKZggkeOqyiXa3leDxWdc2RPi78vZrbGMgmFBIg6N23X3LkQqW
/e7kaAthfRKb558z6jehJNM2Siyr6qTiD053X3aFtCw6cfXdgP/xzUvcFJhFn9B4hn40BWj20mBy
BKcMF50aMpFX0eVZQV/y1q/B3q138fz0LrQ6H/mCTJQe0VxjtJrRdQmiOWz3qF77NUgzXhj93XsO
6SoUPKEr8JlG3ZjJzQHagBgNCbzQgdTPmhXwXisolTg7JQms5iitEIeuaBOTO4jLbiupjp86biSB
CnPivEhxKL2M2472xEM8PAzCPQ5AFchOpqX2P9i9zgpW0xmaH00iGqK9HPW0YtnySoQU1XMkbZon
9pB11hLQ0tvoG224K8MxwVk8VeZPYEbbDpXK1s0P27ZmDcyknKsIsiiQPf1hmhTUwoTk1Nuzrxh4
KOhi1F2jZ3dcykkWn5pB2BnC/e01M/vyFOxwX3l/SO5LVnX/4E9FdvaLB1N5r7pNVy74XUyXmq9y
123D6WLHHNITfTKcR8erMtyh8TCFs1yirqRwFICnNyud8fRi3Ixjc9Wbm7s5yFXzFxvXJjLV981y
nBCk8Tq6EDLVthG410ZFkp3S3H9S4Lv0sVPiptjBCaCBhOalsB+D1Rx15BuaPjquJwffcEXpo5Tf
P61My6iATHinMIeuJX9JJ+p4E3mo/f24LkHlJoAS4fPPPNP7RgLQ3ysiiP/Bnq5CwMDlDu4HAogI
kfvyrV3yGnL7GdQUg41wKpZXcNx8LzBsJvwdx8I8HMfptIF5yqVQ1QgGEt3KuYECbm19lDnc239G
3JQjgMf10ibqMdfzs2UFj5OTkCMcodJqLtjeXvcyYPnCYsa5VolkBr4UxzsMQzQx8PuGFWOFoteu
u5a8Dox611n1IMz1lBV3z7XTTi2UQRJCWii9c5hiiol9gPbJ2q6YG0FWJERyelDGaKYs+28mbc9Y
vAjRCyUbAk6zNu/DZzS++KT5Y0fPJx20UCd/0NV28EXBUvo2Sp/w76xV4SgzQsC5MIX+Q0BQez+7
MlosLqYWwNawH15ZEzw8Jgc9OmuV5E276ErFP8hfAc0H5Ab4H4SgSR5xm7LWSAHwinbt+uWEVtRt
LYBJnIHSjUb/AIJho8n7RN1+AdS5K2OFtjcdwA0idjYuvEUL37lejGm5QQuz8O7bsBQZsDQyOG4u
0Srhz5J9sE/kNE/VHGTs1sgpjHVIEV3leh/YC4jdN2ymrt/INDLza7Q9Zb2DWDmwak359JHuqBZz
bz3JDArRG4feJdb4956q/rfDgndbJmIwrJjXy5EbPDRMfkuqBTY8/2VSvMaJyW3HOgcZ4v8y65Qe
XQUCinkid8FKmUS8TC0IaLuhtzxgEYGsSQgAxtKagB6k7aqG2CsEOwO+HptLqiN5TfiQSChv8LDI
zUiArXZjjCJqjWU+ApVX1KKBqB7ErLJe+0Cbp1jSDe1/avoEuEqWFMw74oe8qCCUkeIAMIF7KRoK
XMdxjl4PFEJpKbKoZE7AiDnM+/q/anClJlIvSXAAXSoFmnK5X+Gf7OQLTBEwx4L14o/xiZX4/LN+
pebQgXXYBsH1mZrjTA0MFJQDAZr5ZFYEYdbQYl/4TpZ7gDz+EK2+ZKDgqSr13vaUqQwb+/aV/5k1
8KY7d3kA0mtBhJnZmTs8EnF8kQR88mryEkhmnSNOoEYlNm78kr2tZDkiJ2HUAXEV7qii1QDq6h9g
JGmD9Js2dewlKfq0lAE/7gFrMka10CN/CxcqMQqI/O/eHweKiTRIWk0GC6cvyydv8GW8QShcYMwd
cJrHnPYA1WG18sTV2IfmSF7cMBJejvbkd3gMuK0kMc6C3RS0RQ4YNPzpUGom4kY/w9mhmnTJwlhY
VeP+ND12oDJ8JgMQOrVeBbB3Q88Dm+tuDYoSm0LCfhITXrClmdQnIfL8eb2m8lRC8cTtP1HfNdW1
zNPpALGvngFKAMyNDWP550YfixZEKdv8/E00eMkOAHf1sO+4tOBMBLOzHK2LeLHJMAHHaSqKezPQ
baPdDYfVxXnoDTgrv/YffRQ3sh3JDvOWDFZe5J2TNiJFdZRyjMzKNTcYRc/BA+TdksumVypdECzZ
z4MfC5o3kTC1/1dbVziykMnvWpHJ0+D2D+HVewZrNUqM8XstTJXfJCG4QarlAwtr3Nx7ILHLPs1g
lgtBfHDziqJRCKbYScTdhddtpIiTcrHInqLqM2+KOxBEJ3aYHyOOc89yL3r+DiwQxUIzrawk6Hao
T8KUDKpXiZdWNOcjitKNHbTTCo+o7woiq6NcX3m1eYFK0uVtzKjfcxIgUIuTEsx65FCIEpiUJPkj
cEJu9L3s827CN2iwYlfkdEbkH47TQAi8V+OxeBrepzeej/+jvNMiNKoot+h4VjUFkmpL6vMlnbO/
ZO14oS3woEicYml/12IvWalqhbTdl+hw5FKrJ6N0qFnzYK5tpAGxxAMahWScPxLtJFbuQd7Ca2jm
2/68NIT+hE8+FI9fJJJqnG6zDFOlXka5YcSKrNfy5YMesTVuVA2xx4S1cKsyGyxwLYDleCZ3L6R9
CJ7wT2DaT31g/jYfRtxlNWk4eELiXReU2Kbb7WSCNfpWF4xfmTSERQp8pAQJH1KORGkpij+XCFww
0lDPPbRyJueJGkjS0XZykehBn0+gRgQMupIm0wTwKohkys3hq6qFW0R9+c2QbXzoPpdmNZw6nt7v
Qnv2clZ7tNXLH1IXKEH8H3SOEevMXfLwU+3qB6dGYQSOuSpG26V7a69nFtnMKqbG9zMdNwyWx88S
nMj3dUjft/XuPITTw58Aooy+phmxiTDrU+XcYZEvSPNoPlmHYRzAbqBdhBob5v1pQgBSnYM0hQui
VF39e8yzL4owt8iV7lp+wnEZIHPmB5fbVV4kCTw6BdxsZ2yKu8/ZhijBvl9HsdJ2pQ14F5AWr+TA
gmLGQ7UW5+8FawMm3RWZvw1qVLcIRsEB3e6nKM+gzeanX11W6/hI8++SnEq8OVBZtjXYnuFWEA+l
GGAqaQ50cjLNnXR8xcX4j4p2T/mroVngcwDG8t3pd49xEEQe77bIBv7sMzg44R+nNiKUVXbKlYQX
qhBQv6ADDACSq5iTt8AUXqyfJqcnf59PbuBBd89oRcwNJWO1knUGScOmv96lLdo1nnZL8lFWwJ/z
oH8ERiXECz5isQjBIYwzeg7sXSQbA2vKZbrHTc/h3S/ATG5LJOcxwNLbEIfJi7TAdJX+moS7Euzm
+xZ6Yja/Ietx8Io7r516BR3WggRdDwRDuWka8/6WI5QanO4J0CHkNckKAeGsW2LLqrRMec8Amk6O
uUBoNS70kyzLBMsp1DX1SsGNUSjTJsuC612Lp685UeWVPOX0bpb8Ks7vK8tZ5H5BAfRG0bX01JLY
s/jIuwAkxzyzcCsJdit97JM/rVgA+gbC/J8ZLNF2WAu+Hw7zgBv+KkM+9+aPvFjdm0fEfiBup+hF
i2fvri/wFMJtTHKa5VQ32wEbwCmCgkmbNm5oyefGwEZ4FdFvQiLGK2lj+dmRlRv+AS8hEY3pQHcb
VzkBLF9tr6RTIAmjY6JMIQJBCB0rADyRLyPZ01pKz80xIakB4en8wDaEp8C7MF8FbCrD6COeAoVK
uvjHLHDi63BV1hfxleoff5jUxXf5nUeyHRTgzG+/vUt9GOhr3ynLrpBC2i7R0nYQx2D/Up/xJA6L
Koyttybr1sRVcirQJ6fOj3dlW6l/taQosMZ42vWG6BgbQgZAkomMS+rgLAbsNOSYmC1sohgD+yuj
pOLsj2mF/fOfyJn4tu8OaZ/+pV12gI7H9VOIYHgq3cH0W72XrmKnig/6MsM0mGKXz0qsWcYeLx4g
KfxkzomNOKMEgB5T8OF9TVenBdpetCaqwHds5k3BOPZbj0AkKaT0gvNfNsrzKkcogjo5K5l/7QPH
AYUJ2QqZN5kUDnSrXxnbnmgQBJYXWExHl/CxcMmf8nADIYWqHtiih89U0DT1Sgyng+Bn6z1G82fT
hSl0YgemEYyp12ThSv/4QLwxpPk9T5QTfrSKrGfWwdYJevkbnk0BD55oLVoy/obQ+6eK6d4/XoRa
IS8Bl6b1jE5N7eZCF/N9XtKU75zwXvcfyowj07QsIdGS5riajpp7wTg6blnEcpOJfVVNc/DgPkDe
QOwK5hLhz7eUAriD15Nui+YUVr3B4G0SGNDHACW5Qh6aqZGfehuNvJCrxmwBGwrw6bLMB1gfXG9x
BLRaFVM4fuc/O4lPFDIo4sDqQra87s6d9q12CWnruxaUOEI0WpnXzwApVap4sd0wmQr2UMh91weS
nUyC7/gLFDI+LnzRN2qFmlTCjMp/rmJj9sb6i7e7A5SAiru2xbny0mH2I7CKmHbhiGmMMrCHPpFn
K76iCj987O3yNvq7t/tnU3IufWqBAHS8NIqr1C4aZOYMwKFaZa1JUElT6mn4L4SA3wxaw3xxmXIp
P0B3VUQ6eaYGCFUq8kg2JrFg4llpa/jlOGhjnSEyhaU3D/I/V0b4+R5CqRl9uxVoKE7DcjnGWZhQ
toXW8itQ1CLD9RQRhyjdtvow1w52I/fYDbZLU5C9meYg3posIKhd0jIk4HyCdzar1gFEmEFQmyto
52oQXqY2aXxXNGbZc4smsJb8wrJfoWBpXqIHiX0N99/RE/2Bm/hu27OKP3WGB63Wxtj8oNf06wSP
xCz4EnnEj+LBM2w9tHbfCOOu3HSnlysaVaHkorBpgIoDO3AIPlVPF80aEbhKxgdcEXDMo7ABT6gK
Rs3UzZwvehvIKW5nNP/bfD7uPKKHxhxj7j4mGGJD17w1zYJvzxlpp81fUZqUL9OL0NuYHgoCJZoJ
Qrdye+tV5+u7X4tmvXWOOZsK957fSY4e/yn4WzF60xthRALQKnjhcnqWcvXnpqqp6PdUU034Eo0m
MAHvqTCBdsq5dL16GlsEkRBPt49F6yOSmyqo/Rj1pikyPDhZ81mlp69ly5Q19XQFWidKzDmPOF+T
sJH6aq28p/d/uwtS4mSHSUG/Lqi5JY5pkUYNhLRaaX6Yp7OO5r68RNe4TNWfP5YWMs2qQmMb+bEy
HcyqLbx6lCL46BLuCqDHWVdzzk64x95pNfjbGA46oNgMVO4eWZbtUKT70BzOgEr8ko0Z4DulJrC/
+Mhf8tsDalvHzLVDS78Hq4wrXXnB5C43rSYvmuSqAqwUefh3gzYtL2vjrO4sa6FdJSNpZMJow1ay
fO7Ts5gL4Y5Z1b8xM9sk9UahiN9jGPLcHx6uqPXSFnSOYcr7Bnng/bv7yG/XlK1QLHh7F5VPehm2
6AULLG00VwuIn/oXTwUyh8pjXQkmq5U4bp363NLTw/X1ZtyPpOKNhtWuiLnPDLm3UCg03LK3liDK
y5dafZY4iyyUsBoh/6mFJle2xfyh/5jf/p1Q3/WLnkd37zWIIZJp+1QSHbWweZPRgrrp4UFr4GGZ
RuX+H06lMPW8jrTNDthNZVNpYy/+J0G5aG4zkwWTOQCCUA2Ge0u2aW80zjBzu3ZHc3bYLYPbbOnu
TE9kwiolvCbCHcw1Lqr85bQRygI+JAMgVLWpVbUmA7AlThsObQ29kq8MRwhBKf7pUGQx9oeQtWJ3
WHu3ojjeSC5BKgAKZ5KW6SeueC2WkNb8v1O5StAv5aaOrQZrEfQoxANqj7naiqDtCK8tkgMbf+jU
67s5u7XFEt8Ol99FEamltE6lVzJWzeeeYRKTF04FQn5UJuwYfun7njPcFMbD5mKz8N1VtBCP5WkF
bVPeTFio5H4J2vMYmohBzQJWd1PGM1+nDNGJNPz89bvvPG4KOwt+3shk7kkGihyU4+tdIbziqd7K
fZ3rjkQ08cIzxwJVotDXDtMyAOqTKTaYYKHucjj/Sbed9Z161bFKpdV4vaMoSSlHiR8sSAas/gOk
ArNQUCjojhNvzD6NyTnCAZr6gmzhcVDQc6AWQ4NuzvKJLhKBilzBNPeN3lCX7NhPJ2UgZ2qv1vu0
DkM4FMmeZks+v88gwe7QohKXh8ql0Pc2f9ZcH/UpkIKvkEDZvwFGEhSR0XGLQJ6B6eSZKySkaIxK
oTxWNHjlRxndWwrkDIOPKFD2OKj2sKe/dLMNhDQaXpH9E85Lm0S1Zwxh/SfE6raRiaxHy9HAu2Al
2Kd6vE30VGw2diWUT9Th/E21KlmbSb4iiNrpD3IP8OyrRQQIYs6RJ7rzkilKK1m8m39kY5oCMxIi
DeFAVempr0rfkFIwg8Ru5PpIUKJaGDVyHHlpIXxV99DZNaxAlyLE8X74BYJqg+/Hu8KCpZjWaQyN
5hMJW6i2Y78Xe/vKBLv3k/oQJ7M7c9pED8MJ993Zlwk7ShnYYOi22YWebm08VASr22G5LKse67jd
YjH0JYAp6AlKdcZL706P+UNO0WkFD819knYkVzY+INWWH+1MRd0B3awcx7gPbtnCXA0hP8ew6XWY
p3d9Ra2h+x5uR1/MW/d8Sql554Xswcq9ULchHYhSUY9cVl0n8gURqakbqcsyhW9cWhSQT+LYIZEK
t19YTDYjrJqo1gnc8ZKbQRm2HGhLtTT41J+Gjz28mPvlohfg1sOMsKBBorX3YXzqwXYxaNxHbxeN
OYjshNfiVYLjp5y5vRBCo5te779p+bjp2rtCHEkxa26/OsnDPY8gZaX+SpRKQaeVWsaDZLjJjPR0
xiki8EZsvIhlG8/eqCBYit1SpdijK5/PWbpNoyoTMehv+F9WdtSt+YRTkxiQNplec2bnALOabK89
k2HN8rNcfM3uSAevKhke1hrzByofMU9pDQ1EPusll/SpbzBVavRYRTLmkWEKpFdy3JMcljTiiCZk
KOnA4FMdoDB3qZRAYd21EiMK8CZ2eRPhf1Haio0p9nqb52YGDERfYs2skkfN/dcKsnuXDkJNmRtT
/QS9KSCR9dXU5WyW3D/zs4JY9O3ZzXst4WvDTpcoTEXd01Tbl5K/OepjCuRAgFkbGFTllQN3tzvE
X8lRpaLZ41npp1j1RfXhsCUAjRnjgAdJaCnFjQqtF2iwR1BWc7J5gK1098915ZC/f5LXtVm9TqZ/
WQ3ng09yNYgET/VhpQz+dnZ/Zkeu46B35HtaXgQn6Co4uW2aaYGW1Pyi+C/7vqy04QnhfJ/XiY36
C2SrUu+etLATwKrq/4SDBkLb2Xz8QsesFnTZsK3g22dVGHgHR+Ns0jK6SQD33DCMEMsvbMQ1WgfY
WTitZYj2nW935RANqQ5h+CutO6jP0NmTrkzaEXOzJKn5TatbEroDmpHQT2RACCag5E0oMGqNZWIH
2Ykrf/mml+eMkqldmcP3UPcDYmqPALB/zzack4S2/YsLBjIMAIZaatLjvkCdlyAT4wNcwzQgjRvl
kdVF/TjL/DceSC8OLPoftjqCX2YpW3feRFr38aUmbW3yGdF5sL+WqoDRi4ZP0H19YPesPDQmBcIa
OO/czJ7UojklqB84UnDfzS629Rw8UO1Ji6FINm1AsT+MOVNdh8cmOFDv9k7yMgH4YumMwnVgWuAm
1r/jtj5mFNsD5180Rg9U76iVv182EwLd7sVvpJ3T6KuF0uXcx2rkOjVlSd0LFIyI/oNKBIIoSMNY
0lBB+Ib70q03qHn0ZLIICCfkJIUVjujiTTIIWnRZdG28P7RxP8bInGCKBnGONVFntKJUXZQeYxIj
bmsyqjZ3DenmSPo4OEbn1Pll3r5ssDSSk5tMSfBRpB1c+kR9SDQHajGYcVGI1y5cITw9N0mYQXk2
nZcFT6D53VVZuUyeRbVeNCPPqWr/s7xPqZln/Znx8DjxZN2o91xNCaUwZhOqoXh3UtEfoKCWB2gF
vKDhGCmZlaJV4F0HSaVePb6L9kaQJJ31uO7ku5hHF5buiOIfc5rpTtZ6A0kodFoH7Znd27GMOFk+
sKDXfJYj6gk9oQBmbuP+Psnz/gNij9iHAdLwp0J23iw3LvcfuEk8Ft9hvlmo8OraCOkm7tbopwFv
yMuVqTe5IL8AgFWCmnrRLId6qz0O5oI7r32aP7cC5SI7UqURbHwIFez/yon57RXjp1eiBpK0Xczs
9Ow/e9xZYHAoG66JxpUoU4PiDAmUpYx0XaLDsfXaRNKtd8rrb33SM80XbVqk/LtiKratE7jUak5U
5HdKRwpi9vEB7y581Dewz9n88tFhwZr01fPNhkiuaDq2iWuoyMA+gQtsWdSJ3+Ukrsy4mXk4oo7C
/+1GMO/nvr8ZsOXKKFYRvF/9xIreftIcRc2nMzXqUxnP3lo+uURXIx7NS9Csgh9uU7oIlUkZ92sV
5j2D0g+lecwtgJe89LdEM+s/3Yh/eotI7Exnt+ckG5j2sdFrs1aqEVlgVZJQ5ZjNnjLbuzCNKIkB
WtJDpaBc2GCa9QQJ4EVtGSoDvw3gcpl+IeK/uEekCX3iFw6fIv9Sl4Ui3ccBlnsTHMwpU1BFuI1P
1f0nIi/FA6YLsR66skJsfPIf1j68BGyD6yj9B4F/6wi+3/huNFM9TDhBGILfsNjxFsIRlG1fAQSx
ypy6davXFPFCXOjRUfxODkuhhIzGb33cPM+OyD5Qh6Z+AzukShzbKPpFgqwHF2iE04U2xji9e3Yg
U6WyRz0KDTpLhLAPYfKDeyXZZVUlHFPXBUHIky3/jiMhMNuSzlfpQdHNrUmxY00nAQqdctHyaKgT
yL0GbjWNTrB2OIqokBB2J9bDLqNTbMyOwwAzQYp1h2v+tzHk270Sj9q4VE/EMlYxKK0xMuh3mN7A
qi6MTD+aSphOgN80zPmDwt+zL2UrjoWB+8q6CdQNmmjDsBwZerCKNhO4+6aiGg6wegFTQ+QPGFZM
jG2aHKbICF4HHWKk64rdbFDXIbMH+wrkJ3L0hd/A62D75Vzn3CXvgIu8+JMgRdLqhpoqlOFqkVcV
z2GeZ/Y9zk0+1WDObL1KqdC3JJy6IqV6QqGTkTX7bPRnhxmqOd5Rg/2/naqQWUiA+6coV0mOFFYo
9wnekG1xM4VTirfsfBtPZqIGQOohdEtn53n7LDBC5wfzv8yLADMjpAWDiepIWmitVakvPMfz5Tqh
9P/U5y0/pT7Q283Jp+xoe1QsrC5LIZdWqLmSrqqgfR1gUM52r5+KZiUxJku2AWRj07UueufYEwu6
Pi8KT0xIRCKAzHcSlGfpH600fdcsMnLiiLFOFeYAsSTtNNid0MEUZLqled59IqD/x/j4FFqrAdZ8
gkTdwiucDqQk05fPCVeGOJw7Dy1RnC61Zl2GrGOKjcz9xZJVt34rmpPJFfaXNk646GxiDOXAXoH+
9NlLOmR7lWrQvz0fjFmiHgnSCdhUfQr/4jH/5qzHOgE2Tt17K6LtLIjPDxY7rXaauJTkRQzYzqeu
WoGqs8CEwwWqhB80B+6dwRVTSUP+vJWjlz0A0IHSZ6pJ2HEzNTP3FeJMovzuXvd1ZuNSWLGvdh/I
hSsclKbveIuNa0fYbF4tGclBvhI7TMppElFuRfnggxBtRcJfxNwHbaYLL824yWWgr6A7S9cITmK0
2e9OlDJYtXc7qo+eEpWXMIbef6gAM7UGEQD+SUvF2kjmyxg00kK79EZ9Nv0Z4sO6rmKmE7pca3Lw
vl5q1edj7W9Ugcbucmu66ADuupweFbFEfY8LLAYuWZMgA4T6q6jllqETU7setaNXat9Ul6Rs0E96
KthtEn1ocjrF/H5fBma+R41w1J3MAZZ6kmz4yysJecc5uNir+PNi27dXxfuYTdpPy4unJr4HF7M+
h3pUNwJB9pBzXKqKAu6Z0kiEEHi1cnrRohxYySAMdsZQeQ/5kbKHtDgYt1hGRvVf6ha3moxXK5cu
d/chcborqdBsLwfDk+y7go3DLBE7hFOq76GhpgIta9UTkG5rJuemP3lRCNDt5FbNt0bev6oEywmX
XhISajJVLNkUTBe0ipBb0+aVdPijEKoPf3gCCDHyK0r//4FS3ALlxcjqmM9Iqxu/lFL1k0tGhMCJ
j0rnRGkJfqZlIXAojsvpP0p+d/ATv+dfp8dU7XHv7MkIrqD+qv8k1X7E9zqm99korlJ7iboau57Q
Yjmyc+vyql+uDYZmnatTNoHu2TTPGXjvWrqvObaEtvQDPxkWwnjfAy/ojNWMLA4AVc35xAfQ6bii
EMYPTre35z2iA/2t7K7rvBJgVhRBurtD0OK/Rl2RAlUbPYa8hBuBu23kwSh0e0sMnXbUKI6XLakn
YVKXA7rvq20aDK6/pIoNDcOEAhVB36UBHrEDRyk9jhnzYiF7GtuMj7DqsvNJS0e97WYnXeESwXux
Azl5/FP3T9W0nrDcuCKR5S6fTQ2ZICJlpZqQ1XKvp3sGBblrVAgdm0RKzpbGDCO5hqE8sRmd11B4
JsPKj3iEt++zbGBlHyvR9uOgGMEeRmq7zLGw2IyVeHC+zFb7ilRpxonwfguRZbzAS2mck03MsHgB
hFDKyWBXng8+fSM9SW/wLSD4PCQjLPciO+3xATBK82QhPGU+U+PJEas+u9wxod9LicS2x3w4HgwR
EW2zlaufxxUmhdc+dNHP3W0fSmTsUZ9fI8PES9ib0+fJ4kb0ITaD79ZkWSt/Nd9z8z+3Fg5e65ef
LRJWTFYy37F0Qg8Nbt3ErL8KUvu4gaO5F4UPcwB45C2gQRETW4uS4huqHgffrEbfE19l/NFfxn6U
1WVBHMjgQnaBnKrQCIShLUSQsGkTS+dP0eMmbckc0yVMQESWCdLBsnEY5lPio3NViNBm8E03qVIn
EAuYpuEqmCrmSSSAfDZlgNI4XKUZFynru5ZaPAQGaFTkq7zOlFsSN9jAs8oOAwcztK4ci20cW3F5
MoTfX3dV0YMPfaUd+ZxqZ9i5hAQJvkc/IQ2rMHV6w4vrEkQuOz4jtCbTZwVy0qb8JdKdV6YllKhE
hyT5uukAHa5I/t/hQkm/+H7fd3Kyas/WpzkFU85pVIYdQ1gZYRp7/C+Km0KRWGmNxCbjQwuR9Yyc
yEOV7UglSxnSep/Zr69sga5/NUFWVCLzAK0HvolUj/jTcQ7CVAKb7J+YvsKJrnQ73GyGeB9XCZe1
WGqvSNcXzybzXhwX+wcOGrvPMgiYHknmvWaE/Lk21oHDe8qgv1TbXoowVt3x8VFafjvcvB8pP41Y
AIOuNdMkAHK1zYd98eA/FBiFQ/KPR8eYbg2CHMbDYxUPE/qe4pe6Fj+W63Mma38ionJ0Jv1DO2wL
qzJJ1bxyIbbrPcPaj1SoVE54DFK16T5Ag39uZJFyWawwTudjXANzttcf+bCeQbY5LVmwk0QFH+QP
fxiKzeRuAteUh4cNk+joW/+tDD/WHoUSXAtEm1jtoIKxpzsAQq8OB+lMP/kpvPPUekzcGXaIbdvq
J0lblpFPVZnULP1HlHHNmLQjLRynPfnzObsZmQEbIs+LR2evMtg4zU65AiylOSvNJQ9mjzWkSLVM
gn5nanJxS6juNMdZtBb6tMSWSezEv77pSXG8gkRIcoF+bhPN0nBxkpX01U/YjBDwjDbULiUXTTbk
YQ83F99nH5s0oNB6gi7aX4RCE3QZFuRiuGlW1pNkViLLf5+OJnb6t7b0nsGxc9lj/uPgyj6+RDKF
QOcpClYkad01bj1FDLLMFPvtKZynZ4QL9LenUHQWkhvzDtqL5eC4ZR/yTZtJG9za5wtvBrxzAphR
uQYSZwnvGnViyORYsinSi4TipKHWufscLaNws8UFtcEaWMyjGRcZP1uBeVzIYtBlpBSsp+y/outP
3wboyqfXbOyCwwaJcWtb+yfXIBuzFBHefPkaSWGpxuJ8mcbOBXgpMMc66+FdwFON9nbHvLCFboiz
daxayfNt/MX0Nr3I8Ve9cDRCW9IioFzBzOyPyAbczCaNPW5x6fV6lA1dcwUINEsiSAmL8kdyT8mD
VSjX3spxMlOiT7g64+h7j50tfvTIHGpeF10JOqS5uN1aCJJCZm1kHtFchR10o7jc/EKDwmpp9T1g
ebHOgAVjnVyC1VjLuQqlCGKDqK/sK3A3WvRliPBwzgpZuYfxph207GHj+Z2SHf7pF99b/hUU0MQh
R2BbTfIlmxo98M9yjkPKvLOEid4JtdSE559cQ/OQ+eqlJNrg/nCu0LHkHl94dgS/gBtf3Uu2VcRP
IlHf7LCujhQ9EG+afdYL/ZCQ4y801mBl3trx1OxAnwUkMynqaNKgSX2GKQnDaB0PmY7LbuzQL7Dd
UxiGpQRQc/KbNpl+f4pw2KdB6c7XMb+zUGAXlT3WO5gOMaZ9F7+pWbf8BW/YsV+gFfnrRQolNu+Y
IKNycFjhMGhXwoXDKyWChOf9BJukFYhKJWgMa8NW8DcMbbmvrC2+CROJlIZyill/0mDwodFVroFm
q3FY3pkWEeU8u/HmtRq99XSj5YHuG0+u9IIsNWqWRcmq3FiCDCyqK9/IAGse2fIu/9rlkmxS36z4
0KLqvMN6hu3jSTTr9T1wpO2sQfxTnR8ZyM6SVT+ggTdX7u0V9MeDNuXGvUh87szIusSt8QBVvCe8
eUHPC/0NvJ0pypPm473lHGxQrPwK8sDIO4aMwk7aRNA9jnZYBpVqaQEWV8Soj225GcngK0eaqjzM
2FpPLDdnSsOT5wrHOaTtss99HR0/OChHOeKdFxeFy4NY5Q6X56QwgEpvLp9a/36TVCpd7F4tkX3M
KNKf19EH2jMb4GilrJNFRb7qP1jEGFZzHjZlLfl05aMFaq9x1G/2H1UIzPIciXs2INxRMOZZrZND
aYH3XGgzVKnNXgpe5CwYj9kksQeVcgWlTnNNzH7eaA0q7Lnfmub9Tp+AbFoGcWetOS2Hrh62o8Su
8hGXTqM3FqhHp6SfRDZE2CGC/vV9YWLz+V0yoV6oVTAuNhELDNFBhn7xin8Wu7aHiI5ajatc86qU
bpL279wSMH19C8FuUHHGBAMLfXJSHR1H8CeO18ZdBmbSuWNtmNuq3iFJa2RZn2e/SlGNZLkKlsJh
yddxHEk63eFvVPviUUs53hSA8qVXFny39eJXjUaiz+epuyOmC95amSjruGIapXKYansUQAYEb63F
a9KgmpGlX+7xLh1ZwdLyAmSA1glkR8yGlMLIB5y3EebMrFvT/tqmV511EGcdzm5DqoJz+gScTDHp
v4L1oaz4Q9gDfBelCn9qCObVTb00nBoM7B+AqqP3SHStip/hT5gWhygvo+gY9LhMj2GaV/MM7y9S
o1Su1O/qPqI8KhuVN7mcwH78SvcEK5kdll7VZw6goWc+ceN8txm30cG+Evgb9pt7JGcUuBoYV7/j
CVWHjMsaHjcHzJiBkA7rfuFFq4fEUruxTSQipYjBsjyExENK6B1GNRBEwM1t8O8mOTIpXYSV/vQf
ofXe1t2BIrC3CPTKYAw5eZmSyyD+kNsd6xucTJqUKClp7OwNsoSADHaEpyb5+TlriPeIUbKu1q4j
N6WysLVr4ZkNTIcRTqmC+7uw7HeIA1FrtIUMnWFXPoA2v7RWAgFrmnb1wbXRUIxQvgiuUWAvldnC
hl4mgq2bowUr9jG9Ohq2+FzlURvuUu4aKUZaWDqJY9EhrXk4FHwD2SWsrl/BsArZG0jRYNCOWXzI
Wtz55in9NoZMPEgNx9IUNfeM2ieA/adGtWCS4S0uVkn6sKepFkkX99j4qmWvqRECJwVkPz32V/WG
3Uv/fR/ni+hWjXFqi8KnZcVW8pYze5hUPFsPPqMd2FChfScNB27FYcpEQnlAe5Sk8PVo86f6inUT
OlPfoYPRbrr80KpzAujtHTy6hZl/tSRZRlfA08nqlRQtj91OatnZJIkiF/71hQ2n3EPxyuwidEpn
O+NE9sFkzRtHzvhQISVVIrAwNqLUix/mnb+N1tEqxgXRAEDRjsm6Bb9gSEWKjgXYM8nTatN/ZQTW
+V9BxdtCerjmUqqJlbyHh+pzCaZjHI6sU69yDjtCtfQtOBbmWGww/np7042bncj+BPr+H3W1/864
amv9zXIMJaSekVmvg/7shJXu4Nhvn12rwTiZB75cZqBOVr3RmKEnGofQhyQMGQSeSdfPHU3aU7rW
A8yVuGuSCZhM7Gf6jW+Rsn4VR+iePAdb8gRn0gI0C31z3aSU09O1Gs2KBCbe69Z6ijpFxcR8v25j
VIftJwZacDBdPU6pTUSD7l4UOQ64J7gxwfPysATxgCWtBeOsLx6JKxaA9entBjrWQUyw6MsHSQ+S
VYm6cqvlDI9h21V9pygelAaPpeavU6oIirWkMAQCL0VDvoKuJcfPeGjMtAEVsOHEjq1hEO1zS9aE
cmtNK27vQSYOzvyOtTGrLC8DDEur2cUUNXy3Jp//TTF91lLEbdXzv737r17Jhc8UL4f3JfWkYlFi
cycXNSJgzWYnyFEvrO52CTwFfk6fAZlD72Znczr8Auil7PsCb32ahbUAadbL4qWAliDJrzOhXrMn
kymu0v6i2+GImKGT4e71eOKpO8REd1xyZLZN53tVTx+f412bib84UYbAA3AVLqWMJ6Pg9M83Zswu
r2/Ie3oOD8MM4F+6apLdWnWqTC4yBBoEKYc4Tr1sc/43ZEmfKTG2PlfnLGaNJrADBv08ddp56ROx
urqNgXGQFqh9fdMw0rC21HgGdrPbrCH8IcgTgFmUjXaSL19iv4+t1CPg+VoTT7e2NRom5RtKM5Ld
xIkuNffqg3E9gN4sMEVE/dyJElaAupPAVTbAn700E7Ss0i7yzY9UkflbcGRatWpGz6FOfUNbhH9m
1noDnmxuYEKoIFRjH0iOYkxNczr/+0OvtWdBH4XEezchXrvJfqGPAceH8lluM5lKwED/NgtseJO/
dpircF9ypSSI7IhUzdUGqWXoBxiKYkKopSkuhPiHTkyIVUZd+q1Eur0+warqHwsRO/2PGfaMLiUM
QNuxAvAgPLAeQPYdXRnxHl84GCfGUjnpGAef8IDgtOdwDbexEpcNnphRXaLx/kWwieHgawyoWR5X
Dquh2L/YknoSWM8l7+dqYI6I3KimCJzB65cHuyM/24/lui5U+z36sxXv54g7sC4yfo8A0FguAaTH
pCzSEJWKV74DgWjjy1woQnRTs+DbgWaTVfVEdbJOJx7q2t+JxsGeDa33qlahh+NV6LaCRNeVbBRg
OU1J1+5dJsPEQ/umx8lO42mZgOHZBHC+c4A7lZ/Hw7msLuGbzkOmxlD+lemc0I14rJhWLV9Kzh8W
CBGkhcWYuZuxcyZiKYRvYv0BhhRZ+3gpS1hw9Xru00lDW8WPQuG0pn63R/cXKwT1D6I/agcFgOk+
mHC+QdgCqYljI1WAngXR/3b8FN3DL7WinVHsKV2fFeFn61/Gunpld8JMfqTFZm/s96ivnOk1cnLX
6hvj1DcgvlVnMqZ0o4eRMOrYT1US4d3+AW1VeyJUcBE5ZKMY+epR4bbpXY/fzVeDa0Z9oWFPwJ+C
6DcJsjLK+i4y3R8OzSJVXUoNiFKEDdJcMfJ2qRJUFLxWI8hlUOcT8fHfzhVHkE46HjxDY1K71nj1
Wo41CYjbgEuzTkMSKoeb70F9FaaJG/kigqcrNnfjDihMuER6x8Fzkb8KFE+fEZaxyAW/ZMlqL1s9
LZhgyp0NnIi9yG7+LyMQwzO4Cpmhg3tX18ysATGkyj0BLJSedzRxm1gLkUJJiifrRUYrTkJcXMZ0
1FC4UmBBjvfGeFkSOM2QC2e37kbbdHBc+JuaFQzgjgx1ftvl9LPQsnFgc/9EuuEv4ZFT/MUxn2DV
Eo9cZNAXRwOV8GCZW9yEafdW2wz+9IojNXtISDeUFLwtcye3ef5HWPZN5u3NQBaJ58mogiiQJNho
TWkVld5dfbakGE9EE06QPqj0jraPayMNL8WdvkbvhBxZ8VIM9kyCcQvRVo+DaDaIzkQVN88SnmW7
a+tAsnJn1OceQ/uS8GhnKU3TwZFuh2MX062YPte8UPzx3FX++qdRXAgYOFU4OsbJYRU/EU0s3K47
8ri8T/PKlFxB6WMfVl14+1vD+BuKpLtcEqHQvnOv6ndUUG75ZD9j1uSb12W3EnuUvyfvQv4ueoyh
kos3G3Q8QnhpzAWFoRYuo3L9BwCMNT55PUXgyE3czAyYtAGWdfJDAB2VbnkWG31Dahm1w0I/4WJu
ASR/CBW1KFjHjwO+6l73G4jL01fKqKO7e60WVF0J7moLBn8vOGhqPnI90A3YROK3QZlNoKH2Xq6K
NCdmwW/CdiD5GO7htj712QKV/QOjPwm8OLtb8zd5izrzX9ER1MHNDkQ+s8KJBpYEy/MrDQp+FNAc
0yuJ8uqfQVUQqMKWP1+K9+ae0LkwN3bq6JKSUfeuh7h7tlihSgugRwxUFMK94KUUpKH58204jFhA
j/AZyZ0gGq6TpGQx50f4srzUaol1fCn3qpCoZYN1UndjIvRCACHTNBtFeMHSoT06CxCtd9rS+14Z
DSts/eVni5Ws+pme+HDCYNNEwqsNwjK6gUkUhZyENLv6Q04fwa+iVNeZ5IW9Q+wuuIj1sIBUSozy
YwM35ygDJVPUtzU83iK374d6ymiZM4WMHohZIoyv1QVoHp2pZfqRbEoW++fNuvkAPIBy8lgm5xdX
QpXAk3i/i512uajY7oxnOZ2ZzNKEcpWmXXybmLEjw/CXUIMJxC097NqSlNQcRr6rssO2sZFQH2fr
PjW0x+KHdmHXDHc+MzvqK/m/EoY4e5PdzJWFM3TaYjyUp4c/NlHcNRGDbxbtAlZtO5YR2Bpvy5F9
qyiE5hUb7UllY34GaTHwornRlhVCmq0yMnhtODr+RsQdGKT3fyjmUJNUt9IUa0POdFrlJAW56ufH
iQUo7Rg1FI0l+uzdwAFzIEdt+e8EeVrNiwj4yksgFdsz5Du5kjdULdx+SHJHTMNJizvWMmzaZmzN
YuMD+p7WlEKZpUydjWZnZgeNlyNuy9LCu3yiy5IXJMDnuSEOQRgIhWWl6oBN02auFDeTE+rLwhU5
FcvNJaNmRisuU3IVnvAAsj8VUCylp3S8VTIHTOjtqjA3vT1UKOLmriEq9OMPjW68n7q+C4tBtS1p
gAKc46rXRPMkN58bFGGIqiSY0ZiCQg0HyBwpSAn4GHoaKILUpwwBw9nTSWMLZHkhVOz1gvnTUPOI
6f2EveQjG5x8sx/1hiQvWpVEVfJj358oBakEv0b1oq+Glb2A58ls6137He0TzGpb20q/raoe/ROc
/62rS/LCKk468jFKdC3UmaW5cgz33hN9SSoXVpAxEtXQVuSioGfXQLgOpsT6gu5M1uL1/mha4HuS
tWf7hRmgalldoEkmLqyLT1mlx2bkVhFfAcVl+lqfzaJYAqqfogGvegTdCaSZKhOq3AcHwDmy+rK1
Lqtfu+INyWTV/dTj/VQ+qfSX7GUVSi1S7RepsgFYuDRLq/AlTqJ31jB98E6+8WIcfZWszxsxt5iE
CN1ogvwFQcKerqktzSmRlgImmzTtVtU6ue5vMqpQ6g/ZElKrFrM8Vd3hUtRlJ1KU/ZXWXWpUXGC6
XDNeGxVu4q+nxROo6e09AqH8aYN4vg0gBMzkVF4CZohNN1La1oBk5A+rNXZraBv7fn5piTeTFhmF
2VwfQ9tkaJa+uZcbqSElgSTRNPOIqV24lUw/S6oUrDIr/yuFgrYuxjNLOoi2pCD32wZ+9gLnqk7Y
BT2G7f5qfKxo497hjgBGGtE8qIs42Vduuy5nhni0On2g3HGDGGfVk2FYJDkEqtuVv/s8BZ8lKuEu
YbQKLvM7wD1gqTCmGAygegpuguFMEjKK3fdIDC84r4qfopX2zM4TCs23sgUqz9aqRpVAiN/D+I7U
xjpLwfi20dyaS4AHZsmGD1TIrPLY8j0TFrqiK7cdhYi9LhvZc3oZe5jPDRzQGb3vg8jzG8CWIDrK
ecoYBseSzR20/jP7H71Ak1zpRX080qQeHA+/ie9vZYuHuXndnZDS/ghGSaMQQnaTFe97hoh6EaT6
LK/z5qugK5CBxeVcJyqNTRF679IpA19PzgVxPTNduIbS8DTyipRONmiH5WxPZ50YZGE/8YTCNZaF
l6Galybn+3beTRERsYMNdGzIqKHjRmOQrn5788xDjR3oyj9rr28ihPBMX7VN4PHY5DDmNMmj8fTu
D8ng5LurjDnqVPf/WkgcLUx09piBZZo7YhC66cDn6L64PIHtW4rHxRwbAA/9tVvOVg9jjqiwqhN4
QXVpFqaqb9cnZfdTfy/Kkrz0LECW/1P7hU+35YdPNWvpR0tgQykdxU7z8oagDdE358t6an4KSLky
AcAR+dLsUuLAsTwz4OrtmXe3SMSnx13PBDpZBtSrMt9fzkWYDdUXueHiT49FTisGP2zdmxPIClnD
CZ47FcuomQwKu3/qnfNb1B8+eXQYVXZ1xjk1fYcR/AYFqkQcqpIvKcl0w2BULJiJgOEtHSHpq45O
7vjWZr3GTuhWneuy7m01p8KMO9gxFFEAOkye0DOVUVYMrU5EQiU62HCbhPdc2DczQuHiKQvRDBar
pdNwepF8yNnviXVG/8rwtaEgIxWvVkQ6QnXcyhem+WjBjiagU+VJdu69aNrVbxQzaRqhy9wNySnO
q3bjgYijQqDOj8rfR+ar3JaxgfudNaycjpbBfHYjqKdcdhXOVQR3glT9A8D46EVHy9ib9qZktcf4
D0Rk7eoXRLyPQC4o3H3NMkY8xQyrGkx+uRdhr0nBtvKaTe7Y8jMH/4mRRLFjfnfs4PGRF2NzgY8Q
ScpK02QKCR4FyNUGupZ+bIz7HnpoZozDJ4MXH4Pe5zNJKNvX5wFj+4kjFoG0/358Wm7bYT4XxkYY
mCA6EU5HbiFWt5Z7VD36SNc3/EfiMc9pFmHD3IH+hknWIz2CYEBcfpzmoG4gQyfQrxqVcLSZA+0B
ZEpySdQyme0D6MB5wYtTn5OAVGmF8MDmpiyhR/CI3hSmFoenpb3OxXtE6NKXGsRbTvc5vbugEWYe
xLvW1EsXbsV6lhjWhF0xnxL+88d35zh31QVtoPstG3PA2Pix2p0ow8K1uamcea5rW+VM4Ib6mR5p
CvREWy43LQ/spka5OdspncDa4wsqi5GgJMyw2e2aXU7+vT/IumDEapxE8GLGYp6/kaBLOUKO+yto
2k2O3lnqPPAB4jkgEpg7EcbA+xBDp00NZdNWggh5AZsQG9iKx4Okrff9AHH0whDPzmgKylrxrREO
lTQiY5XdH+DdTi1lZDaWzbTwhJAkA9CrlpUVAV+dUliOnRQ7qBeeidFD2yjBkUP2Bq4FWVwT7tzs
rkrtk+oPCfTFwMYAJQsu+ksm74SscYweBJvnp2SaimdL+bAIlMZaZVQh4v/oIEnLaK1v2WHynyYz
0JQBhBLWP3Ha3EvitKpEq39bMQjLnNQam9eDgOTqMNxCJYS9ifNSD9zS6/6wE/8Hev/+KhcOP4fX
Mxn1L1wfukwU5Bi0XpwKMubeC9akCaKMoDF5uvjc3UKjEKMEXGImc6000AmYbijhrxjnf+71hUP1
loubgVhIgxJfR54Nse9kKLcftmT0Eg+2aQLXIKDtwu1m88qvZifyQhtxxWaWe+HBZS1Pu81U9RGZ
f3jhtJPz48cAmNhQurBM1laFOWOt9FWN5VY67OkIvikzXlAIj3zQxesQqjrcKQF0MMDbgswHTc4J
HGrV9zMOjMIxQUJWHh8J4kGQ1dm50+KOBaB1HFHDBwzZAKtvbdk/9D979x4Tos94i1QziQZxwK/F
dFt5KhhY9jNudup8+W4bLmzN7NhU9jwm8zEg39Mx2CmrIKySkR4E0vQaiz88+7pi8wfdiqxioLNl
Bu085lMo42Q5hHB606aApLGIpelMCwLDEPI2KuTbjlpDqIQJ1k1RCpmdo3pDqK3hGqG4oGTAqK7Z
4zlkwDxMc8wCYJKOxzfoi8UyicjZNAkaglB8Oc3oPG17eh7UB0IUIYyPa2JgG4w8iaHc628XmIcB
gLHJE0p5vJ11ayPiDock4H39IgYU2oUtoJi79ApqN6cp+mzvWz/5Snv0QY/NBu/8jw8QQs2kiWL0
aEyKvTkfJ6SslZ82KB3kv01i/WvHJFHtNPTDWsQPfx9cv5hSZy12HffgJwsYrLFRbWuTXEMuw83S
p7GyOpzkNVIO4fCu3T4WJo9atzSX9DDb3XkiES8wyHTqDA90OwBX8ZTXJ/1I1d02mxjc7xPoux1r
USFf7/nSKx893c2/umdsJxnnMaM8iBQOLsUk7FXBe2QfGXkAXPs4qmpxuar+LYQ6iUTk2XMBz0/2
YZJ8L1Qw6+Nb6XcbZFTUZ+bi+R7dbneTWO8t4Vx8mWD+8C8xNeLWY8cfYa8iAf1wdlWci7dAKiSM
pVRqqeZeEGL6sDdctsrbvrks7XyCvq45ko9kiJBqeSwXzpIR8fYe40gmf8MxgZL+LjjJYp/rUC6g
oS5XEmCSxPXY/WVyoh+P0o7GNkRd2Ky2HyNPxgMYgF7WNCwtt2Kwj+ZD4ORGtOUVuI1pPEw9Fg9Q
9aY11V50Jo9C1qB1d3b+vgYoFn32O7SFYSWBwBOAUocOAb/IF0/c4GqXbGTVnwVCJTvcJQSxiCSY
9krmJHslHb3Ep2IQBbJA6/0YYAihK9/p9NIyUyqdDSowb57rdbb9/1uNlqUkdHkoXMYfAqYFMtfm
B3yZbUxKVKcNCRwYZt4zlsUaMCPNIi0Mb8hc3R6hwe49MoFbgPqxvNdbLmYYl8Ux+vJ1FXsuzkBg
iV+lFmpGyAzWVCbHCbkTCVVPxnJ9HQrLgPKIQu3J5+9VjDr8JUqfpeLrhMQF+Hdqfi0bd6EP9s0g
SBm5DIy30ESnMVjtcc3EY+p/yDchiGeSVxlXkdtuQJ8BBen87qYZZB7a9ixaHy/Co0q7Ym+NXsHS
17CXo9l+BlORcIhub+noGOy4KBPJfwSfnxlmOIsw1d3h4fJcWcOfRQMy65nqEuwhGGfhf1i++6/7
MFVktau4Se/j0/3CFhiNgHIevbLk8C0FxU/HmZpS+vOpBmKJsVXzR4csdr6HxX3H6tcgrM9frh9k
iOiJDrqFRK3BRbNEpYy17zI9OxfaMj0xYUmZv+TQIbs/9KCvm8EKKBebE7+OjeqYsvBGz0eupJE+
fyVk2QG/UKgVjiUvEJtTYbsCpUjvz/vRHKaSJwhm7CErqieBo0++iN1P6ckvISQj47wOeiovHPYv
0z+qjBEfgd208Jf5IR2JuhubY5ZBjrZ/h8BjtwnEeQQ6wK6tG7VQ0yaYNJaq55e/CAzs6CmW6i3X
Lb1KCKjlzhLqgKK75H0JFxsDjhGTen/ET7JRPUddM332VrWYegc0ep33K7AVDafwnp0aT40/onJ9
QKJmmSLMnqp5F79wCw10D72cF5cbQv6dQJ3hF7dx78F+CFVuuwXTevS8GlH84eynRfWYIm1C3C3A
yUmkMiBYR+zoJd+jxruQvkqMFoqvnqUA659k4EeNk/o43zK8t4icVIkezPSaoP9Z8npnWEYSvRzK
23T57I3F9iM0KIX/i1DSnf7hANcXjSQmtdBIy8B9bfl2gTh2soLZ0WsM7H9+uRYzkym+Er+Ivycb
xOJC8S5AyP2W5otJcb/Din97sRXFrjyDNVcPaxgjTmCOnle4w1LRv2QDJB9KjOIjJz1y9m2G61Ec
5FhbEvx78WXBkQYs0eVrEhXEwtb7zlnCm3vx7/zNTwkzsf7KuNczlksydxUL+NvSneW5EBuALtwA
y1sPcVQVrE3UMp6UXzVeJj7dXDtZ1wBIrS7+vG7VoifZnHpnE5VYhsAB3WY4jn+dDAt+iIv8XNJo
BkGjiA+0uvRs4EPLu39GGcwmPSOFVLD75BudL87jOhLmnmILRXB/qhGHDtMOUJ0KmSfvPCXZh/qS
Lw7Jq8OtYHavGfyx9KjGUIJzgtAslk2N2dsbxcbbjLVUmOpwhGwJQmUfXzXHCbzyFWbdq6i8aaFb
3HZDiney0CVYFI/m7dfv1kYwH1CV5qTeFLWSLB1lVgFhklRc5/lGjQ44Zgkcfa0PG7IHnuewXJel
cMttW1IyAtHx76ABUEcOANztGBpcV+rigl4MLoZZ4Mly4fXH4MyOypiTEgS6C4EH5WeOctRkZmZR
wYalnBmnifIPcxck1/A0BDWNDsn5kzdhldVjk1bekllf7Ue8tZjyhFtbrm5AsgXXN9V6r2jgN3Pv
IA0VqeqResmy0TPE0ZeBuoR2vUQOp7MrG9DIBu46Sm5Nfch1TmIZ8S8433p/3TwTPRmCRjYOYpyX
sDCrHNju37cmXPKtdCYxeEYJQuCgwZldT4V4IYbbYfmFmmKPFK4p62QbHRrW7ktalfBBIS/gj4tL
DyxmPJaqAYaf4klo/UGiw1zG0Fr94RyFGhIjbiG+mNHuykQx4b8dITHFJT7Xbaar76IvDLra+Dfw
P2SPcycDqg8DHm50tHQXiY9ja/4XNSuH700HzhZzwuXSiQKLy2LPU2fDk512Ii37p9DTLf+BjFLh
uelkguZ4gfjJ1CLflNNEYuJH6Kpoa4gy1MiCxq2rLi62NPW703XVxQRrSQQZbDI+yJt1rRdsH34U
SpEXsALaq3iiPRLRUGB4N1HoyyFJipe/Euyyt0idNNybNeR4eqEBAbb4C0Dkg5P34L66wO4aI8SW
wtkGgrv/pbOTADbHxAYpUtjNKzlLDGV8XdKL8qElMKWB1lb4Jgz7Hrvpf3wh61yxIFuzxdIcdgVQ
YPEh5HdBysF4uqmABqC6U7SOV4L19gxN7lqxXt+2c9TFYApAXnzOIN06AhgaqY3qZNhKq1XfQEe5
oFhd0RIAEfk3qASJuTUvY7Fmx70L8sZAZiMCEw3+8GK422TPr/fmO5BR16igvOhPW4N+CmfCollJ
yLueEjVrGZh0REIWCQ8wuHKXW2KlrwoBWgaglavIsJOrAvozdG9h98PBxat7cCeAQ0RkWnIQ7QUU
AJl7kjFUHoOBNMPnJShr67F4FNpDAZtqWCqOs5Tt+mD/IcZfGUQZguPckIYCltM9zIinm4eKDlZ7
LMlaWLLIfkSpcTDIPYnDPPvIzRl+Uk4TIEGH8H8eQRDltUEEFQgitvexv4/lqJGoy6OGUd+cIwzy
+MiTDFEP4LoGZEE/Lc5Gr2v7Uk+HDPqX0uc7ojjC0nUS6fEugLDTHQjESUcjJuj202nd2pcvnxcb
fgXEf4oVh5zde/Kj+xgyWYHZBqZov1rO3dAMW9QFUqsd5SM3KzecbjMJ0mU/2fAEwoZOlRxgnO4K
fYLBQ0XuFVqpFE+urYYLFCOWCJ9C13rb85AXO5VLT+2TGIAf6QWnmjdhEeX4Ns4xMR4itq7XWeJi
Dfq9J5QoH5ph0IS31LGYAJ6TnW4Nc7e6UtGSIzQRgh3H69ARcw1g5EEgo1Qyn4Pv02oRdHWdsK1W
1VknWOqS7xZH1737PE85Yxuo1NYMF68fNIIZhxyuIv0TY4ZskSArKTugwmQ+mmgQBOOoFeYw78AB
UYCqsD5llbKglXha8GBbCkKfD1Ah1Yb0Y6PydYYI+PLPPf4Bxedeq9y7Nb/jOJ8ifqYn63PYi4xg
H6efUs6tnKSPMNiAy3SDSUnG9XADjqYzpKlDaYNIYWW1AztJ1j4CltBVdO6SDBVQiOPAfSQlTMXA
kUBsd7b54J3eSRAr9toznNZOOAIvEZAOG5P5Una6NUSAtuwpvHKwfOC+bS7IIL+Kck7SAiioUezg
u2WUdtTxy91vx2RNTzM7cytP2XMWwtZDAQdMlEBZPV7YGnPO8H1yykb/PwCZB/7CALgBG8py4T1c
MWLyw7/y2k6Nkz0/2qmiDi1zisxQPlIZ6+ZccoPH1tFf036n9xWo05lS9NumGFB8IszhxiRP+bNl
FEBd5scHj1bwORUgtRvGLDHPwvvqh24BZLeJraeXw/vg0WOImfY5W88o5hshiCKBJ5TUW+OTCTuH
uqTZjMWiB+oY6tYyfg+Jp4sEsW5RjraHaClxWPRLtSVJ92F7qPHIGobI4iAlZGvL2fw3C1H2zlih
U5YgCs3WEY+uX+DXI01TiBCsMRI9abON93Ok7UVPh7iBbuNibbM7UhhkPQOxKUBkvaP62lhkPm2S
uGCLNDpqBli/8DkesaIzkqE5T9ne0tl3BKlgWfbUGK29/FTFq540PBJBpBeIdDR042W90waKg4Va
5rtSUqfYx8jOVPmP6YnLhKKbgGYr3Yx9/+0fIgKyUXmaVDurlN/fasjgHzVSGcfzrSicCJdOvHaL
PYPlhZiyoWKwIQh3ZLjo4US6VfMAmlao1BO8y3g+RN2PuxmMxfUlLUXWix6PE7/6um/GCzhLcEly
KTMwLmyd5+9nlojckyJEgCJpGJJlQLM5CXIWIsuy2/D0U4/iCJbPjFo65C+v4r/sZO5Xbow6O5h7
ZD5rd3pkju8BdPwRjgsNwxoyf6hXeBpXn2nhR2ETtSLEzxtn1ZiCy1ippYQaZqcOA1mZbr3xE9J8
Rux8SLr9e8w+4mXtpGoEuakdiHlDVJaS7zWiRZroL+QiZVUW8fqyX0D3MFg/jEWVUXEF0FGymgkv
+1YCsFDuDeKVRFaJLq8rj8iVVeE8krZ4HLDQrhYxAs+Nl6av37/uI/2gXHAlyvw72CYRGgkDufPS
xMwC25S3LjTN1WVEvlp2BrGaulZjJrpcMWcIUldAd2S9Nzc7AyRPfA2zstqlwbfchFVnDm8EusdB
GO81FPCIrvZ+z35r2R1o0AeDk/PRKVLAqSkpOCXBZjXep2mi7hHkhellutgRcElUHMR+GQ/EZDtC
p1XzgOAKMglDbOauGYn08jOvk/JIgPSEhUDlGP7RylYmSSzCIdL36rCmeeqiBmGukV/o264WVd3f
yxlMuOk20MuNg1nLWMmztHXWnFMClvLMz3UaZvFtATY+l/FtPX6DPeNCBQd86AcjQyiS5T0jivcS
7bKak3zjD3oTaan0t5/pZcv8acSbEc2gbNGU0m15vbxsNt+DD7ODNuymKDjjRdBJ4p0f6zoPaAJq
7L/zzHIeuWBt1l9WicrmPF7qTW15klqLNdAghjMAEYO3t15mhj6QNc5GpGEysJZwSUtrhqTUKs+x
tKQVFOZbaepGicD3VqLQ57NwloNy0SCEBbpE+gZFTLYjZOT0ySYK4qpYj+UpSYljI8Jpu2P+W0fT
Zd3hCxbYNyzH2YRvXS2EUhbUEsgo++dn76ht2fX0iVchlBTAixZ65gn3o8h+uB4RzT9Xceip9Dra
7USSZ0wDoZs3cI+ui4Hm2VP+pyjpVR4L4pY6n49RHwOtlhojfS9hxUgnRbOTuxYynFY5zX947snK
RoX0faPWcnfOL91gN3qUdwhjRcCxp7CrbP7jOaY1scEqh7FTCp/SY5vOkwvas8nDC8L9rp9cbaso
3PV1dctsFNhElGS/gothLOVrwmzxgiOf3Uw0OEiYrQZNGIpBv47oOKua/0MWgYL05xepgdtRWKWf
qLPrRR16I6iYI1FpqHnsfE5WVdKlLJxHg5l3VST912ykxOWFQWLsMe72WYkjGGJl6XtLMZH4UwZ/
d8mLZ+AT8/i+HY2Yt1cEPcZrQXKWC5er+oRz8g6l9WXjg8UXH5gyNUQzZIVenyoePJ6GgJU65XPZ
WC6YqtABGrQ2yyu3uFUDUqUr17Qm8FCchw6DZ4Yc1eHyYUF+OH4Tk/V2fejzVKd1GHN1xlg4jEtF
vbmV0oY1vZ6x1wKrijN4xS+g7BKDBxXfNbo6PuyTe9lXHngDWydfmpQSLmYVOgi7EvnoeDUHMh34
v50jDqqI6/o/FzSammNQoTik69T2caleb0desC8so3iE7DcgWaTjQQphdyoAdDT5kvi9MRaWVqlN
EXUh/8QomsaGk3L6EWB/aolky/FwU4KAmDfQ4lf6lhNhO4oCPA50H6R+ukQ28horeaFRDOoZksKX
k62P3kI7Y4xrub/m43BQHZcIde1tlUfdvJZcW1vO/N6SFI6fPzxYSVhDVa99PKqikN0PKYn5FLLx
xjkvtmv5xN9m/Ti+Vxg7yn2PSeuzfw2oOsygUy8bYbjSRO5g3IA0cZqK+YOlU0R/nI8swyEWdash
aOr5WvMe0M2GFaPplIiecDFNAj7PtVoYq/4h82rNzOyBVKSDxlYKMcIcJADIbe0HCWvC0UqL9yY3
+LQKQ9006vl/1wbngogUnk7yGuPYqnzoKSoC7WSn51YvqE5p3yf31ApiWDD1puMsc3rhuqOMObP2
3WbhlSqNGFnad/9o0YBwZeH6s6Q4nyeRF9TvZmZ9c3LTr3OGe82N/vYtF7khMhlE4ev2lfWrmOkT
tk36m9IvmuulMcvl/Tq8L3dEzaYSMPFEHt7r5w2SSFx5GUuEolLFtlFR+QQjPCgLalGjBhSCRFaD
s6lOe5RIBKad4nsnBACQK7+3ZneaHwp2HbEJvHa/FgPYgNeLS9tS3YRohJXSbzqq6+YKmSaZ9D4U
Dm1euOlaf5rEOxpcQwtQ0dKKcCQcCINVdk6Agd6ns6niJoig8gQJc9h8oVnEuOskwjh98UwPN3pd
0QDwWqNSiCnWf/2OQ3HOBKDf5eE+z7Rgmfi7yspL9xx78SQ3qZbSOFTDj6uB9bJbiRb5rjf8TKPj
3IBwuSrYQXZ7TmcDNHCYGt1AfkEZN4CFPNHi2Rdb6KFDDflQtF+RFF89LYkA5TMm1IEHsMTMqXTP
vqgV93mI9G0eZLuT15e3ETuwosYDLT7ialq6pJnDudpGJrLSrXUaIpDgkxX+IJPtBj2JZOv4l33c
8Yu5lpREQloQ8AMSjL+EUugzKWIKkzDWuAcOpA+aghTEg04jq4LKCIwxYoG4Hr7lQIdvMH8PHODN
3Q90e+lvohsRru9pkgznFkkfhJhmRo5WUyrh+tVvGBOao/J2gcPjBoem1QNEvJu16UTEalY4lacF
B7kxY7vgXtCxUVcT7QrLV1Y8+xdd1KxLFbVX0mz9wMLo5NGO1PGO8JfkVKoAt3bKCF+/V9CqT4iB
L2zehl7DnQiUFWvLZT6CAgDeUtFvZwoL9hsss5l7sRo4PccNZ6DI09aTQnweFj388XvdiP7hflAa
eS3VkhRY7Ys61W6UhLnr3QPutwk8T14a0+kYOwRQtEpdUdTq9BhvKb3zQDWVH4pQXA9Zz8fj7+cy
esbqFQcYj+0S8CLPJ45ti4Sc4o3ttDbnjDTL1n/foHLLXFfVep8Wkz6xZXddTi/axuBRAiiIoOKK
PfJQNM1BvLT5YSPrZjAKCs9CjdbVbjZjEMBX584JZmVvafSqXOI6Q17Ojs0eO9Rg62G9fe7LhBPm
ipelPBw7vEId40PBSuPfu34xvlDuvR3d/yVaWEmxo6ML/4TZf1DfGND45B/I/n2dw4jHaT61p1Xt
tpAL7UYAErFdDcupzpmnU+4HVQr8ii8mChlrxgkSWGGY58UrDRhj9f8l+QtQcuC32TyYb72ZIBne
kde9LZ3ZxK9FFGfxb27iZW1wH82yZUh0D0eAgM11l8CmCQhxe6BMAvKZl6ShmifuKvn9PuqKhjgN
kDbXYsxYGpQFGRoDuYdMNWQktt4BZX6fYQGvunfvviX7sa1iL8uE6wbntZCQ4yQTIExOXCCgkQFM
a315HOHh/j4FX1cREWIWZOtNwZq/dr50efsUI+yd/wLDUbL7WRpSPXF0f2FcFSMIWPFXf1B46pqV
jhrXUIiTOnUnnb1tfgUpcxldjhqYXmF50e+xuPIHne24/aimBIdg4dO4fYF12AJthOt6s20vQIEC
bfagLZUcU7CYZzDmWdwTip3DU0jNeZzMOL+JiEwfR+169J+dOfuecj6Id3wghe9IE8pn7Hv3KUv0
p18BEjCqSPH/gU0ObZc4rShGCiQfzbh75ccpNo4G59vJKi2SJDwybfjRPuckTP5CLEhhWKwloWsB
UKJhEWjeGI/sK7rDA55FCxp4ih9sMnr43no3/TUv8H+v5ZOSfYY6Jwt3RzuhGxdzQsizIRrU9RvH
RsFaTaDmnDV5nGvjT88zi21zc1PvWR4RE2eMcpya0M6GWT2Rrp453oKNs/1/gi9IZjLfuuiRtp72
0bQ8zsc3EYseOO2eW9bjrc6/nh74gP0aeodrdIi7MMqd2p7+BWRIEsNa88GVVlOtKsw3vCxdvoHl
IL2RsNACjjXs9GSgPSRh/q2djWlpc5T32lKTemY09ePV/fyVSve8rULir393b9bYgNG9bwS+qcWk
XsP13CDfS1rdwCxAHRdhSec+c4Z/0x+Ah14B9oeodKFMMWsHWL7IFbCgvwrSQdLCCfaK8p1TiB70
G8LCiW5PQdscreIkDzyWbiQYoHsO/R+pQUQNYNEJiBTyd4HaL7BakXqLDgQ9alWwK0Q2GPuEYlc/
x2yyczFpWdcuyB6zBWalgG22p9GOAqfIzY3Jx8eZBrIS1KF8YwxB7wJNMko7cwXHRb5SPVXKMc0Y
7zYlNvdATxJRnATpuiHD6s9TC/xHAgub4AOlIW1A8Zw9A55XaFSaH3liFc7GvvxoNNuUYa+2VEOH
suAbNSADP/9ygKsZnnOhbz54JhIbIdUXDMcIIXuneJKjnxZGXJNjHjWQIVRdTwslvZjmyplojjyX
OzPim8DMzNOeCa7q5AL+81AFuK6wPJJGITWoSrnav+9XemYmvKYQlGZ04g76D0IjW0vI6pLf8rX4
imDGAp+cCuQ11HdF7631WMzIL/Fc0Ab32W6ZQsvaYMu4zgTsntmmfzNsU+Wcvug9YkeuXWSVZ/rk
7ECIVTEI9GGM2boLRsWhBw4nqRmhZYz6sCxXyGPk1lpLPEW/cp0XD2mB5OIa2MApKU6IwAN/LOng
prGzGr8x+aYWJ+SXQu0s9eM/0UTKTgp8a8jk/VBNyfOXs7OC4MLyQJK/TY4F2IIuBO7OW1bmHRdn
zu4xIHsDNXJoW/mcJcD59DHEZ7lOQdoFmpzGEbIFEqr3/ny56HobCfoaFUgQ39AwAkW7EQ9AtMS+
IcPS5lL8QQirMtTKJwPZVA8XSN5bv/yQghhacQcz8pQe0kYp86zb2CW6j+lD1z7Au4Iwv/hd6UF+
IpsBgRKaZrewzQf1vh77l2GVB9gdedxsGRSCFwnTw+IxUmEFZAKYbhthdDh0u8siZN2Aj4iRdGz+
+KKZhXT04D5O8ee3PmT2Q/4NtXh2SWZkbSdfPmxZEqSN7PJ3CRwLNVr4Q9cOvy7e7RgTyzyb6Ppl
nSGAcdF0feCWVup05cQ/tkF+yAThvEshgmTkvAO2D8yDZKC/RxmLoz0igSTYTLwqUsAEGED5D2Kj
nAjuwkrz7FB8b4VxeyvBmdWdp1PeqWWSQOFrhlO/y4tvaNtJJDsU9iVg9/JyDf4ESqJrepMLd+Hm
0lTnZZCP8Gb5s+8zdN4ZvuJ9BdJrV5Bt0ikeErmBrszjkj8JVTXj344lTWSKTBOU5RAnp35pq57A
/CJlBzhZuaI6ppVB/Vx0sjjb2BN2Cscj5pUL8j720B6anLRaP7EICkoB3OJ8cHTRWh8/F4cFlQq7
gSZdzduMKAaQabqWPtFjtWSjUQcPjfW/eJPcfMYiKuDfV79uL0WUsybHTCysVsQCAJ8C5m6XKXqZ
nMOGbV+48UEuVl1fIPVFKLccaGKCZ4zzKScYdQilSChg57/CakDjL9Ps00ZOX8aFoxqFOMDvIi5k
xC6/YOuq9NOIlyd6wJnCb8mYArDSlufgVFbkDM7xTFl2dct7qjoMccaf43x5/H14RJ5HGr0qZRRD
RVxD9EPBpQNQAIoR7eAgKe0yQosi06V8XFCqtz2Jy+KcAyM+fh/62SG8380r0OeWVkU4+RLTbW1s
dP5neTswply2RgrlKsG06JQy5xYD8NHP4R1zB3WuFvKHzRohVhKJbgvgWtJ8HOcpVFoEhe+bw66o
DYofZyZjGf25pvhfsECBREnABe0bIRBTbt4GA0CjrVhP0d7rvJM4WCGC4iSmtk9C2pk8yxOETDd6
DzMk5CiExyReg5MPl8GzgG6NK7CirDBEaBa2r9GMUh6SYC76WC8FlnBMp3V+pfjOG724F/6JhSHq
8Au3pOpPVitu0FR5NiZgn60Z+OOTBvRxwQDA6JUL+lwheRKw8lRilrCtSzs1Z9wbEPKRYYjtzuwm
t9IDJdWIbYS2Uaaa4XsJNWm8+RNOTCJNz6lnZTPXO54cBs24ZNESPZstbWeRUhzZ4BoW4PjND+c/
2tRH5C6JbzSXHICr7NLy7ZQ22H0tCTFwrhH3phrCIwxLGsXAStK2rM3MnI4pY395TJrKI6Um2JvE
HXF5PTrERgIme1izQMowuGRwT+dkdaMehqxq7TkIlLBk0RENB4Aq/GTB7fAVJJ16Coszf517tq5t
8XmYc2iDZtxBLW+k8OI+qJNbKUAVn8j+Xj9Tk+gts9x9mYBnAkCqvMraL9RrqKivJi43iX+0fuqL
lR0CNuV2kjj0biHDE5D0bQ12mPAZC+Gu89SftX43GJPcgP73eNVGF+WrTEBbKNlSGb7p9/3KOH8P
LIjyacBIujDxxY08qHiFLPnWZNYzVNirSC6arNOB9Zkq1vQO0LO+f16xy+F60eyNs83JO7BX7H3t
4afH3KtpVo++/Ryc0dRhv0jkFib3JbIbVaCi6hM5kpNcO+JrLmbO11Ob8jDsaN03bYzBpoqOtfaJ
DzT8KDI3+zZQMRftsZfd+SN+dqDuQ5lWnGes/HryMt9YqkTG+96esV0/rwSDQLznLJQxF5tAZvQW
1mI1uI7OUo1uYeKmbVmTshEtLAGiExt+W+WJd8Lda715l5/e4xoeQxYES6cQ2+CPEbSRZ3JPIuUK
1Vs+ZPZNpd6BW6v8CLKj4SXGL8UrRhBxXx88VzczOMxuKCWDx3FdjOsqiIEYm1NKvwYXsmjGsczl
qRgFUktdVg5RSh7RH2efNM3WT9RfJ1Wq2s97RlCWPE6FamF1jUFBCUu/XgIaBLek4c2mFLC4DgKD
9hGKsn0uDpHomd6a2R9NXf5wH6Kl14w7pjo6MKFzxVuhQOg6kXrFEmhB6cA8yGW9NvONve7imOYI
KMDrhHwq8t0sgvivfOWheW6nN6QUQC3oNpydXQEnOYctrfEPrFIrFsIiCfTnwDavf/3Tsnze53E5
co6/jF4PbUzhRzlxj2JMm0NFpa94aBbCaBjPpjrjg0npwlfwQPrRHzVq5/TlsocZmwkkVzq44w5O
QxFtIJwseb/OF5OJ4qqi8SqOQ/rPeG/9rZ+VDZyLxPm0sGncH8Y4yIZPo7Mho8NN+HqX64CE9hh2
66hGFz6ij6ZtMV163EykFvnuUsqL1dPNi2fk4w8SMciprfPOuGNpLJhFrQa8bHCrOQtqwwkS8hZq
5rVBGl5QRikRsUXEyd3M2WMFSeDf8n65wsitjHtuGpUSbTO6cdevlz2EmpeXdaz2ulSwmB793eEa
Otz/m18seW0rQAzuP2/tQpWMi7ueHFVKda4mVI+CSk4sz7V57rx5FhbmnUpSC+cu90yS01hhIiqf
azeBJyzhKjuDbpOmg/Se5XQ6bRFiau2jcpvWlSVBzt+vljg2wleJZIilBp5L8IG/B+Ugq+3iTkkh
5g8A44Jkuwm84UXNXljcHHoo0UAf/tERMe5B+SKXtceIqCl8WIw3XKQrui9Mt2wR3RUyTnS9xEAK
84gHnXxkMhGMot4v9XuaS175UBrB7L61AmIclyEcvbUp2PUtsE3v1G0+eRi3iIHnkQ0aai0d34GI
/AswoeZSEhdAJTf77lFMs4h6LI8HIH1TevD4vt+jd2eJdexF3q86IqTdbeNawWWkwWEgBpz5suwr
4DCelWkNnQl54HejfBy3Pl3txnS1pITnwVPtzNRwFcM7jBoHMJfinD91qLEkFNMs/TvXZhUUCg5F
38lQQO85NR1Pqbsqo8VAQFO3KcsoJOGx9M+JbgfwULU43s8hAMC0/285YD+IepTStKFdy7xaBo0T
/aI1ESkwVeTVawGXEgqtKACWFVeEzTc0fF2ooC0uuaJKRO/K/XNfwXf+99bbzhFv3HPNxoEsy8tE
0OuGLy+iY231x3MtAI2U8sPtt6rQOdC4LU1ql7peMhUjyler8GIMsoGZOW3CoFEjzJEXX73EpGcs
Orsv9ToKGODQx+EkOajaj8DFeGFoGUR2EV1NAahLM1SeRIWL2uKlSvVZ1g+aMRSIKbrVatsuDHL3
KFVxqkLrmKm4OPNM8AjQ/LhUPiB9spYpE8XWzXefUUdo8JGSwZRE3izc2xgpxh6CALQbFlbkWH1c
Cva1b+bwXhlUAHozeOL29hHxG9+brnfQvHh71whA0NLwNp88Ce3l2b7fIHF7dhcsN2ImagpTMhS3
uupnEKipvxdCwVkunF/wWFg/d1rRjQvH721IpGpUqs15l8QaDKcxQWCd7WD5NreA1RhNxU/41cYk
Qn+0mPd4YO+IdomtWadVdHZGG3qIv1UjCq+LCTjFOk+U06tuB1vXrGWuEcDLlSsh+QqNf2injhz5
vJiJRUhNzzDhw3+IraSe0oK/in/C3lfiIMWHfA10tIWc5ozIdBnK2Z5mlpXhKQRMZjhW6GhM+uSG
iCXE1Hg1Q4gmZ6B2slGk3wGFwlyOiN6KUCGKGvTMNowQEaZ7BHit8sDPdMi5Mpeg5EWWNpPqllIG
/uDZKGzOoXmBo2Wo5dDAFJPj23nbFWHEXFY7eVfAIuvuJiT2QKYaNEz3Nt+s+9+uimqiiY09zDyn
GLUfIRG69PRBFuqLnqHCY/ggopERfrqo/2r95smq8AeWbFHUrcStHwdCJ/GrukRjkgWXLdr5YWx6
1rJDiDAIkk01LDlBIQ0br013CnAblClz+niTUXN9Qb/UbjMJ+8d/CHXyQPfMeVCEHSenmK3w07im
B/gS5/hcQDL2u4ICNPqKNOdqUt7AZM6igf3YGRwZeH4B+TLWRCK8BBsm+JKkli7f5z84aTkQ2lJb
76QpqH8zEx+fnXoblDjkiXYFjMuDBvt4WzBSFEjc520sqE10DdL2w0nZ1lavJJaw+IQKuf828xlv
ito02goYmcBDz4w4yuAsWwOcTWzgO1j3h3cHbHNJnUmqkLRMI07QGT9xHUgwIeAihHY5lW4mM/Aw
9fzRwm4ZOAJQ3znBSGm+nW4r6JLnDL79L2Fx+Et0CR5liKl5YV0bU5N1UI+DokO1n/m8mLmhmScF
3krrkHS93yw/h5YQc3sVKblr3AHeUvfoU5OIvnJYsGvYRfs2Ce63f2BCmFjFZIZPNAxDyjPfhdvZ
HthUs0FHMNCycpp+dVunwNiVJ1nZ1znWegLleLWsPmvVrgWZeZm/druxfDOq8rVBxLdK7TjOSKg6
KGwAnUF3cOWqSOIqqcKNPR3ZoGAuJKtwps8Q7/Ti4SfVxlRb8QdyefqsdMUNWTMZKMtcPCsMYKF8
8DpLZOG4lt/hHHkb9abJSRae/lUq7iD40jVdbV5smeaEvmUkrwv6MH9/0FaHKwtEimm5F4OaYNXs
x6XKAAEsfiHggaelZCI0yonqjwzSh19zkBrclXVfEHYlenR9LIUhbdCXSElDuTw61FjAWfzI51Se
cBf6lLcT4yDfinZHzhpe2Ur1zQrKFHlxAvfg5CdvMIQ57wKH024s8gqRDELvO1ydI2SOtRX/rzOD
+tpBNYq/NXIYoaFotPZo+5bCpJXFV1/9hM27boJvP4NRhi/Yt5tkXYgWgTHAeCe3gPnjUPF/6I77
yiqIiD9r0lFY77dtejV6slI8XEJBbl3woRz8dxFJooxXWjMnKDrCZbmQ0UGoVPMNzSykHXezILzk
z+vEFxvUS1gA1bIRfQ66bFtJKf9DUVBnCbGV0S9fqQhhJMTesr0U5HImJBw4PZM+PXubW4OUZTcA
Z82lKKoh2GS1NBSlNTry/iu/3rrw/eT72tjkXEnggdBbEzdeyzWgRFs7WK8JnvQvbo1eprlQOgTF
pd1LAKkMnpfzAd8bQyibjQ43vH7K+XMBKPxm6yuDHF04h3AsNHCovqPI16z6Cnzx2qjmbjaEE8e3
9iLrGm2RHATQ1YJow98UgpbiJeziq8pyvMxz/AVrAfyQ8qlIY/mHlKSG2rKTQsxM8N/+nXopNoVi
HHNhdaLBJ7b7ERKewFs/gxuq3udfGOUy7tg9CGSZ8wnudy6wJs2xfcmHjDvj8vd8Q0HjYE3IyF/T
tquxqbSLLfi7seWjHy9b9DM0VSc8AsEi4JOpwac09upiPijqLEcQsM32OGZSh7N55yElovuir1J7
ta/Jb57On3buPWeDgxWQ+KKVud+yF2NL9mw20tzG2eMQWJgUPCAt6G8LbTHgGpalhCMsJdw3gHoc
9Ew0GJsd0KI9pAc2clTrxlQjPQLcir+IyRPfrN0ZxlnzZXdNbZjXGv7emNgsso95F4h/MWzx+rml
B9JYRdVSCbRQPpoRCMJZdl66Dt4fEyIGb9rf9L1U8cbcn74SIPXgM3lf+umfTFYUWMrF/1d1+WK+
5przWAus/tCxQxRONd3afROX9/Uvv3FAGhrLL8p+t7mOU+nCZ0Kmuf22Z1MOxz0haaEnXjHhI1Hm
T62+R2NgH5TbUi/C4vPNsHJwCHYx9SeRxg6xl5wP+P0idwUJ1MIRyPWIA+2rOq1lctqkX0TAWjEQ
g+wX2a9s70/Rjr81c4rT07JLPjwQ7fS5lkciuEeRfd6p0aqXZr7R9T+DGqUznevClAqwq1VN10Tg
7ZLdUJ0Y4o+pIU56pThmGAiF00uFsi9nx6oFxwJSau4NRfift7mDDMt2TN/75f+LFM7eFotKHZe3
SoauemeOG0mEpVRVfzu/3SGBWv2UTSrnJ4UV9Qu1iM66UYwo9w84JDXj7lazeu4Viu6XkV7uzEGW
gRhIXkVscfhw+t0CU4omP9Pi/CUA+UTMRKTtdMPkcO6TnPb9uplheCs5mcb06agzvONofvp+58pR
vBv/e5rQOPqR0AYlK6JOo2xYH+M5KQtETUgD0+NBs0ZoXll4wvs35jP/+CgSBQaoLgIvuhXjM5Ec
PsKpzsO3N37nbvLqk1UbLYQZ+jvFSLC7D4wYXMDLVsnvLmlCcQVcsOtWMBkHt+q7tjzfVUWSnwjl
i6za3tLyS+6rI/QR52NAXLZ22Tjr+qALGSb4VT4NezZHwXiBQTb3L6as9v0wmMEk1yjk3cqf1IbO
IN3pCuI2kyammbLB5pXWlcH9tU1TRF6WjWI0bgrlMsw1li5omqMXrFRU63o+OTD7/1X7cWVLtZeK
5AhN79IUml9Xqe2cVjlQkU9IoCP/4477qrAeF2Ki+cXtujTenN9jHh9OYfsJWx+M3+QTIrn2mkWF
fRHG+hQoXWWke9lypbg9JS8ltM7gzGPmEz/oiz/raQcyaXgriHCI7/HgViXzZYB7fs7eQiLhydqc
2YTBmg2AdUPa8QPY0ym/opMAb58jCTPoODO0/nEXqvvES+2BN+aOqcWC7E3a0yHMw+vkaQA6Iozd
hPfsb/IRQIS9fQR0VVTRIDIDiGiUCnAcw85ssJkSNYNafbDERjYzffkO6x71aCkfEGVGShmOGnSm
/ouq4RZbO0zc4+G3ViHfeTyPXfuZYRs4gOjKvBZfkq0L2VxR49Qy//IVKZ1tMUKO65crW8haRLdS
WlpcLyIA4WeQa6bi2Ldhj6eAs7ohbgooarBpRl3IE0AR1oqy6JEcswl9Dc9uY0TjZyHntykg/mE/
4c8n+FCbfLkqv3y4tyQdH+XXYDZrCqKzU/TLOnQ08wpccqXuGaW0iHKyS88+wufi1DaoY61C4YI5
TbuzX43nSW6qnNikGLmQR6IpGh0QTv8e3oiV1A++1YGNNXrBiJpGoNMJIq81JvFcvLF4+h9MplfJ
e+qkuaVaF9nZoeKHi78OSzl8yQBiWz1fPPCdi7pP6SrYXqA24SkDD3PKVkcSDQDZCsfXb+/d/hPL
Bp/cW4pq5Kp3hKG9LYJa6u58rKNX3hPpzoVdw/8m4GtSNez7CgjglHs0u39wJnQFrdZOETQ2oO54
/yo3WVIdlq2zbm8reoPjcYdVWDwdps1KEMRrp6zuYe1ESkMmLjP5gJmKozqHsrWqU8RWMfsC4TI+
b+IYrcR2SfzidM2XV5MORhp2EZS+WuNVF5RaVlr/8QHOgWFT8luWZmN7J+hnKnHYI6tQuTCyj4VV
Vx/7xPjKIhRdAUfuoOSzeaYx6FVYz6PdayHDpPzLoZwZiVNDlSUSVfShPDhWs8kcbfY54RMsKciM
Pbtp2dKcleQuDDPkXruy2UojsKcW7oiEICV0PKTXd944ooyQpvTmpvsWjYXciP3Pr2Ky4j4lE3p+
7he+CDZVYJJ9sPqqU8XUKwT0tMrrSN0EhxGTAwPQEyzOK+R8RYUr3e8NjtoP0k2EhN0ddGh3ZgCQ
AXrMaa69hUoJRw7so1+FJ/rEe9vM4+gwTYQOMrpNKId/8iKUfWZroSzSZD5rukrU+sEaN49z4qBH
u7Un1TlLIDutXfLmD6TWcbFjyJqcL/PESTpxt0EKkyoXwskD1+TvDp17OOi9g0yYvfsbaqWsoh9w
OEQqI4ON+uSh27KFj4nTbr+kzmrLE5DUTREBHmUFr1j+5a1y/GS8JtX/LZ8bxhmvUyuoGOQPaOaE
JAZ5N5lY9eXyqgF3t/Ri+qDbnSdmXsIZsowk6kbFkgpLKTOe80HFjmu0X06RaGJAGLt7ery4ycDR
nwUL8hNGSvtOWo1lQZe4s+wC2sVCgEsvRqdHYB5qEyBt7ojA86poX1DvOkC4zUQ7wSbifKBCH5oT
JzLj9op76IYMuSK6y+w2kFs+WGCCabwjWyoLrNxKf6HkRQriGdKt5RBG9NbrT/j1V0YLVhcUnetB
AeiiEHABGfyGPbyyYe/Tz+oJbUKUrO0JX2VPUwIuzbcZg9gCESPBl10dotIMOL+O6eferi2tCKTf
XsEmioZ380o5i4nafDi45N0T04uOPu+1b4FNLaxhnKhAdkU1gjZezF51MGlS9AqAzJKFn9QLwSfi
t2UAYcQq83DFavotkBgXz0JjrvmZ+/7W1MQeBgVm47gpLll/c7vRU5qNZS2oDIMVTU5dwEdvJELN
DvI4hxp2YrNQ41waCpaLbqPevqdQVB6mnYOjh39k3686ZojJ6NNV5yTOgTTitB05vX4t8sijgMoM
gKT5g8dsVaFNg0WPhE1oji8yc2Ba1vy7UubFOpg2OK//pS07nAQawvI62mmLgMaWosMuH81l+92A
mKckdywP+5NpTL9bPfQOyYpwyoYh8o8Ldp9YKagI8k1uJ+8vzN56HAYWuRJqhOp7lRTU6QpP/cME
Bmf2d9+k0w5kQlYAKsOtPdxaHPMvPLi7gB+9suF6hKU1Yq8pC26UWyDVN6VrsuT8fQ2tjjjihX2c
VRG6dg9L+g+bLAEmKEwA8jxfdbUlNNopZIERW4IlbcCqwhpci7d2pHvgo8yiSQpyjnyjNBmZaY/a
W2FuRm3wU4w7/fnzZuZllV3bcQ5enjca3EAQYQM/ZXa8Wo76YWW4mZByoXfLmvh3Nc78W19ODlBV
p8G1VYjSLyw2gOAb7J4VO8HwKSBKdKC7a013D0ZT4QSfVLs8CaF10bbCCG+cVe0CVgg8WJQ1yOwz
FpDPDHWIf5xi0uGnoer2LB9M7B3e2qc5/LIY0wZae3CFAkGX0/VZSeynT/gHChbXBEtfkHEkADYp
PwyHlDi+pPWwXTcDJx8NzBkGWCwJLMC5Gc697rVOaAfzUBYl0eOkq81i10OIt83HC2uc43NotzWJ
TTj0iX/YhzpYDAhI0oELXn3p7T73FB4T9X6xu5JiYQE0LF+C76DAdRy+OrxHZX5E4nWUy8CpK7oQ
q5cr1+1Lbi5lE0F4aKdFCPAxgzDWN+ki/YckamCyH+CskME5EdXaZCb7X5afnpygWJAvw1AZZI7i
hU62MoedxKj8rfZ81LyDJpeVXx+uz60gxgRhWb+z6IsqxPteuGQptmVZwEBrhbQN9ndRr20A/EH7
A87/4TyRKUcl9IpobcNSnDymFPdQIdrVCxLrgYiIEe8KWJglTBxYe3uCMf2igSIa/30nP0ythFLV
LnIu4NvgtbTlWEfm/G0q2FABKq+SrGfvfBOW/K8f3GIVjOEcPOGGJ1xLi0JI8ExgTDVw0ZRni70v
WDd1SukEFL0U/qx9GJaGVlyhx7KTYf8pVTH1SEMoJDcvuRRl7GxByfdkyGWiuz0EFPKbJlvrLITm
Jk9aSvfTT0pHI8GKU8ZwKpUzcKNNm+zHRtHSEoogvnA79sjh4ig0ptlu7UOYLV75Tml2nPD1EXuo
AZC0/XN4XEh61mHwrePQDyq0Uv4G2rilTC3WrmqOLymFttXn9HAjZuPmVOAIsf0mPNU7tP9pebmz
iFGpbOlYnOeL+GKa0SGB8ZyO7Xi+7nNuKQgC63/984fuwBKYdmIMhE9ummqfq+FhsJpsLyIPYfet
BnR0dX3jXVS3wm1uzulrBMb0YmeXaUUM+MsJAV81CiROKhn0w5QttzGvJPike5SgEHt+yG1c1QyR
yF5nwkLMWMlJKETTZGa8X9x+StCbPhmNjZzniL5kOSV3Qd1WToU2V67y/kSujg978RS4JXlwtPEJ
6ixJNKSoyr2ReCu8Y5ZqRzOy6Oqr0d5Xx7Se9yzrhOvIA+z4WwPFdv1m3sunpcrl2jjf1dJQXCih
pnX1LlFy/66JghwSjdloeEaDxvLp7D9VJqz5oFxDMBz2neY2HrZADhgpbeAfr2sBFLTGBO4oa8HD
zLtPVO2v57haXS1/5X87ZQRMJMKm9ZhAV4cOsu+bf9uBBu6IRE1PTRf8Mj6utJ9fLrho0MePXAU/
O47+hEwNtrLWrlryaHX5i8tpiQOonjjFyPrp3KCt4i1wJHztXenttVo5/toUsB1NZqfeJbN9XLwn
nL099ZCgK7DMCUEx7MUUi1KGavoSPjnVOWq914DBoBq+kgCOWRPCPDLGIf1oyLoO0dRebO+ScQv/
1JCz7ZUFSghbkrufJXRLEr6VkH7VqzjjfM2xZ4u72t3yLF/39RyQ4jc1TdXka4yptfL7NdrcGnCp
psuI1eyKRKX7MX/aQdcGKBJ2fawSFfuQALZIMyIYgnpC2GO2zIyGqivYBzsHupdNnnLwIbzyFtQL
tK/xyKw02dGGvp3knEAQvhy3Q2+lWaBpLC7XPPOjcy/usKzMvuxi1dO8LVeHRqnFjxdqxJ2s1zT4
hqZ9fXgld1C0LEGV/25sWEguBE+Uvip1g2AzhTFmdH3KdyixWEEGTQDzOZHalvvWKpTM6rSuwmRN
lrg+FDg7yo46oIPXJrT54US1oDw+gQqy1jQ6Fg2fQrd1urCoR3R7iOWv6z4OCHNyrLKkDD1UEde3
8t/0WwEUXI0ZlYqSnMn2ALh3BAzZ72rtS4W/9+LKnJM+OOFyqQLU4KKOoUW2g1cOEUUmGhAs6Dc9
T10qtCziGtIata0UahGHCQOzzSI9rBNClQNTSL1gBk+yAOIZr0IaUyTeL96969pzWPWXwvNUYhX5
u9l5X8/nNYDVABRhMG2tp0nnIed6iPeYuhiHujr69VzjuudJe+HryCApnyk8OLchMI+PqNZCaRBs
vySZAC4RwwbmO1SzlCJYGNhRmWtgiAhPLqWXhCXcok4hDtjYylpNsSVSP2RpANdRQvoFrSvIn1lh
Rlj7uezoePU0EN2VQkmWojeRZsla6jwHoTHfj6PGbkNQpAitolGXnUB+w3pCESsjJFpznCkiMFNy
Z8l3cylKyCGJlxWi5raPRe+hCu7edyxHKeoSlJMloE7ZN2kiN1YG0SoaYSfpY6s8OVkWBT3tuQnG
g6iSCDIdySKGKynCGeJQuRMAR+mvtVkJvzHRC0HETVLfGOQ3eg4+qAZtc8eNDKh6iBhvUV/e1yeR
eRBjWT/cb2neJqv2+aIMDgn2AafUFmc0TBkX2/Fhxdqq4EL9YCtQs0kKOgjBmjdDFeDRjhKQzBG2
fOmemsyW6ijFFAGyjRaLJQXEGONnaPxxbmKYLAY2VnqtlKIHR/k3X/Z+cfJXWMDeBMSZkaUfxJfP
TpfA3yF1kvUx8UXxPZFcOA+vXJJwOCWoXJiDbqRsO6mpwcmcmG/DvIHRWDIfP/7I1Gfr+3z988bL
jK9IOnRxe5c9no5orb8GgCtdnAywTs+eEE5bfJ1wQpm3u1PY/i1hD6GMx2MaZLXncbzCbXolLFlV
RMLlJGOXS/CF3J+pqfCDoVB9yn6hS77KpfEsKnV4kR3bp6y512gN0q5PLa2IA6wAQQydozKuOEL4
hMj8ttUQtG8JaBWRHRd9XFiCVZrfQS2GLrmTiyhlobntDtKsis/oSErQj2ixd117R7mv1Nwia6+5
ni3nhIEsTwDzt5LhbHd/841ZARMtBVSVUZYEI7f37CcZij+X3GTXydx6w1CNyf+jCWjj2qCx9amk
8pPu/Jbs91RoR4cVqUWs+sghdlBAZHBvYZ5yDdZ2ldPrXxFFe4TEV3qVoUu2OQvrFT0tLbo7Qxsq
qMeB87TiurbWuYoT6ahWNUVrSCwvUMhFWbFKHA7Q3R6JH8yQ3HPgoV5np+KkUFPaK2JMJMKSjjw9
vg7PeN8FgHJy4G5ELsUicwGm3josNtm+MlNtqNos+9bq4Ei14C/3g/aYxvtaxuha7pZ1N0Ei3uJo
8qnAPFGIJED9SWlqf3ZBQPQv3yikyJzAccikofvKy115NZsTwSQ096n8cLFF+IU/MSfqRS0sRnfG
z3uMK9kfFWQabaS0HRfBxoF42J76TOnCuFJrdBCqB5yK6uEPLAMhXbyu0si77fzjuoYyS7iPMngu
Wd9ef/wpzuS3RLXTw/ZSQz3JhvgtNSofORcfzSOfsxSqRnv/W8wiLo+qChRzNSdPdQBXUAT1fYx6
+n8s7CuDjR+dwiz5i8pOhrbGjBcjrdFJzsVBo+XGWq7LNEBFUQzzwgxdRs3Xw39DfbEMCfmTgZ2C
ti3avjn9uAki0k9NTqj1ifXlu6obCX39LBEU2dxBnyPJx0+AvSsh7CYHJvw2FJgWkjpr59Vx5SCi
ZK7RA+Mvdr0BvpYOUxucSKhswZ6b3CEfgq7K5CMpQJnQ2QFnehWbfVhhiWNtT9g9Jv424I8zVZkF
9QRWfNFwpmBwTvDF6yz87FtaRBAxDwNohZ0SwTXxC+zlT0Tm7GN1EWhIzIfleL+aufceXmCt0Mv8
nXMALHsGHuH4ahUXzAcUoV03xXapYe1SkVs6L+kwF+ZGIJrTHFSlC5vtSwGlxuIIj/P9K1UaJa0Q
PCy56yXxKDBTCpM7/7vyLNC6TSnpZthOCpDkvqTDI2UlETYZqcxc9lPbQqPDhxxOO/tln/8gJ/LF
QlUK2s+LvISyCaGdCw4u4bVvo2h85/U5a0MNjJURUx9pySmAAocr1VO1h9GiYcKYcUfNcOrl1F9n
0jjbux8f3QH+npT0xD8XW3Q7folcmDKmtMkaxp0yIVDv8inAMsPd63dto68VY8op7j7tksPcas/k
DqMEGf/x//l0gR0cxVQb4H0gle4nABMtK0akB2In1m4IMv9KZHKavjZebmC6Peqp4uzeOlDb3B+8
GAMg3W74gYlg7fh0Rn/LR+xD4ChU4Wy9pG1xxnH/hNzfm9Afd00B8Pb0sksdRaUM4OZM/qRNYcw2
g0qfOzETWcu1hPTwNZ82urSkJiSvR1SaylzOakwCXx9fVdsRA9KBD4h3mty+phNroWwy7sa80Jok
4k1tBXZIxFX968fKjg/2gcsLgFhRTbEiMbTDKSUZ3EzJH/mlM6V+QrHZRWOwyXhD5eHEak6n70hk
6IPJPPIn9+0OQ7zktRliBdbzqU1zD0OOYcdmOJVgy16QJOQSvcUBybAB/tr8pgtDdtNNhWUv7jv8
j8V28I+Of107v82QgE1N9l+nbElZqpeFnq92siO+UkbYhIiChfTuUVRXXPtMSDFxDZOyu/6dRZUA
ZOZOWVyB6Gx7XFF4KDbUoBcevNnEBi1oMSSQB5zbBytaGSJ5j0VGXoMWIMexLi275Pj+ZX1PZPxy
iW6KozwtK2hO9PDLCmQG2bca2pTlyJe81XFO0yqfOETiZjMox3JvZA9PC2eG41EHLEYB/zKiZjCL
drUhwCyT0W+2dXEboFwj0u11jWB20Lp5EkZRhR/xAuy/2Rcpqv2u2obxqlPh3a/WNJi82brRmTbT
Xj1Q2Mhf5RbkfCiVy8cJP+LECVEMoTJfmVBZtfzTZvfvL7GP4rXZnGQBhxygAXuG9fVbvQU8cPPw
0prdTq0pg9As0seJAVa1bvaZ4q6YE2lXm4CJL7pNndKaF2mjb/CnojEEN3Zb9d3WmneAxoHp7f/8
aHwTD+e2ecv9GLbt53Yhmg/rWttxS2UTzyBffxm7yWu0ISiUHiiRRGbFw4mLtjVXqlG/AA9k6PHe
iibApnCAZm66b8vmk18cicBfHiIiEjJxbJBo9ayzD/RSse3u24Ny+AzeGe/Rf5271tMchFB7KS7I
CZx43a6lmQ/tLpARiUFYtEos+L0KtOSkpdLfnc/gPsUco0kFyu75peptz56XVfJO4YNUzA3vZA0c
uRjo78cjrG2edUq/W3FjRqzgsufgdl7i+u5/VA40NQB0U7inMniur6iddp7MI78JdzPm+IzWylHA
gQiRtErT817tVoUmLhqTAfyKmipDDf1n760cZar2jRNKc5iDRb3nwMVuYzWI4k5k+yxWCGUVGSy6
vz5I8SJQmUw+6FHQnVvvod+NtfoJ7F3rMwS3Aw3uoQEqO4U9XpRp2i3S0KZgSmkvvQJTuu9qsyoO
txhy6SHkGrLaZeXwT16X+HqOHXBgz1PrKgSrFD3GhX+xmweKLXzjSNZ5yQIOB8+/s1xl56hUSYgV
eRgf1ZKF9A6ejXNd9VSAIbYnvA6qwuFBc0+fdJfULll5SEGaL4ZH4NwvRHRBeJtQmV3r395uXC+R
nDJNbKcI+5E5W9411oOuvLs75qsJMXDBYoGZ5pfoJc/x1pR6EQ/k3ej/AmoDZbOI6irez8iatXyF
NmM903kQvi4VzhOkEEr2dYVR4X8egXUECl28FbzOCrdMIz8/ciugLl30cUvej5Q86AeWlWFDHKBw
3Uv/GWoBE2My/T8fTQOzOdHq5EgEVwzHdQbPBujSa5mWHhOhWM6iq1naWytJNDuWKhsT8SO9Jinv
5//sREZZT0TV2dn48xyG71X766cfgZlZ8Xw3k3YIYwUNRrOVeopdHIuP01Oo93WDSTizzqk/Di6c
QnBDc7Tj1hrtDx+OcQT1oOkAmmCD30idc+d5gnQ7GWtI8sc8bzlRI8rulgRWnw/Jthatrs6eRtrT
oM7LkkyiT1aa0ezMoDe8cXkNEOFW8WdwHBbeHMaUZHOZ+4hYrT59JHPn13eOj+jvW9eHObMOCdij
qV4V0LVZOkHjd77xthtSVxMDauZfcZRIwy3Iy9UPcOUlsDjRiyiWvs6NUQMd8W89/EiZT8R0TT9h
tiy9o9yGnm1PePoV+9R/xCvaN1NWUkVPhi99MIuLr6EHdA6hm4pAPWU2pYKDjGU1+jBWKbFKdFIL
ftz4cR+8UsvIqAmuIM/TCRUY9lzDkXlOR7SEw5RH0pWNZWOJQ63wWwj7eywB1XuR0DL8SZkbhg1v
qKrsq3mui0LQtOmC9ZsVGLqJWP9xsRAqbeuU6JVJ2XdA3oMqyUxTLpDknEk7enSUYZOalLfDBGqh
leE0EwGTDWLrZ9FAcYQSjf6m4xmbJtEgyPMgYPPV+xA4Z1U7isDzB99yZHUR2jzMWYJBD8KFKOBm
MmJ9oFLfdi/HwLCZyeDqX6yP7KqUFDT3IpE3yKfmboLC3KPfSf5FgFjXjy3RYshJ4p9PcNlxniAg
FSM7XdYswtVaf4ZQWAWxVDf/wFNM9s1P0NwO2vXIN7dJHlWHsoR3NM9mVjwLxuUB4NW7XKHoB3LU
dJpJImELYdfcW/3T+mbOM7mrZyb21yLU2gMFjlL72wHasqtsLBI5JUVFwysojUMj6jml0AZXSZTF
/QqOJbrm0rFfWWx8CtjV+rw57N+PR+e08nDHwuvKEhxEn708SJ5wvk4p4NNx1SCf4sGwrMJj/+17
g68PpNgOPTZmsup8/j1K5H8nUvOzrb7YEH3YlOMv851bpKxEAYMkRIRgLuzLPj1qL+8nsrHteptO
XTiQLXfYPxVXNeGHVLFLA4dI0ehGLYD5/ypzagxwfey9BiSZfRDzuoiEVIo08FlgeG+qWHzkgU76
PkV/Q+9IwJUhLXaPfE2nOBIevzZ5lApt9WES5KWIbiITCXk2dKO6E7XS52VScY3Y+lp9bmUlh+0B
wSI6aAJyIeJ07W58L7t6etCiu0WCF3/IMVg3OLbDVUW+d3sZUg7lGUVTdnGH4uZ47O6BvwmrljB3
TexOCzFnuAUbkXHmLJ8Lk8pNTeYppgXljftlbBk3GnwfXkbub1mQx8fQTwS/zC/mEt5Yi6uOrYE1
0O3kpxYBeQotTuhgELPr9REtsLheyulsfiwRIQ3Aik7sHW6tJPLfJoNtpKWDCbdEcen+QWVCUE3q
WobAej/NCgeAKqvpM090l0nXm7WcVuX1P7RA32GNzw+fuoaqgwCktCSttmHUUBx8hGSbM792FJFb
LzM3YCSzKUf8ioUURMhKqE8xAvgF7aKCUxDmNlJ0uN8kj/n4aelfJu5i6TnLa+uVd010zWz/fojz
YLUjPG/ZabdT01UtKCYDPTPwNYNikwZXn93QevEIdcZZMx/G6CnBFoYKyBmvhbuqbc9sGrcYFbV5
zcCfRNeLVgdIO/TBvPgHmcTyZ5YwBFkue5WDqovEvdY/8A2h51MR+fBgD834aFRJRdgcWggmVVQc
yopAF1aKzhrh+3ev56/jSb0fiv1tL2ImPfWYDCLRQA5tqLxI9tVBcxxWDsWXzNMj0hwqGWafa1Eo
XlxWuIRbW2kX+OgRpb2F2YEm7p/68TdWH6gEMLf2pumo80bGlWrAH6IwZHZrIl/dl+xNWBR/wOwD
1E5LVCLp0lDiPUNhrAalTDd7m/DMcrqHnqoJ/Iwf5QunKkt3SkrAslaRE9YFxwMvtWgLaZ5y6foX
y1kqNA2Dwz185hmTDcZ/iUu9mPJ+pgmT3U77eYyc1Nzyt9hljdJ8WuX/EjVBqAmofl2cEe3r89zl
GQdgd68J9psVn6Wp5wPH94mNp+KysBKNZmzUq66Qhci+Gxf8i+utfB1db8lievntj6DDiq6nHz+n
lPf0+crba3CKf7m6SB0WLogZhKEwZsLtO5cKXY1XSlrnRIM9+gNTuuWspOzgxhYMxmpK67Ob3QdQ
0Anblj/Sxd/4zsKA5qbriMPPQ7nA9n9jeXnmwtqd8lDBosFEmpokDCfFu3c4+voAtqczsFMiBMJy
mCJO6C4tsJNFa7b6NRWtiIk23IE2VD/GMbEPEj2D8uG+2NTXJtJi1UCNFWD69h7HQTwc8Cvt3e+M
rRiL3ygJaHRYsKrJQRbv/SFd4Vf6BFznuupVF43XGXxfdnApTj79n2OLhCBurWvupt/dV7pm0by+
5NUH35v0boZokgnh/DLgqkeL+N/gtIFc/eR1GVwAONdLfcyHOlFdymBayKkmUO2tsegX8uqvJOXp
A5TaI2CpyJ5Yws+FXEREbf4QhSR7N1xXIRCrb3+SWUdIGaxAyWY4iMbNRpgGoYItG5VCtXcdY02F
GB4uUHAw1t36usrn5a2bCABLKG1bLJZnc+XaHw3YNaf11thA8JUIniWBcTD3mZTI228e4yl0ACRj
l65dZiL4NnDvi6sD8s0679DoKC5yU1cKg63ZPDh8AyjJ05WfAPKVvGTLZ0KES/AvOEY6Ke+XxRH9
uv4raldWg1FJuLO3hUUUe6eCSwXF6ZNVeSKgeVYjARbWUQHT86+0TkY4721hdpK0t2J+tcYeZP37
pOvwxhXF6U8QWAC110ozdrpFKIF0NNykWmxpneeU80ZJHSmWjfX8ZafGliSlCDmDdr/VBtSHeK5H
IPcFyG/X+RryUViUSo0e1TpfVrZIGn+TPkuGFkgzhrW/E9I+aZC4yZ+8/7IZWVg6hVrIRhEb89un
AIZuUBJ/UfWjEZk9fJBiYEyI1Y/zbhu0sDhzRPvtePSVcagqwko8ZZxEVRhYJD/ICsTHAQTPYYQG
rAzwEZznXvtAPy6SKjnuVqeg9DNVOd9TUELtk1OuRyvo6f74j21YoqQJ1MZj+btcbRMneRWRQFES
icx5YaTXhuIPXCAqnSRyNSM+KqP4qgi/7mn+dHVjb8CR3lEeHbIOS3AW9AXrUNxZC1rhOQLMOPfb
cUhQrJvbbXpXpQ5v5uOBA6kakY/7EsAsjnIHcaztggMwzhTqjbttsVEpNTGn5XVngJLp4iNJXhXc
v1xqnWhX2BIYZ2r8Jpjq6BD1/eCII7+XXO0cLufFoefDocDzgAL8tgOzgFtv6zHYtcJIS0oYEKBH
cjyIdpY0bknHIlM354cHVFTalqhNAH36vhjvoZOpD0CAueAs5Qlgv8ClbGaETZ/M9XSE9p9MbqT1
CPf0jam06MTs/fYVhwUCOu+VmUiMctV2Vwq7hZ5ZgDNrvDkllT9SafoyJdqh9xYXnnnXDno27q1U
tHikAjVBszSV12Ubu8iY3zSSk+l7+bGIMAz/aHoni1YGSj1OqWcBjDN/Mx19Z+yLTkjEx3i+CAsu
ITWkR4N3W9NWFUIuWbwOzm2PT0nPJ4I+C4URD67Pi+J3bEc3SbiofnZXGrQnjpplGOk4/s7EEwl5
jA+fuMSdNmXXHXKmSizvOUH/ilCFj+sLC+SHyEbX41bi808oOfuDmIq8vQdZ6vGBGH7kWCSfoi4g
47Yply37lwYeMmA/bT/ZD6biT0uVULEkW7f4gkupfx6mlIg7gorLVhcn8fQG4P7RdwLXE19JxEw0
wKZmVKko26o/7TQse9/55fSzMHLHbcr+p3l+Z7Cmthl6Z89uUC7oh5fLaNT/AV2YtBc1pqwI+XfI
mUGFwvxtdGpkCENi2OLkJeiNYxBXnJeFfOEJIoHyHe+J2whUVOK7l10fiL4HmXVfa89zizqIeh09
7VWB05mcvZJf9lsR1TJv44otxyj64UFavDMu829kZIolqtTf9WQrDm53Y6d8lX+bYfpoI3zf3SjS
QR6wFiAnMhVRw1HRwrysqUoLXJRfX8gsTs0WU4j1bDgolwBKJFpZY/DZLtWaWq2+LLslRlZdHIeS
W0ViY4GlUz6EXEkgIQI8/ost45vcCQ3DnEhs499pmpwXa62xZ8VVyYRJRc0qp6zmufz6ezobMger
Y2Gacoo/nPGS1aS9uvWU+KYFF/WeRg/UHUQJuWTCNs33JmTwU5K+SsZQtcWrBSP8Off1I2MmsQtT
hkt4idrWcAXk/et1utOo0g7LF0SwGex8maiWV8DufM/8zVV8qibicxRM0AyYLG3d5FgNsWxbdgnT
t24GxAojnNqyOOJ+/5NkpC6xnWOlysmKztT5CY2bVuyimpUjfatt+dkFMebOI8FDwjK6AM/gxlCQ
8JUeJN2MnvMVjf4s3HVtfwK4jXyaHDHFlOGFcZHJWeNx2v/ZYZooCqe0bYxjWw9EL9RJhOQvh+x2
s5MXoKLIIMnPwIS6duyvTBX+PRtksQljrRq594aC3W98dxNW1XG8N+IPxasihL2i90ms2UREpQjE
mV5+ZHg+ft5oJ3KlpIY8jiMB7uwWgpZ31yXxDp90l5wv2LupDHl+uOkwopI0R2MbcYlTduAacrAq
QYGKzLRcwa3nZB7jrAx8fCKawyvQ0MagFsO72o8Q3E0KuJ5jCH05yaiRmIoyJiJzCZPlWyis2XEr
5WhZJKpnylDvUIkVWXg4LKJqn8KYiT4nEjuH2Jac1HP3oQ6T8W1jnQ6RM71NvjMobbKbynhS+Pkk
BVFokclJtaiE+33R7cR7RkUrFE1F6kEt4jGHeQb156SSHjK2dq3gE6giwELnrQgYmxMLp0rdL4u/
4LbUco4rAJO9CdxhOWh9NHPB023ijsXMA+qkpzgWZqpxfh+uMAIMaVYWu5RfPQAPd2ccoJRFq3Jk
NNZ1nSZEvMtAR+XAxDVZ/rx+VOm/sDnX9lRu8Q/SEH5JGgq2uX9xWAqlDi2ZglUw/p4C++4qh+Oz
+M/ko9+cPnwBn687MGUmZPwMp7DV6hrHemuh7aA1LuLvs6d3o/U375W6RNGPDjmetsWtdXxO/eCU
099vzE9aTlGN2hnUxx5iKJuZr2LtZv5hWDgbaSofN0+FcOjnuO4d3ajGvOV3ZT6cfTuNVA3o8Ujt
s0IMJNodbwqXFXZfDRfkPLW/nmlptKPSIWqDjOP3lrfM2zNNLK4quhz3E4O8VCSYv6NRO4vMGB/1
72hG8/Vv5Ci8gmk2A0qKGNvvTa0g80qGEb1wpkexd+jlx5YYzL98Y+2Xy6YDAHq4wGq/BCJpv2Ep
EhfZmwZwfYhMqnBnepYRYuah0qU8hH4EQCle46GYxBnxzDjPfOg51awVgsMP/pqufyhLThrqg+cv
vpl+oXDx/HJDl8+QIBHj2BVVggZN5mjscoAiBFe75JFzuAQX2NARcc+7AdP1VpNoBulbx2ng/pwg
cuXmAvcR1CNwy6KdGXBGZDMnWwzpkQZyeWNrApDD64lmbdabuhAt877P7pG59cX9Ixr7F3DAp7XE
mGTox+y28BEh/boeaOyLKfKnY6TjGhgri02kLCo7FpPpHipgMd71idJgllvDTVTBZFolIl2Rtr9y
Cev+T/dXTM7QDhnNjHtW5BynR7mgtX+wdW7zCkrVf7ekxQucGbD+Zsg5/WA0DnhI0oUHqGy5kt/g
hbLeQ4baFTEKqJtH1h3Yddct3/OgdbBRRxt/sxrkwa9SSsoumSqOTdU+YolnyV2/FEuUYPidJu2d
iqn4nal7pyOMhC9vIvXiMmE/K8JoFcC+HCzkcB7JJugyESVGk4SueIDid1A2m8ekkVkueAlbSSU6
hqCsaCr0pVatNzRzuxepFlpkpnGWmMLPnEGak1ntULWA1e/HtOBOkncuHZI7Cpy2FxS+iZqhbp4g
cUZwZD9Dtzy0iKT7WlKdeaPF9HJflB3mItgC/9ndpLCuObhKCiRDx/nAdcxt/Cm+bc1Ir0M8WNnT
7XvBXDCnAv25hmxxpgcDft23GtvQfQjlAmwSAg82rxWbukPk5KTdsHlOXR0YiBWe57t8shG3HskC
ud45brTnLiVq1aAgo6JSsCDKIm1hfG9BHpY5msgeQsHKZ1Lv87lKErz77+djx9SGs1dYwUw3mL4F
iDb5oPI/+X+XbW+hyqXpbyak9wiKqc1ZzkymnMRRSKdFPnw7eWOJ7657TfKdiiy0XAwnM7nceoYi
UrVNNTrtga+Al6Iang/igRFkpvY5hhjQ3jpdzWr/KAjVTCia+RInaocHp/sLS80qZYmtL9/BiPr9
jslcvSxqnd6BuVsiocUtYPRBNJg3E7q254e/0XbEHboquPBepP9jH2jI4dH91wgwsWgkwKl4TtpB
IRfwu5yrPM08DznsF8BBA6G5Y5Qmfp/GYv0HvFC934T22x64KKMIHIFZ1twMw1WoE/7gHG+4ENFf
Et2YLoisjxaSW7ok9t5GKqypoRajAvpWsZXKyk48XmcXnfVaxVjt0fTA6L43vCilrbX/1Ao+VPz8
IiPqsZ9SKPz6mnxdVnbrexT8tooUClbBBtk5otfQOBwQ1gJfpR8FQix+HgcmFwIm0lL0v9VMD13d
Zpe+cWK435Sc06Fsxhy3lqfoix5QJZjf3rOgeZz58JoDtVX+X9TI05idQluQS5NgCRgoHa9Ucdo5
VQlZFKr4ZjmtlXDZfwxZXBBHmbJrCX+FHfxkxZ5x/FuelPWEK72D447kmXYqJot2RYTKAIoKApE2
mi+/KRcBS+5APEf99PtoAvSmtxc2DyuiprgXVF/sHisLVj2e4P7U+GyFIR25w6KFDCkHvhSEu+4k
8BHFyxEQmXqkBhqD2Mj4+lgj2QQYZHPzEWDT8vtg5NGrsRlwiwc+/2GiMp09NhP4souloU7U6EbR
cF31yesYapNKt9CJ7vgaecUR4AlNb6dYL6d5mhCRvAqnL7g2u0Kl3v2q4ghP/or/HOlODhADniDR
D/uiceNr9yzKRmaOZExIXrsdR/zpuCrbUJcis1AQDKBYASM0poqI7zvBS3TW1FavRGgpx3b9KQsg
lLjUOrHT+LH2/c23qfoeelBJJqeHjfHuENaxkDby7ZQLFKnbR0fjp4ULd0cIU8Hkw4Ul3VRn1Ar4
RDcsxqxLaNQSBCp2bbqW1E5wixzqCDQc7B2zasuhKVJtgUqyh3HEQ5lQBmHep0Se3LHdSu0qvbtD
xKPMWjhIPES0qYwJVvwBerKpPiNib/OxCC6G5lmQCpGpd6+ebMQbJgiBAnobf3Hu2Emwu7BOBVzp
N+irlxCrvkUEpDzAMMX0KgN8ThUxlicdBtGcFP9MFFuotAJe/wPLSna5/E5FEYNhg7XblqYMAu+C
X9exVnsvtTzGc1UBPo1OVOha74wP70fNqGnbiF06V0st1bmVmfrTIac6/F04tWkXq2qIsKFJiqCg
NPRTAqZOUrILY3Zo6c7p8k1fDvP1VpwvmFnr3u05LrDlw55HpfqNkMP8RzRud112JTZbCwfbXJMj
BV2Ml4wOP5P3z2c/TJZREysCygRWqoNGr0Q3IH/VVww1RjFx/pSaXUlnOHQQb/RpqtsV4M7ebAjS
BKJVmjuwbgcGfMSPt2pFOtlbgYIp3K8Ab7TtgoRbcpQniuLXBQ9Ynm8/tjYQNd4uq4EwEUAshjtM
TBVAW3eKA7wpu9V89zZjIEF937AE34/dZ9QZcs8dGtc7dW3uJWIb6OnZ3rkQlI/ndMiRpTPCGTZh
hn7Dm7c/tqV+IUtgstsaDewFIr4AIei3HwCYB37TX7zvVx90gUID/IUCvRaSPUXXPu0/QA+h1kKL
IzK7A8gUWQQqr7evcRavqCEsUHiOqWgp+pYZ8zhwxnUOpxCb5PXsR6XuoCdAPP6F3Byj9vZmF/w2
LtGpYiZnGq/hw45q531YrVaXM1SEYuKqTt+Zpnj5wElOe3RCafGW+4gY+Su5zB/C0czYasOpAXQZ
8xRhXN6ZEacimsdWJAQFJF0JR4rjiJmue4Dc3w6SA4VRAQzwHDO/oTogX5B820b/EAO9nFH1bHVx
7va9u/Ts0wqKcehFS6jcCRfW8xdwYCSaQxrqQGh9ntBFcX61Xy9hrpEHRcblx3N7Xo1nVhqi8Qwb
QZqRAKMFGSDVeMWPANlESJXihFASo4ZAQmSlJHPGbCXhLA5tNIfNAqKDPxn+cb+hzNFW3Zs1ZZrW
HQ1lgK19hKWLPj4Atys6gl4avdcn7pII0W3NwFDs9rK1+g1qUDmGK55BNUmU7QHHPTLVV4f9VA7r
23/hbiatkpv3M0G6/WgwQeczyERdx9XDsRmSkGQBjF/3SSQc9sUgDc8TgNjksqpgx+8Z/xoEbV1H
Ox6XkoN9ISdJmM7a3n3EIVN0EYS2XenYhIDFkClcM6ng+7WwK4pAmQUcABVlKDbh1E2axnJO5AI2
9Eo7cO7/C8P/4FSYvNTrlRMennKO1DZGW4LKAtN/eqagPKzDDgCoUU/8wLL/F5TpyVV3uJj8TgXy
D3Gl+5m3a9TGN1LKoHXmey0Kud5GJi47URdPx6h4nYuw5dZoQik3tkDGZSg+sOyL7nZqOPVkpIFD
ZMInKvM9GpCzJhZ4e/bZCswB9gQd4zbz2Mjf/kJE9oxDZV2NgsiMuJDm/fr53SQaSUvdtlEt0aos
ShTWbxlEFOsrzHaplhCAFUjefH7kMdLFzPAU5IpIA+OxGVgdz8lsysjsDPJEaJ1kOQWwtFnAq2zz
t+1WyJsqnUAhIBQxOZNX8b+EgvPBYbm/hSUS1Eah8RklfmBX6InOQRADNDhFK0TdNgL2NWlm/3Sq
wBYlBhaXd41HGd3rqubWlZrfwfzqeadA/udmfiDv2rr64dL+c5tTSzYhW3shrxTW65S6RbpHa1ft
v8iTEposBFXFlO8Hm1wTNNCpDkpNlUclylm5fWdwWXkYNo0A8jvA2b9Lc6+sIu/TZfPJjS1S/11N
TmT4oXmgmfT24ZVYZmppIcoYBC33vejfDJOJ6rfSv8AzZ/GnZIrHzyDhwcfhYpXVrAKQJgh5HHzV
iWUQh6c+0iaJax06DBtIbdJjgJU3XwmLmwsRth3A1S6ijPumulNzLX8ywZht2K0ks/yCECewEveu
nUbS8clzmZy0L1gurzj0MusIBqWC613phuhDApq/jDVLqsSEhE0H9cE9sHfBVajGRswin3ulemIo
BlrzYAmwNf4Ky9PF4vhCQ/W7UlD3DRtOgl5cB2XvL+WjIaVAXvEaXs8OeFFTZDwtk+Ee4VY49LiX
iU7Wn1Qgk2TQ8q9dmuZEUzjM7oI5HcLiRnpKawzR4PraicijWNETY5xwI2V9Ps+A+VgvFpfHjM2o
bKMveS5dsFtkukxHy9FTSrx9mrVbixQFPakQO/ouSaRSiQZeX/KNyMwCCEnE1eo+bF/1jVS1E3Li
alkyypG1Y3hbF+3ABEVaB11Ai31rUIOAfljkM+oAQ9hqeB7QmJD/kLpnIBup6PG9pCh6sH2+o1/e
UaGteaILwhlY3prm+KGIyB8NEvgvrUNBk1zqpVS8TXQbkhpS9Q7zwi+PpDb5sHWrLh63kUNcfWKL
xWFkKnH3dX7l+cwVhMhBdlcboFSKCZDHLyKKvUTHX77AeOrk4rloeOksU57anO1iw1NssNRPyIsV
pcmcJOB08py6A0LzGR/ex+TAyBUBXax74GD7Q5O6UFZnbZMHQ7GjyYyZDcQ54Xw/sjKP/MyzG1xc
fxFJN7GXsXmfOz87a25xul+Rr/YSod/M2gZV+Psm1K+JUIs4marQh0ctwyAZ50DsvdT3+Rn4lVsX
IQZgMW3NR3uVJgc/kvsnXMmQeQdIaBI+ZOZnBVgHpJzodW8gxYFrbDWHefr3gN4GQAB13TfLrey9
Btzszq9takDb3lw7hqtH0tgts6B3CatdOqHdd9WdfY06wGf5TxyfbuAZLiO4urUzZLTpd1CVRXEY
fnFDQG3vfodWSxJw7D8nksUHqKbOmJCAdqNQcpiUGoy5AfKjpkoSC7x4T5iZZBaL0BzapgpP+70Z
3hfajXtY8/5UVFXpB3Gd7IMcavikIIDClXyiJ4IhNVszbK6q+VufPqQ7Erld17BxjyjnH25gEDe0
QXG284+6yNa6poUw8WNv+FOCuytnGX9I1G/DP6buEeCQV5zj8yPqA08pRcYlDHvjrzJKy2F+Zr/1
44TqD8m7dLA5M6AoLyZYGlSWEqW9Dsh2SVmrceeoGFqDHeOj2nKrusk72NzJZvMTu1mY4jGvBElw
4C5/3Xo5gzscPEKNVtxdc1l0wjuNl9b3oNbvzqq/Ckz35NVf6Ten0ocwcjjPdnwQUgd5Yc0lMCqW
Qd9Iixur7wEibL1o9jzoHRaWqyNOTAYB7DJjVapOqdh0goRVApbu585WUMcXlSDAZwZBHrCx1EFF
P2fHTIVNBhIiVPlXC86LpEnYao82DJnuNbpsGHljhEYKfC3sbyzH4D+SmcbO2Z/MU5yu929Nia83
Lh/OUhUn2fJVz1oZWQ/XhY3HOTGeCJc33xzUwVWaF1eS8xxpzwgUuD62lOfv0UBrH/PK7RxerdPA
tzbosqQlGGdGYb4WatfxIAECv+HIM8MsPx+MNkHEvk3zDAOTgJTDPo9ekTFGWMDZR0cV2Wqk3vlw
tfHExzvwW6NS+KL5E3so2FS524gsQpuIv6qqfKsCQacDGqDFqXWfO21UXYBffl8gvoTl6k5M66vE
fizFDx8un2XL47tcngFxuTdY2U+s3ZI6G0jlrzO9ZKmIrJk9wfODlXAvRvjnj4qSBxjoXYHABDIS
LUz6RTzd1FZF9ycDIdqv7c5mSNnan9t2zgii6wO7N4eR62CbLGBBLk9G7XZmViMM58xm0m6+vfLb
lnxR4WEGSkHp83N3Y+AXqsQdF5DU2nuOo/yP7ctAyqRQ3XNbHQpDsLJGbWUa3KNMjZx+H3JYqa5H
hHm7SJt4VQC9zL/cAZJ44uX4jiHB5uOvo81QmaiINtLaOG9P6d5jR+HHLodBPtCXBvtkE6ipgXHl
6WGTipOf6x75Mj5dtUvYP7T9kZ0VG8bwwflb3lcxjNa1W1j1cTdtjebxfZqazksGzc2GR+SVuVrz
pfvtSNrDubY9s3d6ybv8uDqcZc4B6pD0UE+Uz7VGJ2nNTxnIgXy51edo1k2ozuy1B9ZHmnQyLYq9
QauY/waWgJ5Ky2PghZ5dvFoVkU8VJjgi0RWxSjXMPTINGBH2h6ucBILVTca0NfV17w/+8f1Ej4T3
qB0iRgbjG7ecQXqBt5scIWpWlIQsz1yocXDhJ2Cyigpi7YL02LMNt0hb3AW8u/CfFzy0nWszNnZP
+2Sn0r5sSP7QQa7DeGjexyjUYlya+wmPwzopYoTq7YA5PtUwQWgppcqQc1xrFWeb59Y987iCk/Ec
Sy6pCf90clFVZeKbglqtDJXdNfgiZmi0c1QXKG3x3nXeAwj9ix58/h1aLGdefIupJUdaAqlDY8bK
Ipw5RRRXUYc/DPdZzM2RM6TxcIFN7TyZwby47GUSYduiKf6GZG9h51SpRxLHlm8TL9drkyrBls3x
E/JLHgGpGgR++wjRpxlQVpDUxf75q6H87jXZoBI5AtIsIY8CH+O1Ty3j3zDdff04ZawyZNK1st9S
ixEFSVspdYVpFEtLPQ0vcZq6CQndMF4CC6Oy/7OdbdUd9pPPjpZd3mqJTYPvyEkQ3VwSXuBq+ZGc
6dUf0Mz2ie00UtaGfDV7PodSHxP2+a0GMvytjL2II/7BvlnJeJem5fnLDSMyr+pe+51xSKSi1A2D
8LhJpaQ3d7LcifbT7CE4WcaCG483wvDte8HmCOApw3jdRnTKgkL1mVr1v5Fcabj89wDotEdQjihj
NOS3a1+MhkUhZjHOeVHDPTMNDQgpdreIiBIXm0/eZUWAxhplyoZGt+ki80viHqHOwnqCmTBnfHzS
5dV1oiQh2tmeojnRGxOY4E47mWciV0WAa4MFpGkLDobE2kzYVess/cyMF59TPIILv3kL+iPLZhgP
adFU+m7M2gCuIUjPKyc/Lb8BdIwTnxIMGhG2G7k1NBsi++dNDSi6guj5o50IKqKv1d+WG4Uow4t0
nn/e0g5lOzHhs3oSu7PYU8HJu81Zr0Hmk53Wszut1iOxtSMeZYZggfPuGTF7HCmP/2ue9K6ESqqf
iW204TaEoS2cily2XG402GDvTkVmvy3RiKWAuw6JyXtTnkaRvbh8qav3QPz1u+3307qJQLenWHR3
RejuWkOdx1cbKDqe1wwt4oR3u/XAMjypEC3bv2cgvKXgPMhVIUc/KLZqQ3N4eLjCAa4JjC4yMprt
i4x0wmisG9JBz9WyELeHo8H+5Lsp0OpuqcsghvWYs1joIotkn7bS2Y2Hie/fprXVRp/WmxKPDnkT
BY2mMTjcxIxSeLWVYjEQhOqRRBg9UHP6ZF3BXgxyuR4FWwYfDjkHbkb5aZVxOvPH+HhN3u08NzHG
3Nq8cWEQ2FKVO6hF22k/YgLw2fkwTp6bDbKXmcUUxIgALGN/GfD5TuMb1Of8MNIUm2X14/n3jtVu
hRAahW7atz4qOYQ1z3WAR/byL6oW7IqlxGpx4dBiNB4MGy5MWE+x+JwzBP8XniiPpPIJ6dkt5jo2
IAJXoRXo7TflhDFol4UoxjKx114fGie58+zjR5/SnyXNcX068KbPVTtYUPSaS+//APjXBs2l2n3o
0GshhkrwsvDT7C995U64xV8rF1nAJaHwq44tj1a2x2xApx08GP0UQzTY9Nik8i+TIR+yxxA2M+ma
C4z2BB78zOdV54+CSjboPp8kEfTZjbSj1xpnHKpC5kcTsEYgBiFqUn31BLlpNil+iOOww4BYk3Rm
heZ8QRKcvI382OjXOHgWrt54sV6oyMPOYTo9C3xhZ+WiJWHANC93r2yuxq6OjTrXK/+/SosZI/qO
IhLMF7G1guBZq0JxOWwEZRV8AhmOrPE7k2tw6l5hWAh3r25COOv1kF1Aueyrp59gl96BvoBPR1f0
k+nXiVvL4O82doOtBMED1WnYrdJ+nUU2n3hep0DNQzDAl/A261cSge3SFogH3PPCvhoKi6wRKxOg
a9T/cNwhlj8Vb3tl9K4mBNQNCWMC2OguX0xZmo1X8JKnjA+GQLvZB1cWxDbvq9H0aafbhX1/5V6y
hfF5RiNy3en7G20DWHrKdHUnhncPEa50vxUPiKJTSb3P+pmZ3OBhSDy7whKKfa/KFRcSQtJ7cysp
tXccGhVKqECgb8OLBxyUlzK7BjxFXmzlRAkUDzAkCxcSVRr1ouOQmfE40i8VravUWPucq2oC44RK
2qNIQ1a7unA3iUOXHFQ3oJTBSsQP93UqNPhf5v2cYDS8zsoxAm9fuI4ZecjaBomLndWPZDQ/F1t9
yKnsPnaN31d2HIIgDeJujrpz+qnolitkbf8jUXdYKIyllj/NVFMUfFN+2+fpWl2k/mOv9IgeAu+J
yG7VdApzeOBmLN9+zNDzqWcOfv3HtMEzbhY1yqA6lVi0UF0NR283HsygJCY98fShPqnCsKlJ1i0M
enQNQa6J22k67PavZtUq1JJP32ahC631Da0uxu510+0/V+prC3bmlBjty110aa5ELGTZeAIQ8fBf
nhgeQ7roB7VPg3DwFd3HDA1Ozg1p2meLkD8rgILLEbOyl05mPdO5obTYvKp/gQB1a53fRA2+l8wT
HvthRA6xdcAMcgplh1SBGzKg1hdS3Hfa9UwdBNK4RRHGbdXJm2EUqMWyeGfZGe9JPOg4fPK16v2O
p5YlfAi/rl6jjYxF6mJzz2kloKwkUSSxu7kcrL+XaeL2zJhtc+tqubd+y1xPDs2py3hMjNcDFfct
IPagPhIKyLNP0zz+S3SP2KRs/KfCFNzAK89qh24xr1MY9yJXyPrsryH3M5hQUtII/v2Xnkj3MQQT
mLII4jBcpLauJhZ8Zh6WkHHSme8wbCDmbH9ll8J2d12zDA6WkAGIbcGhLhKkXRnTNSSr3N0S4YmZ
wJLd0sR6pGlVCMmUwNwWvW+l9CGYqMmBfZzXWEqpYAd8sKO+Ln6XAw66G4BAVSZWDCVTcpk0YELB
BxrbY8Zx7agABY4+ZIfTm4fLSEHm4kzfs/RNjFOzfv299bRtL7JH5ZvVDJhpA3J/y8eEA6bYesIE
A62m47dGdW8euNOs6lJol4Ru5R9bt3fwoCj/Gh8ZdI0SCS5er5gpZDnvnxGx2MdXffvZbizsjJRd
PKTxT4gAPJFydc8FLNpOKIknBxsB/TiTEQ9NRsmF8A8Yz9+MIKnQSX/m124gM7Bt75uNKKE42egP
GdFAMYd/6fUHjMsA/WmeduTov+m1SfJg9mJrp5KRLRmOLG+YcKFAYiAtW0P8mIAR2rfM8zSINPVZ
BYlxq0AJNxjNBQl3jrJzPpbEqEjb168WcI0VoUKe24P1MUqtFdsPT8kHPHdhikzK9e7U5azpVmJq
alZ89QSh/wel0MAMkbhVHGn6oN89zuquD3Xg+ABFx1w8sscjmqznobWRTSo4m8s5QA8hk4wPeGSu
5FV8QDVQ7Rn+5F+cY7X2r5BLrpyJi/U1OtIq+lPDWeO0q1qSz6Eq2PT7a2nN5e1etd3PlGuZpZ+X
WQ/JXh9k7MSxxnKgKMu3FSM5CeZ/Ogj51Obs7rWaj50qputg+V+KEF89Bcp2kFjfZsut85Ql4i7b
IGuFNLak2hsHrNxXhAOdbDCemEjNGzBKO/6rCTHWE+b7kVGzsWr2qDBUDtDoniGrgHu8Z9b4hfUi
42TxguEqCFt+CGf9nWxsSQfsObmJpd0B0nvfsWJJ948F0uc+2Bba4XY1IRMT8KDtPCGJEO/wPfK2
dSra7bOur5EXTV2mWTjjxvBtG2374Hy2D5ogyzT87tDgb8cvAVHD3V2h2i1GFIVcagYFCmIUxruR
+ZjhKYceFYHaokGKGFJ4pSPRrgcW8d/42tqoSiqLLWs+Mx5YmPr3MWXLjFG+nM9s3zdRH+kq1uOY
MUEecc/X/r408MjPgA/2GSK4fd33mNrNNCnqfgrKiJV4pPN412OmYMm4gk2ihYGdahvP1ueb9P1c
Vw2TtscX1JB8+haX0+pEV73MtozjJsCnu/8aMzKjocqqh6u8t1A5UN85+g+fsL19UpWq/6OMNqO3
jxieWUg+C6ONViMVAyfNMX3Xtcpy9NjX9FD3NMMC0t9OEM1QG88MU/+nqYAnTXEx1dP6LWjY+2pY
8HG+wwDMxztcQgIbIeHpWT4huxESllZ9FvS4UQCE3nsMYQ9LdECtXaiJe6W21HVuhY1ThTPj7J+j
Wlada7er0neyhSCNc/ddjEUT7ZgvAfl/keSbRip5y4TefSh3hubNFIZ28/IBhQlA0qPJ3C5CaL+1
J8bXLNOFagb3+IETGKNSUwF3JJHWhhG9WiZNYbiHwYp4/i5YwAPfnwK1Ui/RcBBYAi8Yz/BVw7fj
2baNAVMRlHZZfaQ60e2hIP/xIWF2klKf/+2r8DPhE/3Y6sMTTe2xi6Qplmm5WmNNUnDF8daU+TXi
g8MgAu0Nr422x2ZfphYJFVWnADTCmVBThYjaF90q5ZBXXFMMRmXHUCOEe3NuPl3W92YRPOd2xU7r
IIMz4LeJC1JSyRKFU3rRxiXy3874IvWGLLSlqberjj8WJa1AA5koZY4yovddfPWkyWPiWIM99T3v
bizKvfcet1Ze7AHZkc6KTEYJOrZFi/CRIDwVExYIoTLMnjTenAfG3qmzvSDiYC5VvpTD+iXmZjKh
s2x1Cv4YFpYflY301AMzi1ZPYeh3dBykyfkX4lsh3PZHVjkxn1VdjdZ8HRRgEBd/wxolkLG5uIu4
j96Az16ijggEgabZVWGMp8biRDjfxAS+t0a7IFiYPEAkEcBCAQf1rGL3Qp7icV8/iRtJgJsyV/Hp
Svwz1BX8bb9eYJO+m5uaBiSoJwwfwjb4weeXdrpM6j+p7OFlot+/dFARQOBt/mjpYGw84paPWlBT
bzws7n/sAc6RBSpug3vAYCD3PgvQPCgEtotZjKuRwjdV37LApzPBDcYvwg9Ww5wuiUYWIyLTpDgH
OpiQ/DnEVUwJ1ScGtzfhy8/Qi78DVRa2YRDqu95PpXsTm6hQIkX3J2H2AwMqRBGtti1Ak9CTy2pg
VaxVOX9lmrcd7qI/a7BNeZ1LqxjDJCMUGKvzNdVH0TtcexcAPXfPj5UsDUbGIUag+MxMnW6714de
1dohIuehU9AwRdmAcPKWxhzgX0GOYOEsJi3P3jys3YOuOiqEnfBROBKEKt7dhyl1E+kPtjvRra89
0sRlmNmZuc4gVCe47Rh4UKdsaBgsoS1GpkVhLsqHG0P+CScWTpo6I25+hXXZg8ePKRqJ2NWXhkbw
AHXuI0058LWLI6eqtkHunN95SUKiR1XSm1lpIEsRoAz0RD5cb3T8VO68PfqgW8IbAr4ooHDWFg5q
55NZVeMgk1RvteGf7UNsQYJaDPxCY+lh39p4iir6gcNSWG5LOt7WBOi1VBfpmDhZHs6Zmhx1iw3o
nHGAokYG5aeUYRFZqcD7suYEYYJmhy231RZI1+0cmanmHZZ3KphPTsnGyGZpFFerTRuTY38XPaP0
LOMZrH4HGal7OqG6fVAS5+hbmh+vxGGF3m2d5koZF0MAxMtHYLFK0F2Zfmui10i6hdCcA55/ZC2a
jwDGpBVX7loZLZUMImfl+Z7hyYnudhWOTSn2Zdm1IEuCZoGqg5Y1IlVnwKx2qQPHMYN7pO7/iuqS
rGuZ8eJLBEG5FzpkGRj62XWAIvKyR4bSgocikAqdYBEsSeS+vwiPFbjLiQ1PUzOfGEeN98lxJVzw
9r7uEp0j3esfP7ro3RHkISdm77g99D1VrBqaiesjzGHZZK3lNCNRfBD2IFcw5xwB5atRiyEFSLqN
ISZP1GXQeCslC6VPwrWc02ZlGx/90RAlcaLT2eXrRVAqdGhfOKeQueZEsx9Mv5kZDgUgVtzPCTez
MOUk5xlFuKpAjdW3GRwng3lZwofTmKPuEtWiQlHRsae1Ud+NrGFB+/2fYxD94/kCo1wl5/ZqC803
3lJ5ha0Q8yLH6Pd12qC/M9PcRORjlbM5YuK5UUeN5LgWyR+musvZ5nVJpvPwGY6ATQzQhz0uEHVH
0UbpiArlu8pf76j/4w5hVMbOWCeSKeibF/nPZDESX2XX77iun8mSzMEZoFLnlyEW9R4mQXpDLnA4
Qx16zSWzutRJHLxpI6BgBgioO7frDJI28pAEmneegzXdgkoSyEEso5DcWORpHbuaeLeHduVpJefj
IvOLSWuHjY/0qGasMltgW63NmwibGBxZ4zNaCcSChtcsgvcTtKVNyj0nom1MduoS4sx66dfv/KZH
cMsbQK0yljTPwQ7jLq6XazsC8nSMfjZASYUVJyv8KMgyxQ+BvFdlg5hS3UDpAH4t893L+RCLCVtp
X04imznrdbun9ZzAKGajKgs8tYcMWafzkAS18JYHBbhJvac1nNfrW2aQe0sAI7AW8aC8c9rkYO8p
jZhNph3jI3jus/rYd9SR1gKvKpi7cWRM4QfTuRuV0JBoQ9+gDcFIbloXwDx1DYVPm8tJpaytoR6p
D1DabFWN/+UP904C93NKBwUDLWPlsS/FMQvY/gzRwMxAY4m/8BihrkJEn2KK3dRji2BRF9Hm10fQ
GgXfaMoXCGeHgWL2pQWNN0qq1OwEccaAUsjNBhBM7Re5OcsHK8dvv4iww9Zq6JGHg0SouYNM/lNd
eehm+sFOplEaR8yRjAjcTT83T/C7e0z8UwbFL1jSMDdd25QhmUfHTIDcg/g/qOodkr89GthJga6l
RoGTAlhNeuVL5pGzI/hyREKf5EgMTdaIDsYjQFHnD+BEIwncNATgycmRudEac8FoYFFGos4WD/zt
JYaYAwwZthNASF0UeytLwwXjG4UMTD9Hvtz+lZaC0Ou9qKqDOPMWRmysyaOY6+aV1EYODk5g7D4G
eP4pMYdr20EyqaAVuyTL0w9jwj5ZAZRThweaAEnnnVP+A1uHVmajyt7tEc8rHHi3zFDxd7D1Wx++
SvE9YpGxRiVa7iRuU4yxwi1dQm2Z+QkGIKjjJW+hC3P5JpSgBYAwfSwTv9b+gGw1ZBBkEjA5M74a
hASeEoX9KkFEF37i5eUZV0jxK4/72tlHBZ/Mk+NZUZfPig/96/B9LzrgkBX8HJeVLa86K/6/tYjR
QnnZn61sRhKxtd/ntK9gxYOTsAEOPshNBHzPMGSV25jyTwodYtXKk1lfawIbjaJXJmmPxs/k0gcN
qz/85SJgrmDiWvL/GMU6mRN3GfkTwZklmLsAT4LUaBDZ2zFrbp21oozMM0ZkBru/DP7K7s/3JfWG
syT26bLUepZjlx+b+5D6PwL7Wxjkqd3z10Sm36Qoff7ibhSoCCavVGGit2Vky55tQeViKkOgLr9k
mzpdW9vVCKv9SeXGJsWqg1ITH6ZO2xRs8Po5WgQ8lVzpAIlKIYxFg5Lr2uXgLfqshZW7oQ35YAQW
WTNKLynqSIfsY3VVqpqWXCBzw3Vg5eF+9fTihFCfxmeS78h2Jvo54SiwTWaVpfTHKM0eeAZ6xjNf
OgSprr+SEYcPdX9Zk2F6uFtR7SoqYAitje1T0r7NMRqt9pxCMqVh9fXSYv696kNuR3HLoZ0qSMlt
0K6ZnrUomxVXhKa3Pa7GuM2Rj6HK8NSR7epqAxAdh85TYR9gLv/Sk6S3tvfq75Yy+YfD9a+JGWEC
3gfG4cXMqGLMkZdGxtFSn296MoxamePfEU5EsNwhuW9tVsF7+yhY/YUUo87gULmmUZ27+bj/jgM2
xSLCs1+GzMgQ5ogi5uswO41LVqw6Sm/Ztnz5/BQ+93oy9uYfnsGxnN6/r5tVptKls7hphVrsako4
Xf7tT3j1Qha2kHoPZo1IM6INM8UoQtYD46+tNcbTlJHGfs0xMkKzhDWFUGGqMibav4VP2+WngK5a
YAiS90nDqltlUulscxm42h/a0bxy8opOVgtdvmYymKqu74sEJuuWDRmKeAPOlvofvbH/qiLPltlu
LBmjzWu/j65ItReDN4gJp/ZW/AJiCDv3cNPvob8IDEJaDZ56ihwXC8JVo88LkvM7Y1Q51mwmffY3
au/WGtJ1NdZL4Fn5crWV0A5FCqOSXaFwVMtTDOIQ1mg5Sg0Q86GlN0sbIKo0F8I4Jqo30DwEkXMD
6wYix7g4Sfrt/PN18X7G+8wlESiDoOaOegyOYcFw+xLa+W8M92vEuGecOqZeDRrWQbGwKLNpCYaO
sVXHVAPx085YBFs4GPgSfmcGLsddO4ZKHSfVRfTwkKZOcZ5/PxxlNyYzrhCZ9FvUOaoQ8lDUYvKo
oRWJdXJSyh1LIsHx3ZJaGJqk/faGjr68tDUESwAHyINQuwOtFFvqXb60+88/y6PnR6OKj+jLh13e
EIlkPDJAaue3WqG/h6/ILGxcbJ/tU9K5vXCVTd46Mp0lNCebivOtR5CJYGWAsjUTKvbBeelhzliW
dz6YBbVKtpcYy4is3CihuhN9f8lt27ry8NAa9Ns/kWTE1BQk+aFn1E7vwOX4Jmo3Fw+zGuxNJeJd
cewK2HCKRxleyxfz8cptf9UkYImGgo9GyRiBTwQmeJ2yA3d+J6aiY6Z7+h5sN9qzK3YkkuEcYJch
YM6/Z3AnI5B6RetjCV+5uJhkDMPr+TXdhA39iib/7Ctr8kQj4QUEYkfb1xmwxMWKLXxT787OvELX
IiODkUlYNhnY/RHlbXkWzr6+ong/n81OPrTuwuGT5kkvTkQ9M/5ENfwbbB24GB6ozVwfUGMsykZP
RjAsnF94sBfthf8k1dSIUtvcbzwWG0/MKArCPqKbp3DYbkZxWeM4r1o3eeFcAuQhSeiboa8GCyUn
na0fFr9/SjgZ8SCIGsbcdbj64AsZcIAt47tGrd9blc0Oe28kFssjo4ANB4ULSIjHhRScZ4z6NLUN
+8ox2mamkt9f9RakV67cgc117J898J9ESxoiOLJ75s8dw0qqbpGGQBH251hFMV0Mhst3pyWdxGjX
pFNoJ79qrdaTBDBEsXRiEpdA74m2SXtGjFqBSjDjMDkc/LMYXw2OGtBgMISiqcS/gTXD0DMB16t2
tJfk2+0NhfYKNUDSM/XltIAE7Wmz6eHtAIQCR0qbOIsLvg/mK/iVZ/aURsQ66cmRkfKXVdvQh200
8+STh39wILDvYk7ObI039stbbWXWKGTjfwk2M8MPeD4JLg0lRsxj2BKEZyTzOqNVgKflCavX3/TB
JzZUaydeqqXQrnCWkicYqYrpaZOJ0k2RSBJhMYDOVaYzWZZKtGxmVAcvoNrQCLGmILXK5DfZQiBp
8qIvB21EwLE64RaAgEteMmxtCcOsSitLj4uZ9qpocWJTrrJZvI+evnKC+c2RitB8pLRZBkOLn6+v
qEveG881VhKHwRnQSJmUxqW33aLcd8vfghVFkuLNnB4TVDln5qaLZlxx184utTA2N5VTitWnggNE
1zQI5PjHqhSbtdfRsXDAN4MHo+N55IFjZ7jtvbX+oRlMhDQZnPMzNuHHKSFyd1rfsDga3NXNGhui
/TZN/JyTYPozEpbu/DuAnnI8JSRod3T6XJm/Eqm6+xSfVUteKCA7JbRR8eq/hJib7W8KynZPM1qH
TfVqRUn3F3crFPGrNxcnIT2DIwx+YEXXbFT01Zdr146l2SIVk9gDBwh5NE6xhB2mp7D914WSbka+
bjA8GCXlEJxVrzfZ8dmJJGTMHdH/SzLVblV138CJqEfyoJkTEEJ2fQ2yTnwe0uTVaQtmVmm4h6ZV
qrElFCLBt1cnobstFKkuBYWqIestyK5DLxujvFLTbQ9zoGfGcWXNaOykw18L076EzhscqqJzRQTQ
Q5EzbUjol5+G4V+HrQuMBH54Soqd9Mg47v/PZZwF9Nf1LreTSxdSPWb0j9UqGTAjbFpRAz6pNgZe
EgGR9tvijnmTj7uyrpORuMFdYPQ6wG1+rNwwA/knacEMrptKDggB2Tr+jM6LJ2k89A1FyEQBK4fU
S/f6HNSE+rlB/oeQ1Lr8R7Nyx5/guhYoKkFrhATrpK7fadu4YYGDA1USsQx4S4o9nR4ofF6pU57w
Rg/DOLyFZPk9ZVLJ5UHoXohKL17JbH3UZKTMhcPXbQ10Jc1zcUE6jQZKnGmJDAVAYgKK49OXdize
6X7RQzi85ENOsaZfwTAo97iNGwIDfUkyRlzPhoZvBIwPyVqdLODfuSX2w/IplNPLFl0IKk1OgYYQ
jyO+h8enGOIPG+w9nap/RROunVlMOHJds5ULUJRkP1iRVJeZwiIG25EK1LMCqleNr0P7TiBqVKdP
E2gkNSlMcnSmymWJ8QuLYZn1u4gSojc8vj/NuE4znLSn67ER/lKXVkZC+l+3m7c+LJd7H1yvQW8I
vBRlIYls9bebudO0OcSEag87ye66aPLB5gEcl78uwnW4cLWwHLqfwUhkm71QKTjbSUQn+UeEPD95
AYAZJtZoH7w/pqjd18B7lk6ldLdwPpL1gTneSplm4ZuQkyVSBq4mcqNWNhtQigjDrJfsBd7mxfaN
oRFcOPgUu3f3CKvHayFrlQi3GqoTBUE+I1sax4HORXJ8cIcumkmebTB1Vfq1KJ4AAjTCte/WiKaw
u1OvB3ljj9CWXbAHP0rGX5DsAm8y1P0Y3T1jTBvm9lyzH/3nNnrAgcZAt821YYMw0qzVbQ/Xr3SH
flOwf/LeXivPtQNedlnnT5DXrxFf76NlDdIrKmHI8T80FxeVFH748u2gxZ0O7ddm5Zke6hrBFhox
Gfl/qDPMuGfj4FVe1wxvPpJ8srVUzp9CQ2hXSmcrXjMmppT+QNJgMbS5LTGUXLxTVsprQ5ibJBGS
pQe1+Ca2FHP43hJWj9u7BnMaoit7s0mpFs+MsGRk7lmfW+iUxUi5yzZxKNfp2IUpkSAcIQdtwt9g
802yrgOsuxrmr1K8MAfpyIthBuQfDB19XZAzhxO2Mwo/JxmDMrwdU+GCN+67ag1TvtUqmKZpLAlr
hXKQ4vBLjb+wDJZsVKQYNPCrFA7s7CGn4eVmlPN+YhB6Q1cT50nRAl1d4JLPrTGe373mWi0gqCES
hTesWrTCq/A6vRhmGfMCqQkIgqD4KlPHTCNULxvoLN29bZJuIQ48BpT7/oP5/Jpmjwhyp/xwy2C0
kNi1BK3YyVz5hylrQUFIu4jY2I9UgNlA/MZ2NmrdsiOm0YWVCVXdn4Aym7fPPyJjBXWCgGN+jOK4
dsWKBqvxCFoc1mwPaDVIIHAwkcNsukRMZKMFdYgxu9XbJ0Iv5lFSuj1833bB993/M4EKC922qfvg
2gXZA+/4ecr3P00p1gokGEio4p+mcDyp3/Mkgwx+H4BKffAOwLbsWnnyKMhl+N3m1a2w4FQ0E7Xc
2Q00Pvtn6iqjWxZSVKWENEul7G8F9jgirJ9IZCTwhTCEU5k85azZaemn1TOiW6m8OJgVgPeiXq/1
pn/WknoefvKBMp7TMu3EEh1QbJoPmjYnUwvYI3KWzGrWjEL/IZ1/4HPKeIFWNL6jeplJjXXqr8L+
KWFIFA1odXD8KAupjzJhWSDcH+7WsZ43hkLe9bCKY+7NKeYx2PrBTpgu/rXPnFHGB03R34AGBe6+
kzPcOaApGeBzfidmDqzoBjWxVx8B0LNfYhAcSiKYJqu0z1vrdIsez+9KgOzg62lEaNaKxHc3XZ9G
XgpV9rt8Q5qSeGSpbydaXM5kPwpU2kBk3NLxtqbqsK8LXg1xj7eYzte/SFqWNMhdAjTCVBgtywTi
IDnd6mFF/R95c7Zs1pFbO+TSk4E3g8GmN4GQEGkk/gjk+t4t17X9x8n0ka1DYZ5MHonNpQNMQ1YY
cwa3DLA12bgd89xrpl9+ipYOdhfE8iXimotsC7PU+0XEkDh77ImUhvGtMjTkjHCZA+dvLJSihO02
8W71JbNo4ghwT55n/MobZZi5f3BNlAWU6w0wHl8t6091IQdPZJeC4iW1uoE3lDytFHC4Kc3vpabf
DDhWCwU+6hvobnmkOazPh1ebQdLeXY43To0nN4QS2paD1GBsc+nAiR8d+pjVf8R1KfSGCVNaSosO
Mpln6q2HSQaZATF5KxoUYm+0KBWHYIQ3v8+L5/RuINZdSqIAcNvlSxk2SMMmeto9xxTSl9DpQI53
GsF1tFDLTmteMSiDmi8C8/kZT4BqbhHz4uS6mjxxQsqPAzA/zH5XGy6e2JmxoQgYsLpAXnRRZtFb
bQ38D61hYh1hQPlCSEWDY76I14z5cVgkk4kPcN01YOD8xjUxTlYXDQ/Kcj9wDZS3tPiWT9eb9dQs
VaRHchAIoN4BKY4hmmX431nMdzP08Xm1M7z8/DroMUcnx8tMd1RvGWoTjJ5vbaNubW/kek/Ho4oE
QAkJsTEg8kjhfbLqLRHvNvsd7fSG1sVXC26bFsOU/ddbUt19eBsjyHY948TY1xqNrFGM9ILQlI4T
IdTSSv8lODpIXpX5xf/J1z3SMIGPJOEjewKZ3wb7ZVjQgMzIJwfz3wALJAYGYO0zu/jx9ojdiejr
8go+G2cKBllJC+xKFLp/xczVKGyum5fxB5bMhado64/aKE4XuMNEb5Uvxehr5kOCPFomu5q7DG1L
hNn1EQT0SBz6bl2YLLcbfLEXAvvyNKPxahJjRWA9Ju89VfVAW8up+3ASEl6utITVpyVLUak6WAjP
WcmXAS9Uex1RwvF7lmSQ7VgW5UUgLpjBIMWhVxHPyf1wGMYTZmrEumQ46nug0wN56eeKD3SUvljY
P5s2bi1VUyYe38FioUoQIUAMHkox5fR6581HJoRHCK1SqKfC6aOg3qtv/nt4mrG9KVABRcaMwD/w
4ecwu0NwvvvSOG4N4NwPjXNH2fZgFPImyIkBpcXIE1WkPYpmkKVmhE8nMREr2GmHqKOTSM1KFlOg
OjgK4AcfjYHEv+W9lDZHMvoCuWZrnnPfyXoI+3UGumj/gKixpP+kyIKNLMmiBtgSh9Gv7Y8TTQNj
c/PPOZVBWyaBWf5NWo2vcW3emECv1tcdBPsx/NI4jLkYW47cUFoH26CyWpYzH6Nev11CTUJfTOV6
1rbdFLRDvFb+8YMH25lcTPzf5nGumxnL0CtKAQrLSQ/frlCy2e5jNV7rPOmcwN1poEcIGjMxHc00
UljGV8wxLr6Tna2B3XXPcV0XcMOb/ZJ+DwzMGdYAsYz2uvSoL6Vld7pZZGJ1j5L/pBampdaKU+Lj
ptdWrbSjYavi6VeGpgX0muEOQS1mRy5MLgM8JpSWZoQExETrrmuyA/0V2yjnR9hq0noIiurVs0zm
Lamr0j3ufDJS6k7SPFX+xqbvEBKzT+XWgsbh3rY0NTOeatWRBrLiQMfm+VAI/H4Tg9bryokfnhJ6
6AMFzAHpnqBdfuqz4ELoqR9B9aHdmKMTg9sMFMIA2iLqUIQjNxmmZhRRXyulqqVUjiPjGiNZcNEu
9Y8CabGua5Atr+lxTR4Jw80c+SV6LldQlePssiv/eIeSR5Cvy7r4jROXtQoewSxReDWvPmYLfaRc
pA9JRnYk3WqSdNghzAI0drLbkFq9fbFCm43nv0jDK4ntGmnMxdaHvrFBJwMWsSbUzRG0i8V7iGKu
dv9v8CmbBk8GlhmlAX+WFE/zOtceTDnlopEQBkfgYlk/B+5+m3ijEG1zcX/74rrYm+fR5rbcGFCl
SECzf5u2FBxLL7yyBEziV1ve4z5cTLMe4kDafj4pRIYrgu3T2OtNYIrqi14TuhClmmuTZsfodupV
2ktJJzpmT8gV+qEBotvw8zogFnV7FCu/GkJuXann8DpLIDHhC0yKhqsY9rx2ehWuJJvcebqOKhz7
2c3kJknKXyqrKNOIMyGiP0h7RqVaMsgrcl5/4sNTE0xdO61oa5CWbJVTZ6gmRrJYC2biKMvUkuyl
lmBNvGD0SndzNSELB2tcB2OXpzbE3KL3DtRllgcvivFBy5J1ZNrXnhDMPoNzmVbmhlW9LM7ZDAN5
42vs8aF+UHQ2D4KhdOUGu2iogI4ScHp0Cj4djGh3qIDRULZMXP3HULzNAW27H6R8fFzv22DfK2B6
MH1Ygk/+izjKzz41wZ+Ud7IPYmUod8mWi2Jt+mcQtzxyaE5o4pgLJYgHEk3wM2Mb4q0w9/vFT1Sc
wLJoXrah25FcHwmxxoTzIv4rz3XPd4OeMad+eRD9CtPsyd2RLaccQn/bU8Twra9toG995cDUJqRv
rWsy7NL5v+kaycM+fl1vswQX7/1l2TOxaGtSx9at7yN4DWqdL0nacxCEIDU0/zU2oxvvhDNpwoeO
rc6yRPS0hEFUz/BVsZ0uX74+qhw7hgMI0L09JfgdPL9MG9fOITGYF0Kz6Jt4GuFwWZY1pREj6Iuq
DRnERP9cTLqocffbLGMGhgb6RnFtEGjSFi5rBVZ1bU1My6gyVaC/SMo5nyRzyAs4lom7Ugdwn0G2
5CwSDNK/Zy0O+ev50RKU51AIs8bVmbYoVmf1fR4XCEc1uaKuzSn1xQeTZcxHWybb4fNRr4OR40zj
98EaNbmY9KZ1lzH7/NN5t9IYCRd2valA/sPqjnNFo6iU2zmPyCfbRx1BX7mcqDxXrgy4awfy8vF1
Wy0sA5cpFT4m0QVyhNhrP0LWAbqfKZ4Ee+CoMqiE9H6jfgRHuGgDELQJEpebS/dV6Y2Huj5zO4Ul
iShHyKsOMnM8twhmC3blonvfy8y2zPnkRlSrRwWMjnjEmDmxdlcWCSR4K1ewqwjcVspqnf5ZrIz4
aWMYjcMa88OZf8OGG0HgbseLv4oAs+BCo4MhlhDtHlkRLbIjdXyrddOwPpcFb4uGa0AbQcIIilpy
xf8QoeEWSQDNIL4ObnTQUSCvSkoL95y1Bh8n70bgPNmw1mH/Y2GAmyegoNSAjAEz4idI4gLt3vpr
OCL7/yegzGDxIuZnnNKRBDdt3wwDmRRM/stjMHpWam17Tmm9e/v1eTocNCiAWzcbTzJy9ChWll4t
KDnnOBXiV2lbas1XEnVt0MMSq5Utw3bszdJkrNmWmsJzcKGpL+6/7X37lbBt9GES6VDT2SorYsjn
QWY/CNfHj+4rG7l0N/HvTdROdDCiBs3JaXoe3OF9geqO5owkAeBZakUSBndPxEWVv2Qabf2i3brO
OvIZ6TV3XwpuqKzyE8F7/5hDhYubbzx9jHu/LroAvR1MiwMP7Md4QRQqDYUcZLhCyC10Za6/+hHk
TyVi1waqPicehXhMyssRene4bi4fTYf6bkr2VUxFJmYLaiM0uRnOlavkubiSfZTZw4l1M8/ZiDEk
io/aLTDJAxD2F/KsCWw3N2hG3Flc1eQPuSwYbB61OlyJDAXgnHiSAmybU1xL3SqK1w9Wc1z0jEqa
5nbYTheuQzXdmoFNVfXprnC+20CdTjf7dE7ghr+dX3ad4AIJysDv+sELS3tmcCIuTGDbmRCXqF2Q
JEbruGmZ+BIm5LQNOL6yvdn+LlCkZaa/q4wo6yt/WCPWu6JOTswKbdpe+2zol3fswiK890WYexY1
KvCu8O7+729IdrWz14M78eCbvr5oeAKoM8QINxa1iAXvK9nFQcjCR0FnlWtIDA1zArMBkiBNGdXQ
QIDIKrp1e65ZiN0cf9MBqOm8Np74zaBrIAPEAnuMOBWF0HwWTvMJrTTLNTDgaNueOq+2HVXt8fMM
9424R0TZ925UcFbzeMD8c3SWAzoeQVkNKGb/Fxm61ZawnfNiSWVds/VTHyvDkrG1JZFpvqMKNsda
r3P0rEMMfDn3qSESLw6EX2P0bKjW9NRRkuSIU/rJLe7viPa+0lD9actb0oy2B7GXo92NKgNhBmWB
imI5fVsC0534h4sIdqiUE6l4J5S0HR7/ArAyTRM96sCc4178Q6MsCxDjw4au0S/1mF7p6FqzltL0
xEQpFXiDvZrzgqHUCZa01NL4eUzqBD1iVcBFwcGXpoiqIoU78/5Hd5xWVuZBufVZ0ojiWRf6NOuF
/48qH6qPE/owPY4HE24Sa7IYKWDRMHq1J/QtsCkx6QUO/k8IYEK1FHxjnH0Ig8lQHWCsJry6M3fz
Z/8yuTsoBjuLeqUuTlj4pOFlrKITq+M3FoTyArageJuhty+gSeKu1ShuafQwdeX0d4U5rSuJbdab
1b194bZnXySrpX08J4KUzMxOiwQCHjVujBotTWuKi58x3Aq4zf2xpQfR4bHXP2dne4rtCafdFawF
+su8f9buTr4AmeDDenSWaheDY4ljARXu7xf4mZCJR0jiL20UNS6Rv9XXOKcNpRX+PsXbr3GRZxmh
10LK7t4F7DrlYwMH8z7EXFQwsCHKSlCbJdiQxfoACikpGU48G6FY7HsIQU3NEmLDCpTA/2s+HIse
MeLhyglNi7SpVbZcXW7uLIn3udhGX7k+WQ6l733P5TuLEiSyBEJKjENh1yAZU/DUJCe2yRyYkvhP
NfOTGu+aFyGxF7gT1ZmAN20O2VsW0WMcsZ2liv2fpe7G8XojrfptRAoF0W681o71vwKTPp2Zgnnn
RUfLXRCBPhufuXp/ifOZQfUK1E6u0jZBgqVi6jHRJfW8JXNJ7xRUtPbyL9B/N6hpZ2Q6o4KRgKDr
zNrn+7x7NlD7PnGfVYccFpUe8g/7fhZrHVjxLelGdGeH7EYpxSAeK+iT5Lo6YXcXL6f0lY7BI96V
ABBK6mlN6D3iqLeo0ArIe05TLFw+xDH1SwlV/wFCWcmuw7rMyCDAh6OhOuwviITCGivn1j6tH6dh
PCuR1DMTy3Luiuha7+Nut88cjfEocGS2tfpyglqLqMCZ+IGf2N/lUIDXBh+Or854wZIxyYpcafS5
HeAKhSiVVpAXEOoXFnjSrdlEP2SMEYz0C3K1JYmU0LIkvn1DTioHkGDKGPrI6X1xWzb2ndQ+rSTo
TlIO7iMc7UKE0ZivoCylyMREV4j2Z1l8oVDrB/J5rR1rJb1p92qhCGqrjzpnaP63W95T/tECjG3s
tTP+fJmkSKO1LyP0GlLtETpwJeA19kxffr+x7y52H1a5+hfGKX3XqAhk1xNIoh9pEDy/bVdQxlVh
/Z9NZUkqERSojtT9S52JvuSj9ixyBPSjTrV/bg/aDFDhMlSZxP+LK1viSvDGEFNGJ7M2EVBhM79j
QyAVYEdsWd1asGaB+OjLY/boFr0ZY+FxJvAssw55FAv9G7hQ03xEChzXx8K4GFXcwIf3ZNH6r/Uo
CWWPS4NeC8e/emjZUkYE/rxS54B09aTsJ/ZYF9sQ1+h2LDkVJauyBzKJ+TXXgspjg4LKwL4Xe956
KesmBR8zjGBhcPzuRLqrqPseDk6QkRsc9kzumETQSZ72qVmcYlMIcwEms2m/xUjG1QEWRMjmax1e
6jmtJXxcno5znDVnvE0jKlloRFnQCdTDgp6IVhsYpQgg/DKGL2psgHoa3RicNogR8Ki02AldMpQQ
n5RGrTM0qfmpFdzkfUmdCuGo/6u6pebhXSCoumLlarzdUo9whg2SwvLvufRjxMRoroRhOapADSRY
vcr312UkE5qPTqQQ3UdEAmCXxb7+NZcLaPfvPy6wegwm4VYnJvLomjM4nbEVZxB0YO6c95qN78my
YlDcR7zSQhxJm9v7HsbI+JKrfNO2ZYwy9Womi+B04Ol76Jzbai4j0y6pfQgQjiGLHTYqfH/5sAF1
z65jaKcDlfuL7dbbgP/8gRx8p3jKLG8S8E78B6POG5VlJZB8xb189dWh8iDUSn7dhKaM3G0NM/d+
Gik3HU8urNe9O8ghyXT5ZyhCY0uqXVpn+ma7YL2s58KqTcRAj1ZfZScg1DF/PGGiRT6BFcDXPVjn
HTkO/E+0W0GyZu2jTmBiAznJJqjZGG3/P+3NQb22zZPEOc2dp6rMD2q/2aztilv9Xw/4vrMbk+SW
psRZPx7tkwVE9xUmk2QwnNuD5WHAsVRkfYoWBr+pA/sKJlPNj9y6shP2ImLS20VRxy4g18sJaHiW
04imiXyYKv99BLO2aODHThWdYrSOD6c/6JCXQL0kHP5vzBqmog9NBBDSiBJj9vhjyejl5fntN6Ya
fpvGvywQTp44I61mb8Lc2qlu0pBiYb5MwEII5n9CFOdQJEszV/1dwoev877vqcPenl22VEHJaBEP
9fup+BOJ5GF4e9Y6+yIoLJ4pr3HuzgEQihTw/DgGr9Od43lWeNaU3q8ArdLtKSB+oejjyfmwouA+
hgZi4n0UPpSfmXk8b6DuThHlRqNtkUAuh7KYv15L9XvOXCgwnX17MVVbp1fD41ZLBBfdB8g3lDti
8zMPswe4q//T7PmT31FwAY0lUb00vaqtEvzL19vmmA4UQ+tizAUq6zuAoMWmMQRa/2+E7rgTOree
BgewdqYglL2PMge1f/YYVcLE+gJbLuq/CqZUnOVK3hJ+jo12jSRq8dCmSc+h0WSBD9QGKG6AZSp/
/82dSN1SFb7w+RL62UsH9mitGOhzpqrj5CfrQGVNR56tqOAWxLm9nbmuoyLl/dkmCGKfa9Xx7UPm
728nuAtT2tn4qkxO9NbdybtpLGtRMBipN6cU6zU7u4b0Ra+3xTiizaW0mcrcZRtq/1sXUiey5tDm
9BVkkix1nVQQl99srf/Qe9M3mc+7z0OE+PwApHfnluwc9+/wFqWNH5nrC9Qwu2XzYpoN58X6OkzD
ccYSxyaBtELnanBlWCCMW/0Llswohsq5KpArpyyzdothtYdjOfwU4kxVa1ARd5B9bjL8X0/gfzyW
rgLyEC6q90i94q9b0IacMYeCHhG1h2HehEaXHm8RErC+thRJnX/sUQDvjJiw4WjLbTlF9vynraqi
PWAhj2ruCmcndSkj0t+a0DG5b47FvhVsLfTF77uXNGO77gPsZqbmGceBaNuhsQIsT6cRfM9eeOBl
7HVyBQr0o8my+7D81PlVHyHKS6ml4d1XCcofEtbB4veBAMYQNvAIiWj3fjd+5uunm0/1bUmNbFRL
H1ixV0EPireUBNLtL6nM+q21xiJnYKr5MqgoFRQY/8WG4vnJ5hOKj3fD7xj/AcdJ25zOTNZ68e7H
teXsxCX61N4a9UHGrz0ZP1v/caTpUb6vnNG0Xo3iESGCKVAB66ZByDOkAlzz+jUcXy9uRC8oGoRx
+oE6OTb0buqxc6Hlm0TxEOkE5f6nBaCtPipmQ5elarbXgrbG+r1ULlr/iEaTQq3WC2xIq+IBM6lJ
wKrkRq6AId0nSKAPwIU7ENTzXkO44+xdtbZopXfY8u0tG+gXDwVWLOKEI0DQiBM+s+FoNJZaHBlk
qLVacJGcYDs6dmmkFbmOjCgHRdMZXiEubWXznEs7xFyYtnOyYQNaM8k/bU7IwdfIXAkzhus6Nixt
+KVNLfVjtvOKxyoYtPlkqFgc3Si1VCiy/2ErIZsZUfalpPw1pNWKXvKE3JMMrYYhTAGK9a2t5VJ/
3T9ZeFnWIp0QAobGCkhCuFhupcsfyKZ+sv1B5mNsPhtM9U8hGQfhtw7IuUsnqN3DwXV+9eifugMZ
/TMUwEPyYFCpnM/AREm3YTsuIgSiluqeVrkNNU/4IKjthqTvaRKmCLhXD0VTuRENXtNli0ObOqQY
cTdNn7ym1/AuduETsbQPcmKGonmPNu9UtT+zbiUG/Gn7WYYe8MlrJ6NEhYnpgebo3ic3BrPhlcnh
5ZmJNH9fCdE7t139eOMASI11De4L1w8xXm1oGs+LKQBzqN1mzkLx60NMkVXKW01ziD3yNtUn6TYV
1Qk64eMBYdBU0u1WTQCxWpfHalL10JcVLsuUGUu16UQpFcB3XGj6eviNS5hojDQIrscB8dD2E9Ix
qUA86DRZIbv1QemkhUYiF1047DdVyNNCsv8Nrvq0S9irEQTlgRzNahR/BgHzhgE5p6njs5XlBxvT
iTL2T3xOarw3FbyPdADA3OnRIVm81hyFys4SpWXVH7GX+2jkP/kGgrcHsSwGshJaWzymJidDR2lF
dSXfXENN/jF8Hi+XXR0u4aIyEAH1lnZ2u0YdUDxKG6eQ6TmmDuxSyTOlb8+Ov4Gtk+MJTQ/u+7NV
U4nK8jhF2Iv7Oyft8EdhiQNN+jejk44iXw7UaK8xh45zk181GcfG0TTFngYC24/NTPSbUdsaycXr
BgzUCOvRMfuUDTwJoEl8hYXYjlF3ELLE4lFPsjMjjdNM+RS9VVMG3sY2qEDIzXmzGspyaam4SZY8
StdDblYV045BVZ+5Lrn55ZU7E+JZeRdWuwlKx6NELktGJaKpjFt5C7pGYvg0sqavKN9O9b2KcOxa
QZ+/DAntN/tdkWgeXNu6pw9Dpgu3R9FNtIEzIEH/o9IbegtENhHD8L+XKQJQ7XYqen6lI4v509uV
zFldfPV+McpjVUuxjFuFCRqkikBbtuwgWOcLo9kqBudmJoayIyhKLLZ75DGPN9CObaf33w2hJLg+
qf9W4TaCwhg1Reh8RYMgauMNNU+WJYr7cejAzT5rtyURSlBU8N9eH53fqz+qAvZGyf/6PO9RtpKa
km/hZvCcOx2ICCKhg/yY/K6HGWn6WEcDcvu4kSxnwZDoDRd3K+/jLT/tQdogn+zIJg3rf6o0wAWf
z5Duw4pU534do8WCRxZAGSN1P1qHgccU025d8J6khhlOUBeDR/Iz1g5DehZh+gamaUv1QYAh4rXR
pV8DS56Oa/ARrnSvHM/jWkXpbaxaWH1nWxXLLPsw3yWImZv9R1DMN748SMV3clg20pXH0E/8JK9j
nXLWWbOLdG28u7o91d/n0l75C+Aw9hCYKscFUcbjDWWvDGqqFxT0kbIMkdb/VeEX4ekVZMKhYugj
cngjywh0OLyVjmWor2e6HXg1urm1FY7oipIepEBj2tii87ay1SjqidDSwvXEu2QjaG+A+qWp+SOl
96jSelFlLyuKEummNLND92S9FGcZp40rWLaiIFWvdyae7CA3eJx3bj+4TkVHbUeo7pmsvpkZPBtl
oPrWHYCmxopCgbq854I2vrKuQ9woaNJUUkTs5Qf03k+LV0+UAcnD0xQnVBon5o5MStdVLXjKe8Gk
KS17QEbss1+OdqIljI914r6i6bKadX9UBdYNNkOtAxFjGM7yU2QlEfJaR9XWe6nQjjQ9O6grpmmv
hgq+A/J2lTFK9MQ1iGwDrwSVhmx1i5ivvRIqgDD5c+rGBudmPFlYrCL/mJ1QEsd3kFueP0ZSrb4+
3yzQrymI9XgC767+MgnXOUy6lWpidX2umFCIM0O7UMYvF5wA/CzZQymkgymg8DVNLzOELlTdEM7h
GRNROFGkSPGuSeNG+Sh4XrSaz8Jy+xRhkSkPtJb3L5TnzPSyzbcc7onG/EwGPkQLujorRUZFVpY4
AtxVkRH2zA8XE+SRGw8AjibUQ5kclMqriK4AIFN7AXNfQhTz99hW+x7gXszHwf0OiXxQmFlH48K0
behoH+YGUYj+yP5oiiQHGEcP1U5WHO2FPzcdCVUorjxgpMWuZSQSpwdfk/ZHEsQbCjGNA2K5Qvkn
TzbkSVOsBcdSsnxcVwn+3Xvl/43C/hZ5zHeMJZK66NrFR38gyhhxMPMvQIlc1Jf+CTugoZyHk84w
pYNoVT40SWohAO+/zkyzQLgKbcRyvthL/uuRsX8W/hNRNwBosOjrPVxGjaXXQMzbpAHryu4Y9UGS
m2jqDTFRhhwl258WFQjA9yYrkAzCU2pgu3MtC+Yj82wifB7hsRbnJaexcBI/o7QSxnZsu2EEVgAe
OEaZwyLbY2tv0Wa7IODT3cAorkxXEW2kucAcSAGc35bCjOTE7RWccxyxeOUES8oU1NMYdqx3vemR
GAj4SuuSt+y9samuLzl+KVEmEKM1uNtifITqKa+hJPi5ug0Or2r5rmqGvNL1830lrZxFDdv0PE16
tkt+jPOe9ckG5EbXE8pgN0K1Zq1OPBqmu8TDfUZs+sAgh9AHulbW7wT8aEY0RpuzCdIB6W5qJ46D
FUtH+7vEryZB72i9TqOX6fWXdUvduxQff1GiexoNqGurdSO5KJU3NCcaty/Hz42kfb82j9yKkyks
6aniRwqbEytpmO1/cn8mrHq2cqw/Dw7j2Sp0a7C73eHDvk+CDGnqlSOoKmRmuknkG6Qkgbez5RMM
Y+l8kGqz727ZgvOA0QkwYRmw6gjCkDKpv3tUKroXh147J8Uct7X6wZGATAU4eN0OdkqtOp5UrR6l
eWeEBSZVWZE2eYSRdOYgVnNFX6ufB2Cnxm7VVWuUbGKZTwOnxF5qjgSjmhh0hIQoMPXBsPRdAril
oyTsII2j1mQYMB06n38Wp61ClwpdOuFXExA6SpDURn4/21auXFoM4H8LukQOFiPZXkri8OXwdhps
PRgcNeL0VG4UWxi9X4dALbgU+TO9lvr5X2veK6eaduCUZEbknRqAJ7DO5c53d+9pEnCV191ktcAp
xYt4sc37EhWCim8KjUluQZUL8l+S4/O4RKSVDZ3gTE4HP2D5mMHBNbtlvCRXdz8HKwPYbZThpQEX
2hGbJfyps9xNUxasUyN3Q/iEzQ1kEDS1AldO0F/VFhcQjT6xmTkA9U+CL0m0xy3tHToYJd7Hs8RX
loufBOG6J9DPoupspsgmKtuivr3+BIjV3MKIK2a0tGF0cNs1o8QWHJqTC2jGJYz/YAQZSYNdD8DI
DvLLMXqVIxjVSlePZJauJ/v3ufKKPf6MLNUECqq7cWwzS/vHAao3GsLJEepIjosVcmlFLPEd2Nho
6tMBV1KxSYsi/w4eOq+PJ7teMg7Li9UtQ0qxCJSzCj8tpRFnyFt15lLzGvszy8TgEgz5n5nUFXsw
OLC8DszIj4x2OcHd7F48/UOVxmsvgkBVZ9TGVckwjHy6pGed+3PSv/Im8DN+zasHx25TWDOl3Qk/
+DI97EzdE5bHYOTR/FmU3luBci/r/qwtfB1UvoNm/0EP4cwH/GCMwffykaloo40fXtvcVqC6EjOV
0zqYhNYQwrCGVIMsBCP1A1cWX3zD5pxT9s7mIinDFTA9Qpqd7ZgJJ0X6u7XLqpShNr99Z375KMJ6
PvYL86HgQA798cBIoeba/bqIW6wX1oXLomUR9toqUPo72bLaIh+pkgVfzZjl+C1VhpJfA1ocq8c4
wfXv3PZKKcnEJDGUZpVHv/xEzWJbD5LUKpFwcNwgVOt4bXezR4K620TF6oIrOaewQSW8sFFAqK5y
MRki6SRaPLUjTaV+oWRYUpjHMafFbWw6lZVzKsahSPCebE8oGIyIOZD3myDD9ApiHBipZ9z/zWxS
QybsdpEU0wMo5EPQ5LT93mJr2NHV8+JJMAzBw18+xdmhXBBSTYIOyrqLsagta5EIChnOdMQ//G4z
O4dk7IfVBKRQOwvRO0b7pquhvbnkYXDn6urMxuImpd9eF9s4u+CxVGsZ+YfUQ5BEiFMLHe583425
JyKru+xbqYbvET9mLJ3Ft2ruWrJSBMZH+lp91bVqXhYo+hyLF//Zw/r0Phtj3860xzIs3NPJupWg
bpVCxLURflDuUx80Qo1fOvYbtg//Rv6ZUZs2ujeAcCp3kArUWj12On8atvMSV/J1M+vPHAqoPi2y
yg8s0CdSODgfSP+xpK8DRI5jW613iBrXEmU6XLVkpKdT3tfO/Bc3zr3craUqKkKwPMdCazadZ2Bn
UcYbjlxwQ0/koZ5wE2XQxF3SAqJng77FXodcX8vTwCfkksWhvh2mNH/yQCnmAALwyahJT+hGNf5B
wmdJr3Cz91KkqiZNH5T7GZ41KSz0odUyypLTHd5gEtAX5xc552MLEKQby56pYFEkTmZIf/oKlx8G
qB500uOSvtP1ChBn7KITFwob6MeOZAf0K7RyMhrzvTvu6+GlMea8zt0n5VsuzuRfMM35FP6AXYdz
MlPeLIj8xvWzoz7DZmiSKIi+zbeHVAvCozGLWEbuWe4+gBr6aU8FJMwhR6QwwIaaQnhwUPfHkkXl
3dwq9yPaGyU3Q3IHhqOfiuMlV0CZK1w+ATV0q0P/8JwIrXzlOjXE6YstB/UcMRuEUQ5zoZRDtNP0
zCsgf+YseEEEaOg+taJqEcIOr50rRx0znW4aJyM4pWfLb48IcJulp3Wz4znaJj3U1HqTzMAb6hEy
rngJy7uEBSLy9eRKVi5AVjIyyNW0MG3K+ZrS2ZjJMtn9Tfsc8Gd/5XQPx9f0cyiyl1Yc2/mkUCvj
vU2logWSP7jqqlhaqL5BW53sp/dwL6+Vc/aEjir5w/ZfFzxmTvemHx0ThrMR84rTXUxuKGelL4YQ
yflDkChbax3IBmnj+ZsfQFLSOGiEPXz0R6VrSY3Xcavk0ll10c7zTgTydDRT03Br9plQneEhmO9V
LnZcD98pUnutshJ7HjhcXavWLSWzSQ7J/R2EvSjwFQf+P3BzL8ZZTCOiyPf+EUtKoqxqycpKVfHl
13rVJDXSPrTqaiFHHoh66wBB9f1JPh+MAw25ig7bB/8C66l/FKE10ylc0ZH3szp1T3rUyeQHI/Gy
sryPW0NhNunbkFGF1PCDHUdB0EB14+mw7hMCSGMW9ZEUebQoE8sMCIJDhEFjsyWHaHpvobxYvYYI
3NhisfdYvp0JBB4HNSRD3C7N6IUWy3mr5cCBDbGedPGFmfTnTDM7jiNtnPhxb3xNYoEP0Dv5hf0m
8QuPjjJNE8ZWXDA7VpqHHBIv2VzZUfSfkthigruI2VN7OegSOdjpM0OTaolbim6nVMdi71bzfQah
q0qgnrHCUmrwPpi4RCOIt2YICPNhx/ZvP8UYgdn6J8e9AsZ3s2uSEn2f7YY2C8dGqXbUe3njPlQl
yD3n6VHBQOJWYAKQCOSoMRVO+iUJ3ElNUkxIB9t/YZbBVu9eafL069Q7RVzqox8L+u5XmvBpk5aq
F61EE6f1quQOeFA+hw+AQv0e50YzcvYjvw6APzHdKwMgPjmlG+UCIcd8dZ2fjuN604Cj2ppsdAuO
0GlJjCjxt6AtLCNwq6hV/tR1Q3KS/lBGlQenlBoM5HJUTEEfkhm/Qm7kk9HJXpmyoBHuQqDEkvRN
yez3qxpGXbhdX9K5e8GYIhpOR98CBsgXrlwM5iHq6mV40rx7Ndt/huOD/tST+r/W/xDUv0fD+wEQ
LLWdkqc5v9dBavpOcRbG5NZG1JtVqQU51qWba9QrsV18LXB8oBYkQDD38tAW9H3ve5eKLMfRa0OV
JQ98MbHYe3hZUxAxD5eSrcvS+KUrEqGKNmJKRDryXdSJunXUmO7SaE+oS3+VpmsbtLPDqKQi6FVl
VNDPwkhEyKaOKC9Eu/kfQgtll9EE+k/hEylpmW69jNNG1bjzPxM76//Fr/z9P/GcoDV04gsIRNov
HoQGF3PvIJh33DMnENhXhSlSqcbCvwGtawjrLKmmOWh5QfkY2g24SDfnkh1FrW2KDWzFBAyzIvvz
Cx0axzIsQqafYya6Oqrea1m2D3T+4mfysjrUOZh/Yx8iR+n7Re5DzW770p0KUy3FB0X2SX2ZibQE
LwplXiy55sSJneXRwlGCTC8dI4+LWfo48Eoj59oELDOevHNroEhOZ3BBRiwM/GcRrsfWkpewIi6t
oB4DRTlkgU8u1IGWqsiMDLA87wbocvNtV8AaXsbgmKLLkS9h0tLzMrO4KkUARm1ONypyRoucja1l
MBzN/BmyjAwnyNE9h4eo1p5w0khikY2uuahgXqJs1BA9De7884YQXMYlTJlUWGb1lHlknh1gKtBP
6DO7OoQdetgPwVUW9U8uIfrs1m/vHLvE8qntga0ttMBlh3exd9AnErHUejOfgz2RsXwO1siLh7HM
how5vuxFv+aZTpU9INY/rCBHKrFPD8RP6UTY9Qo3+eKNWCrmaOXJylIJktZW5Wld/mWfZsuMIQnC
hhfSnoqpAP8Aa0Xr1ZB43C7V4m14x4b9FHYfOAzOYI129FKrxUirVVs1wunaWmtPOFdm3OJRwnOJ
CBPFRi00odXjka7DqntEO4Ml9BiipZ3U3nLi42iKHnAF2L7vJFWnqFnfuDXHG5dYdytVfKYepdML
epRuxlYdZYUHKxvrbKpbYhJsQDs4JIzUzQejC6P7HDRw2wIL9j0xS+YEiDJpBQ02o24T4lnLYCC+
+ESoNlB66On/4CHxiZWJ77cWrDkQ9uKizlCpRJIYyc3NF/Z4Qxq3IESWbTp3AFsVcpSEuu2OJb9a
sGXN6WhRSuMib9UV2HPjvYOOXbGdoho6MH2ZBONCQmhZqnlK969ArOVR9/yHiHgBhYt8iq/A5S3g
hcj4R4OZir8mygDpmm+J791tKOuoqIsk2nsjF+8BgaPoaHBQOnS6mqBvX4NvLa+mqJWh0fouJJiK
QDbY1zU0Mk3y0rPrYhsItWxL2Vjrl4fkYGTVtlXG1jOGxIvGIK0rEV5yJlaW05ns8RPkqJoXv1nS
xirHzwE8RPfjwYb7PV2XJ1bdd5oxRcbVb22Tv9Mg0lwReew1hp6NrReJbzADtdAuK1KWlTRVKCGV
MNigNxRup8aVV1PAEKIlBrsf9Qv0umAOk5LYOEqMcECE6Ne+S8/2E5UpTvE9Why32/+PAuulPanA
idUxqehi64gcbsJwwvuU4PG+HCwU7UyrMA2am4BhHXs5mnwihsTUPha+brkFp9j043sQpnz1Vxvu
NgNliw8jOhSvbEemtBpDVoDQg9R7XOzOv2lAj/D9e76MDqcKKkMagloVS/lZdpphT/XrjSiZDfsR
QxEpUjWxz3UbWmjlb36caLh3+tUBvfILcvWqYqcZTU0AnhAoAWH07NmwjtLCiwOO0rWxGgh7ozDE
/FJR9G3My67kxxIqa+n4W9jVzKglQzJ3QyBoLk+ISFlI2lRtiYATJrUOHmo5ARQ08FenJRIvNDem
relK2Ke55HcaTpsWQC83EBOH3zBlnizaWvhjTzVa0wmxX5G0KuZXyw+TlY0b8HKhixCZf0gwWJC9
RS2wrtGt3R19klzKCpCeiYAY4r+M3LE+I8qoete9Je85bkGHhQwfoEeCSTXBN6fEins70kaByo26
s1iq4V/CYPv3DBr++b65TKU1T9x/SZtDN90tjB5QnhZKtQ9b+A0hdWOz8rIoG2c43UQcYC/jkmfT
EJRrm0nHcQcusvZX8TEl7rMeJ7fbyg0DWmLYUub2MnJaRTelSjOKztaVfHwiZDeC+mLwHGiGMjJg
81Dhzo/L4NFqBJPgkBKWnZohv3Aumk6UHPaDeE13Bdd4+2G6nSVqlsA3xjD9Rzzr6nq0PJCcBC6c
tQkwtvkglhDUB4SZlHr4qYMXo7CWs3fjYCHsZspA70yBLkFKGTK8x+H1LThVwDjr+FGoGiW04Bd7
+LHZ1V64JAfSTD8iUmelbqWu22ayr9WS6Be6ooETaqescFBTWKeK3ZBiJNSObM1/pkzo/msSjNkV
X6KIY+9wOZlz8MRkI42/VvF1gypFoAPSrTzrm9ovJKJDRugOMJEgBGjaNW8ZJJsXuvd8SgJC67Ox
80AtcImv/tPk6emsdrVFw9x2Hk+Zk6IKEwVk4hcZNo7C92Zm9s4WGxkA2couJMVIsYHQrt3+sQnC
NyklyLw7BhiIkN7rvsoCxxqZ0VdKd2ixnCKvZDVFowTULnGy6YUdGN+uQcBpuxMHsRaUDnjFTHCS
nhot+qMob4PdJI5d5AHc/5FnX7wiEWkDfL7aXD/8PceaOfwwE0FzejrGv702CDz8qTcnS/4iA3CL
XUn5TbmB7/CbrOWoULcTkyCghp0OZlU1z7jyEu9Vv2nyXhBaLZGuFx7IB9O1HWQB5I3BZW4SZ9rj
FPikuLr+6CfC4rc4Uxt3ymldYC/Z1BoKm25Qemfp4W4dqnO34MNJIBCvXRrlfwLAf/9IKYWvgvzq
ZFZs4MhEv1prmLYxA+OYQfYP7X4qpgXqODKrerHyUu+L+kBHviJ7w0glJX1KB8TnMoH8CIgXzlHp
Y6+CWczlI6AZKPPZq3zfAt7AuCh/foH/TzGJ9qtnY7Bx3NHmUUa5jWqT3LJE74WN/n7e32sF34tN
6hb9pi3NxLpDjx3R/jopEEAitl5fPW+/zIzJ/ijlF1R46MpLktvSUcynhOUc+Qvzcrjt9CHKC9eW
okoFTfvV4+7WCxd6KDu4KK4GOswJJ2RDFykKlegDTL023hWHzT4IVv/tVf8NqP3g2YTpPiwzuHSX
+iT50r/3wtvi0sRu1ZDGgEsrx3a7/kAo8j18jSW1HJDVq8Wr830z69K8NL00TnrqA6NqRgFq9yLr
sInwE4YkFygU/uDeArhNApap2qFQi4ABDJlu+1myjmBBXAaBZ9AetUYCZFTLQ5IVSbFK5jPda3P8
p4EC71eLQLLJYGyYHv69TtAExH7QO2lbpPGkCEMaRA3R6MYPPTvujkLlRBTNJ6zN8fHFwSaYgnOF
43tbNOLUgkJ2RsehVYEzUERiLyP2nLYES0fChos4ZdCvFv/5Kg2HJXRwMvcX3TZwxAUUgMkWs/6h
l9jWmA+qox1i4t6HtnSFiUlbSi6RxBLGOe4VrQli353u3dcfTvzstxVKKfRm4YMB4y+bx2jkzDvg
lCnHR7jeYv9LnXd/L7ZDSf2FtURnK6IQOKYqWaVLPnPuQ8QExFzm+lTzFyEGACVK6ZWpZqL7hUTD
/RztiwsY/a8qiuMD3cmIHlnya3U71kUeWouIkgcEnS7nQbz+dri3xO6ZZifWQf5Zi+t8t6a9JmUJ
1oiWh8r/INRvr72i1EfLaQp1kw4gRAa45YTdrl2zc6j6qlph67nOeovTivVV9YRLw91MVeNChmPw
krzhC+cKCvYHmPiMNyDQMFtt++/x2DurvvhGpf1twQT97KGNs+siNkXSHFS6bZJDR14AuiEUlqXY
J9QYfWEPTE32PZ548tosCu5zN9FXqRTumzQ67/BeetpTl0iyhiMczQvEm6SbxfxFy8e9HPkKWZYq
PTGbq5ESqwOQi5e86nvlbTXfB9wgVN9+AfsOg6jy0Tr0bpAFpbHuULowBV1xivGI2rUNW79tCrwz
sP8+WWn+na//U2dI9U167SnDfk6B792RwGdrNRt8JeWKvnHOmCHvJJ1skkiUVJ1/jBW65KksYpWy
4THZ5Wrr6a7Wc7P/qd9FmJGdILZJTme5S+F7Frf3a3nxZvxfgPViv/aYBrJEsihGEU58sqYm8pOx
wcmloDQC4TDS0pQH/wF9+v3ApD1zfQ04XuK0ZzKhHxIprnMMvWrAmlUNnQnocz/dDCM3hcZDCOyt
OxWJShxF3pkJUcaf5gYUFMr3JPGXclGzK8YtrZFnBfxyZcaIUZtRKSHOKMSd8Pl4cFnEmLtF81iL
4s2s5VTVgbLZzYJeW95RpNiBTu4cbF5qllfO/eqw6JlLGPZUUf0TD6r48LuivnANyCr+kJH9CCQ5
UwfJS738Filf7sBOjrgK85RY3SFsdnDonBxM7mzDCs1X8YnLjP55vbrF1pu7GikAczbz+5VOiPoU
/tiDbzFYSc+CHSpHZqMjigE9bhHo3tAGorYrc55lAze4WYdHdQrVsY+5c6KR/cuYyAjOskQuWj1h
qmAB6kjOa9eJKoOf02jMEofrFEUsZ+y1A8nlVMcL2gyI0cNug6L/SRY000XfQGutYk4NychyjTIP
I9u+Lw01JWbfFW/8P3VJNDEUtcPqZaXcX2qIFg9dQwc2zrWFVju3LxdNWPDgGjOkUBypYy4363Zl
K/VyZDXvoZaxBZwNRuHY5a/NpNpacY7h9dhwgM7co0ZfbP51UDxQfQOXG2xjECt0L+CUVvqfzuVN
t6yHxBYeoAT7o/Yvu91Uu5qMsYtsR6HJ7G5Zm2aeOSn605sPcTqrMsvr9x1fMu50dwEP72wQ7XFZ
XEcQDIuTv7Nq5OW9kRQ7L0nDo5Ct/8ZUeuk+9MI4QtYiaVy/Lvr2+9ZwaD6pYi1w9SfaImK1Prqg
hxSK/rXru9tzttlcUiSp5D8s18ZVhRaqalUCkj0XJUpDIeZC3xszHqYXMacEreSiSg/5oLjbBTIy
rFWSMc50q6wCgv9lXOZ2LDToSMm5k4ZjiGHrEPeDzfo3PbDOuwDHToptPv9eIAQhMaDA3TPJf1vh
znJnZViMwoy0SD6isxVC46Lc0xjTyo+2i1JJsRpw1femP0e0D0DyOmC9ELMQCR8GScildmb+PPgy
U7zENDT9D/oeP906zX9JIGeQiyX7AMamIzBWzzoqAqHqF6ZV366cyRFyEGL6qkRkNisQ6m+mnnTk
eBQdQ724KERpidIJ1a55WCgrWXoDbiNYbDcB6k/ILiicQQXZialJLAENCy6yX8YQjAuj9OjW6YUo
yFpMLDkhrswPhEs8+vrlmY72LfJF0ota97TyUKf1WpXbtEcbzyGYVS9AAndHoF73oEBoPXLIo99C
MWauW9ero4JAk7pyATB+RvNEraHE1frEGnpzPrxzookk4pNZhfaHcWo5boAj0FL0a4dh0t0rl0Ov
9po6G/1VEcJUOScXEmm0rStfH43LSKO6lcTsrGJS8Y6ARiCjUlP9mn40vLv2vV9IgKLCGRtdPHI/
PxenJYiloPwTUCB3HaQ7O9REnR0BXebUrEfnG8SjfhiBZbkjAVnstYqAnqjt6BKZGJUKgS3frACg
Zy2PYvzlNqCDMmV9FVKMDl9vxXAiel+79jNsG6gDILhS95Z+Olg4G22L6yuo3RIqnCzMLblJgbWQ
4dX5NeRuE6Pw7kiTN+389W5OKA5N8iljUe8dnJ2hqgOmI/fyBcZ3dw8NjF36pCPkJi/OOGbG404R
2UPNP+TgYy+0EKDDSJxKbpLyoYxw9YmEZjLa7D9FlYZCXFyqeMetMkTtIvGevN2zGDRIMIprG7MN
zYo91z9diJKMbTQbnFErFHk48oYV98PTWB9T794wXPHSBLV7hire1VgygehF3TwaYDKbX/LkgEum
W4o9glJRXrTPcMahxpPR4BXhM3LTSZmSgq3Jw+qgmRloZ6Nv6KTEzkDAu0a/ZZQ42czsSz3zB8D2
X2fwSOVi+4kPMdZzuQRBOTPhmhgcfWnODJek7AX5+y9XhWLHGOo7C23C7ssmmzysEzoj8d2tCxtl
uFn/tGX3GvUJTpAliyARVuVudmxyVdHWvkQd6HiWhTFtB2Vs1d6ebas9avfU6FFsUP6zRUH2FWqf
6iLRmQyuqepmZKzzUeFMvZBdtAMT/1FdHgkbDRchoXfNbqF/fRR+lIK10ovppE4bJNM2vtnCvXN9
Ny1+Mpo6pecqO6Nspsw4uHp3+CvlT7RFKg+jiNr1XS9FXMY0wamGMe+N+4B5as/OcrxZXBuM04nb
XD0rYFx/tL0TMohPTsH/a4eApbO4w2psMVCB48avW7GiacWQg0iF8/z1M2hRryyGapVBAoLM0nCC
bmtFmtDMLmhDxUWfB2ySJv+STdu8YhFGxM1kw4ni3rrMLdXN+0JWv5bTukZJ6gRCgycvR13V9IGO
cfAl7i4s5CT9dXD7XcjzKt6fNUyxjHyC0xH+4+HnRXXj60ht1cMuFAqmldOIN6/COO2eCM07gPjn
8aTCVm8Bi6jfi87prtB9sBBQ/dxEt7xN9lfDQaqGeBGoVlTvMWKdH10o4Nm5iBUrwhFCESWpQnbh
sMgTo54grPzgXx6a0PYV0VSRjUrFT8jjqSd2JQUFhKo9uyWvrYq5t2rmxg+NSQ7cI70RybaWseWj
DwFICFhkI2Dgoc4eqnW7T3memRaOKdmZYksCARAHrmsJbM3UehKQJtmLP+8qTUMYcvc4nDTdrw8q
kmr8NduWnW13AtSNP2a1/V6Wa5rIHaczQWSbinjfd1zLgBJokXBNe+9I/Be2ofoQ+xv4d5LEU4ZW
5mN2s1H4hY2iuCBLLJxsm2u7380igBHNg2Jk/gjtnluUTj3GwNQjUsA9womBsGj7yOVHo5Lrocq1
JbHXplwEFDZMuZl/OCZ5sNrW4nKtGGo3K37th2SxmKOupLF/GRJiiVxGsvrn0y8dF/7f9cKfQF9b
xMg0GYxH7oNO3oz1ayfvGAqcnm1wKI880QfuhfDqpIc6pRrUYB0WoI4I6O3tcIzl7AWLkS7j3VEI
BeH5MqJMXOQ7NorqJRG6KkAliwKYFPIAOUzorNZOAaDbTp6nnJ6990MiHYFHnq0epGaqv8S1igHk
1qlJdS9bUutJS0UH84N+1hFi2OBNgfWrukLkX57T7efC+KC7kqa6DJ4gaZ+JtIMtnlrE5eeNOR47
e+v1fiGYukYggh/gG/wkscXigN73Pazzd1r1wPhDhQN8+i4oTcJM8WZZpi0N3zIeJXTXSbKZLGAt
KxQstXTJqywN/S2JdgV/1FCFwnw7/+hFyjt1wywpCql0NmeBmgpw1/fvxZB/Jjc4OTNws4L33yeO
8TjqmKjuUrmQjoGz7TmhsSyGzn+QvN85R6wh7F9ZV2yZkGwg4kNbf3tDWdua72nIhj5j+KdEZIAv
5jRfmP3isPJTO0RpYVBYY1ZLrH2qVL30TQbJ5QqZD2N2v4otHYg48nKWf+mItGSBWlZKRRoA8rfi
kSrrYcu1rf3EQEqtX0HGiQchymLR2/L896qydZetJEHEcK+elIiicDaua9g98Q0cwKToBQVSx4n9
KAMLrq5JiBsOmsgnL1xRSfc61yIZgXEorhJfNr1yRYIyrb4jncHCTwtn+X6vv8QPhypU6q+dZW4U
ibmju8PYRQQdxEskJyIp8pBco0q3L4i//kBKKqcFXRlh1IOkX/V3E7O7ZfPfEEWfM0vt/dnHVXXQ
tj1YXs7ng15U63upfCNYlktrE81EuMMIQqGhOJfdym1mRMD9g7/MVDi3YYkb4oKTAPP6kj6reTKH
3iZxQm8g2yBR2bLeT5V+4GvKW2oYN/FlgFO0sC+OlgNT9VBMee0l1mQpBjM5FVV6kQE4UoHfmU46
H/IM+eJWL0WNx8O8C0OT8leLqo+QydEIZgSV4rKt7RCy/peNJaZQlqmhJn4s9Ku/QrOV52aY4IMY
g+Iz6gBGjRAbeAf0H1QKLlJqZqwedXul71SxnOmShkixti945fSj6kUYMp8T5pLdnrmqnLH2jR5k
E7ku/iAn6c3WDmCpTcIXIcLS9ivjNmSsTtsS/Nkd5pphx5J22vVs9CkGaN8/8Q0fnUfttPkQ96in
ZAQQcqkxaftiHuzV2GxKRVyn0AS9tHwsb4SYfIWuXIF94vr4VHxEH8E//TIfDIQ2Z25+nWLCnrid
05jy3jWzK94fLCUcENcK80GYE5p9ag5dxQ9CGrnqSk53gAS7f1B90v2VuXQFS3coushn5948+nIA
AA+pQfZlNW/ajV3FIqxvbSOf8QkVvPiGZ9twUEMThpyo1WajHsnC4sjlXtRB5zQG77AZAF/eOJgU
oxEOE+eOn61itLhL0iJyg6wZqNcwkHWXLLEEeOkCamdCvq4HpVSfR7rPFnGgkCWCiRZOgC8YKmdR
vLLMnNF5C0qo3TiS8CYqrXr3QzhpBOgroeUjATBE1hFaflKjDp3SxlklqogERKvTTh6aTaHweetr
03hEvOhTSzCIJpFma4kFu7B+SLd9cyJbMm8sf35VACKAakgFFi7271R+XQYdCOIkt7WcOhKAiIlF
VUHaR6zVXwRkWtNYHE1cYqKrmt89+whQYhwvbB3iFGKi+alPWkaeejMXLZTLfqub3f8/g7Fzdk3x
QZF5krybwrpPHs+8dQO5RZIBpTKnBc+tFokNTmr7MYO4WHHwv3F63ADCuAzRbEA5/XwgFHlkmCKc
ElCB6ggq9cxTaEroxoIZDOYlhuunhxcTi0KDnR/5sy9xT1TV1ruMYwQjQF2i51PU4FMRgtnqsGd1
WijifFienCvKwmiMi5DQ2hKVQY6w55fLMI0mk2Pu1UmRTBeiKy0/9LMmpMqyBTWV3aFlhVAMw9xX
l9I7TmF6wa+u3+GylC45kYHliCdpYwEaWHmYG78p33PefCK6Ybxz4mklq2pP8Pk2La0Qb5FEUWCE
oQSDc1xLbDwYIMzHSY23GaNmxh1lIv3qy/qs4gHPfkYo8tzkb3qDarmedEyQ0oGH5Kt3EYoQuHfc
7d1lf7k//NFBwaEo7mF6KwSe+GpOJPrhvjnS96w3XVGfdl72stbPN9OefdeDYEN3x1+JOrrjLItK
HI7zpwjivKCecnVO5sBAfAKjRm8CvOJ5iROgS6O9LP+B7X4bv/NCS6qZH4RLDxwUGTi+iOTqN/Ag
iMzk9e7FKeL6EFd2FYaQv4F6ZI2uqEzMdyzQFWPAqMqBz+RKZEoAmwT8JCpMpR3w7KzAo1ESH+dZ
+tdsAM/p1F4tRAyDxz6WSGTCCpOGXO0GbU7Vz5g7GcTqR/X9UkIyKEhkznDq04p0ywkaOWj1PERG
Qhl7mRAOX4NgfUXrASfyGW4x+XsnNrLITG9Gmt434roGpIzaQcwm/WNZjqvavjK5kSKevG1bOd2z
1LSSXi6kYcEiCYatmDgXFSnFEMZx0CqWtiiUBa30ijOlp+lCphEF/KCPO7euBSE6r7A5GC82KXi8
7nt+wtoxYCiLA++m8tT0JhpEe6HdkF0rcfTGY9J4Bm+v0m9x4jE1pUz/LlZ7P+FJMaA5ohTsyc5W
ZFJS+ACzgrdB2jQ9iFBWstqQKeSV+1m7gqt1cZQXFIB/Dxm6yw7vVzCF6Sz+gj5DuS6I/9UXFm35
I/OZDEKyfTP+rMgYtRBsdU9FS2aiBn0z/rD2Gw0ESuKHTK19JeDQEbKiTvWaFOhOLqI9dOxoGzuV
XQQk2laDy1SD1eRrlhM7avxVnFS8W/yUINDx+ZTo3/IDYCFVUiKLoeuYCu9OzFj1ZvnRFgtILGik
Gtj3j1rjEme7CfE7gDWFVW2qVjTrpgcMDp0VdOdNm7jCuGj/UfPjqwvGvTV+UMHV25YcWRC/nWWy
2f5Y2PifAJr+Pz/QDbVt0TNXmykCFkhNVA96mOZ3vvycT6QvdJSozkzimrMQ4qywgL9C53m3vvP8
kBn4d2CRwTBEwQcGkYgFdrbzlQ93RraOWN+3YgWTUS9XK95OAlsXg1jWRsCdE0W5l1FfY6ACAqe1
z3GUp27aw3vN3+P1rde5Hq2Gy99WGVopXY7DYyIb8126NUatEHebs5mlM1PWerpaeHHdCwT4BF8R
vTkveI5pVeBWEJIyNGg3t5iCLnHf/7Kq6ooHSMwFzma+UgfI97Yk0RJTjbertJPm+NiUd6io8lcP
J3gyv7FzbC9bReb5+AmG2o678RqmiqbbUEwaBNo9fS6Nl1vJ0LMTONKA07XyR80kBBK0C/CmD+fh
fJ3XY3747LQFNzpUcSpARGkircgvGRiM5ukkZVj8oPER7eJfqBia7LsDY+yT52jh5fVcWCK2jTBt
AVk9BkVs4z376LbYcNAlOfEk4sY1Xgl5NHi9SrisMM0srzIt2s8MxuobnO5G5gvE3g4/UJf734cK
Ctb1HipTon1eC0By2WNWFEZRYSEaAV8NULc8wcLTnN1EfTmHXlk+qBdLNVkM9poV6VPlUM9zl3H9
QuTCVb6T89b/7Ez1dMp6jv8r6JwaMxsV+VnqKEFmlKFWIkFccqQyKQDHl8TBjUodp0bgDIEEyya9
LiK/dg0m51s49qT/t3Sz4A3kXVxPthwAwu/ziwYDoLDyBWgsQJoi5HvUkF56WQoZkdfh8Ex21cvR
mgSK10yJR+nO1z5RL53CwWZafQ+oxgTy8Hj1oQiX32kFcnh4xGm6rznddFjimLzSLbLMc5nvBZpY
OFZxTxNanmyDrIbnYxZtT3vLKPJ0wxXgc62FPRKtd3MFplCMuy2PoDS0CPPRtNkepbzDv8w70et6
g2KwSPi0j/qqBef+oxDm9exBtziJTf9PBtmKIJxiNF6xGGk4GxX41rf+FwtTuihgGQlUbmAgVC5q
eUsu3/qnAX9gEn2cPRCrafAHv3fE4EzYThfqjs/DiyrFTs37rqlELpgtR5870W1khQ0ypsffG1ZE
um4IhZJ+tyGMV7vo3/YHWo2xC35vvIoeradwGqpkdXrcJPqZlB4Wbp8XjFFUGMEVOJyEGIon7uki
3Sl2qimF6QrAvF6Q+Z6OhU8dXxXAn70nYaLn4wl68ZNRD7Y6FHLf++jcSdANfb+b22QY8SgCKuJy
uH1h4Bd0lM0dmWmM0zwZMRbZ40WhJ3cXLckoWpjg1pSzaZxyypbz8+FZqaJ9HG2C4K3ICG51VSXC
BbT8cktbySu+QkXAGsv2cmQKyAPl6rsuxPnbdW1Yhs5npRMstWCDRFXbW7rl1LGgjaNJmqjo+9pg
p5e5i9u8l98rEQyFQW1I+atX3BzaoYOzOXZEXf+fgiDm5+S0S2CwKKaMYelOufs24JGyuyOs65nL
r7o31oJOAYP6oHGTmmkVysr6VxOi62DWY1VjBKa13Nyx9+HTizx2yWF6oh5RVrYKP0DzYfhl+SM4
AtdP3sVD9KUncwAhbhuwEI62iA+5cVaCor8MwzzNEmzO4rz+rx1M/z3SRzGn3REtmsMr7/KOCgdv
qVhvhq+CT3W81gwBx231NxAMW8/VOcKXVoQrWs/EIkzCN9RFeTYoEIjiYiT2tT164LHmVmAi2+T0
okPiHuK8WTHgOk38i0ZICZj/Rzx2+uYivIEYjrGrIMqemz6sKXZgPf3QFNH6//Jly4zAHMAuQ8Mv
Cijr4YzQqiLzW3W2dTGI6O/7dGNDfRx6lrshNKedFVa8Bp+ixem37olA27WI+W7duN0XH0BjyL1g
CJLZJ8KyBzzvyTQXUktKAhaxcsvx7OgoouGbiBwpgXJY7NUUSJTEkOujSJaSi7zuyASFwhyNtoCW
DnE0MVSESQNolLFD0PBQBVx23mjyfeCxmd6GDXujUO+szwjeyTgw7ghDfnu+bnXHSZ/Tu0ZQaT5+
ul5AeQTpw2KGqSc9+GRSKTPOKVPLNZ/JcaeUmWPR1NZBXG6DfBaYMnrOD98JaUvfZpVMbxDfqtO9
sTPLEJHamVOPg18Q/eV4Lxsz8290qVPRR1PhnLkClenXTkvw5pZ7nlTeZIj/9olUcqrObCKNvWSs
sD7mg9XhAp7oFRMfpK5CeU4jt3+XnJCwDzKKhtmOv0b5b+b80qT3/tqOjFq3C3TiRCRjOb/N423G
oyUA+RGC7gqBEC6IW1yDicbaemAy7O0/sHTi2udQDTM4c4ilsnAuZA7rMiD2j4jnm6QrXHQbJbov
U3bZR7BdAChlNBL2x5BE2wShgskjVeOVUMyqQdOFnZhK4WIDEScigi+xQL5rLn8tOxl5QcDIxf9z
0p321irzCZ0ulqYhfQKQj/eO/v+ajLP6S9Vgop6Xn+9g5qfqxE4aSuDBh8Jh9jbVAw06cunuhrOg
AP0UV60/H8igo0NeaPb3oZXDUf0huALW6YGrySZ1jfCtjeyfYcRmDn/fL9j2LF0NPJkr9E1bPHf0
kd6G0qS8scxNbdN0C69VpSsvLA1k5m5W7+TT8UmAA/pPw4PGqz9T6UkFyJYEMNx4NKQetAJLoxJJ
wHJTcYrMTEc3vEhNrOJ3zYtr/VybD9G3yizdTcFGYMVI7ownpLpNjvM9bMvQ2dR6XqFabOaY4sbW
BhM2WEkmPkuPDkku7AkOY3/xzGs49o0w8kTkpTG6BOdOrlGQCRB8fPwdXUQzE5KZ/oWa9zDKZXIU
/uuO1wKjeZmtocnKYOOiQCH/S6WZSXSMemicvs573Rk2RGuveug0RW0NmI+5cQBKriqOCQ+dJqgu
r7QbD3lgus+vU0iEz9YCKwcxDA8nTUDNGrcJGSYHm4ODB46EqlspOas+bizENnP26V12SsI+LEYq
QLYKtoz6zpVQG3hAIAHR4lVa1BvxTn0eH8GDlhJxrdPjxfcKlTlx/QcUimDmGyZEvnMQ+ydHx20D
Af7bLKZf+IYzlLJPbGaiZKIVyLoOH037rlKjsmJV/+AZB2sHTeDt5MV8A69Ss20xw/n4TkSXJyOB
2yB+OZ9ElLDACZOXH6s/cIAOtDtz99Y9V2B3bIEBA+ggr3/0QA8X1hy7YwObRvkJAmAHEa3WhLDB
n4uKY5LH6v+GjnyIdZ+pi3yXsn0I/00+I9Gn3Olm/RHIJ9GxkcqJsmJn3WcFIGxzT0DzA9l2p4rX
NZpnIl/4K5shjjuTfod5eb7tNMyQSY7F9XlW5MwgqyXriVcibQMQEJX6yC0EVfggUaBY5b5lxn+k
LrPUxZPlAx9tDJuZqx2s+uMB3bRY9p4KJ6evtz8sn+AJhSlH8/x3Zz74rtJs1whkJzPN8ZSBL3r8
nftRbUaRrq8//ygwbKUfHqcFw0NxXnW+XgsNwz+aJGw6uy4zquT45S35Z8I7dkMhE2YiFCmD4vuI
MqitV55idicrJve1piguS0/twgzn1aXwPERCoMzZbboeqlxXJn7D3JpwSnOMfPLucicepN1UWDqa
DTfgtlPM4rhnoi7GJ/1DNl7Glq71lHDQ+ugR8GfLKuW5ys12UHKhF/5v0Vm0B/QjTY2j+87s/4Pz
620Ri+VfAnZ1EvrvmSNcbBrzq9k+yYRN6Z48vdjcpSLT8tnDnni14RAiq9t6HWNdbC2VvNPrO9TK
vb5UCYFy4rKxgCD2wrmMxMHIDubd9BE9gWpPMKv65+DYAiGcH/FbAOjH5aZA7PdBCVJMQQxRlejT
ZXbxBTzqI7I8Xu+QjdGVMwAVok063xqHAdEb/d6XHX85UWoGY0RnPtdEgsFVN06gCWcdy56aMLBW
K1CiT3hFW3Qgi7flCvyk+dTL4SQgwB/3KqtZvkB3o9VH+XECTm3Jl2tk1pV7tbB7fGfSkwmA05qx
CHZsEdSDoQ1Kqn+2OMRTlLbRuNfNlQQyIYrJ9kssNfaBdVsWtx0K4g3bQ3kCTaEaHhYCaGaYhpjC
Wyix7HiR/gngoJwK6F5CLqt72UZQ6sTg/5AtJJ4ibWma63aeu9A1Fw864x53XgpWqgt0Vav16jJe
dzXajHeHzu1dCWS2iepzsqltqMBg6RuUvgwAfWYu8e7KGrnSVYh5DIHZBgESCV9L0OefnZZSltOM
H6kSMas7D0GkvRa33cfynsK4QYemSoRenou3vSH39wABQh1aeZxJ1lRnht+bqmsd3IPwr6KQFvJ0
+jBqU3JWXYIqS9SmXctnVh8mvyxXTigAlwl5E+bn55Xn97unmyRM/lKMpWJLAHuVKrBa84XCOf2Z
bcQVg3LlnGC8/Juw1UoMfVyioTTntQocgdouLJgatckB7noim7IWqMN4GVUKLkbuZDXoTPmbBkbF
m81wdGkuDLPACmGs+i3VvNeaLEay+LA6hgml5gDJPdGi0ThSlxEELHfLSWffrQD9sOzZ6bJxoabX
K+1dQjBx96xheRBuydmixxbHx3ZFyWqCxEqBaTNkFaUlRqFtJS5tZmKnLtZeJQSRe3Huf2uyvNJ/
lTZaY7nPjRkiAmQcdqt4rLO6fHr/lNFuDIhTWnxZw4mu3dt6dKIQYPkV7Kz5mr8j5Xf4tP4J13v4
3vH+EIiYPTp8TSenFVv6Xhh7ePwgP1JgICdZp3I/Q9nqc7UdTQIgBDB1SZYQcMv54C0r0xzBOu96
QvQGzPpz1jtMAKPWVenArC5oepUe53eAk1q8CnmTNw+8pDOBYyo/0lcBw/DQigKIiEFORFQ9tOw0
evzqiKZUNrHOFywXEIMefyJ5EjJBYkXJ1Zvf6dbpQW54OLUsho/JphfX821O78RbaO4UdsbohBWW
QlTXVG6TuLT+dhcujW90dMCvXs7q4VSduLsTvmCTJRTN2lkuBzw9mcXvCo+1cRCzJfU/z0oXoGew
6swc3d4J40005xLtrJRnpzeQe6RvAdD3F4q+0U4Zj1fmGWVMR902YAlbr/11y/kOnRvYoSnOLi/X
5VaIaOwthFScfAszw9Qo5hSOiZv4ebY9cbJs8zf3WMoroXNO+rRt0N0uY0rrx6t2nGoU4yTRtkKH
Kro6u4q8Yek/elA9+PtZZsQRKEITTG9VSjHHMLYLvTWvA3YzuDh3hO/Q/GCLgJog7twyUlP6+LVX
UGjo5Gpm/e69CbVEh5d/Cq4TYctcsPqmWG+IV80HDLtoF94E9n/ZMXbQ4QxLmy60E8f26NODOL4X
JcaqFYzUEQVN01vQxT6Jnf6ufz2zHRREkhYJ0vchcS2e6QYMQRzQir/SQFwbNINDsJL9Gv102pfj
1HTGXPrfjXjMzqpyEJmrHz16ZUyqh/07RLmNER9xOh90VBZnjzpubzr4TmylodAsQLNjbBuje4m6
8YAOw6e7A87kHncyRLlUK7IM4utVEGys4zQNeiN/37Y3d2U2pWzEen0FVDsNpEkZRKqEQUCbKXJo
gy/swI7Vce4n+2y4Y90if+kM72S8Jjp1cpVTzMA4zuhl95Tf2ytoIrCN9dakZ+NimbsE93Qdjstb
WXutowSZ6+nzxu4tGqkAqh7z0fwfv8KJdjseQvqOyIfLh0JJM/oM0qMfzrDnEHh0JWi9GYKeMdv9
4RXbOg9s35bVN1LUDnh4WsYjZWRZdVMu59HrS/PVMizjna/uR8v1h6fnhoX/J5jq1vsINLBT9Vtn
+99As0ADLJbCVMCJ4V/XDO+SgopMIrLUnAcUtP9CeXKJmhApfOYepB8FHijBuATzS0lQokOZyTID
TWbtGeNPAJZ9Mdrie2kEPgKhO+dPvcEZXm/1wH+hCDIwYdK2qIgqzqEqoeRmhh1aQoNBYF3Z9A0u
YS5TPWcHLe3sdrlHds5BMslbVluUf8BY5U6jsEqJLK4dDfAvFkpxS4nrQ2r5C5C9CpWnd0kV3e25
SM92ZjPTApUw56H86/4NV6FtBkcF0OB54UVr9ojguGekbKx2bidZsFMs88jJrLqv8qQQW+y+ZpoI
PduY5ZAXLykGuif5+FGQUtn/2RuME3pErR+LH86AYjCIPlp+mq/QrD2VB/VdRS8e+8cDi6CCvcdY
mTiH6/s1FFSJSqwJcZJ5UX3dVynxGXmBfnuUcDMXZ+sY27L7PFkWEK7Euw8a8YTNTCAXia1j6u2N
XdhCr80c/AFpGvFeolaCTGPwktv+OTYZVoYoEzb+cONJ/1U7pwGCmTXg0r0uXgCLgmegc7X/S/QO
kjTLm0Kit2TjJ3sfRal/ciwUfQJ5sXksiZZNcjd1ISPclyKqgdYME0sLytOgb27zW2v5gc6di6cT
VaW4bAdnirxmU4QEFKcrKkdvYD/RSusAk3kmPbCrSSEpKUhDxFq10guMJSWjidVrkDautrAqrqNl
QurW4RKthQ0jELfZZjbkS6ZJgez16NaLFhalfgNFdzNEZrwmLVWgVYtyw7IgtHl+4dcv+vMZycfG
tx4A+2/yaKcSAqZrNqSOF4CoH1+jiscsYyOmNfLmeyg5Ps7HIrC/GwwEDVKHu8StVeFL3s578ypp
dGKKZvrNdoeEutDUlW0sL81w+s0g5atdnCHABZuYNzZjVVjJykkiHJCDmrinqeUSnkdmjbw4eEWm
1pQgaiLAAtRRMBMXEQd/ehBgtOBApbjCo9OuK8Nei7UkSCxwUSuAc9CyIDzPb+i5Eak4K5aT4M7T
7Bp6GFYv5KPAV/aqs1tIDIXxWuhCWM7Pmu1Hj78Gpm3TNCCPbyPCSg2zdUXaO9eaDJz3L8JrbGYB
N/2q/6UC6X0kp1gZZn5s+QsGNl068w0yX3Te2D9KQJc1InmQDOm77i0ubnnh8E9FQEnk4ycnhSXy
BQQsevA6R96M+St7tidxaGUZvBMai0q2G5oqFGvvdPbdkBbA/AQZ4p4ZJHDcKhGbGlF5CWmrbTq0
y159DVyxIFb2/wTwnU3Oj1TPgaUSKwtmiFSHQlhii/D/ke/U0OdfXf2cFVCYTA13Lgr73PjBtdQN
vlgEnGa3cYdLXPz8hZ5F3ACjbtgpELiuPMgyoP9BgbLmHGV3Zuue0jSAEZkmkwXqcKFb79zm4P8w
B8vwp1iL1UO9Mi+MGApIV74KUqTXiTmehjm0tcEtVDdtUGK2y5eOZP32GLnAS+I27kdbOTJ3VSdw
Z0tbx+w5FowuhCQX8ATGxgocSn2hBssIFecgfbfmtwedaLJVXxq58WxxWwDsoNVkPaSbiSPbtQHs
OpptVRU8rIQdb+bakfspWdxsIO3zTi3Z4BKznLKvjFJvidR2odgQvzGpFn3I8SMExuOCtYPilbc/
Wbx+hzb+3zE8sOgBFrUir7jYV4TssIfFnkHSEuCc+HcEIuPZuz808jiVEbD43rJC7kx4ItZcUbs0
29KjJZv/RNgPbMnOJHTcVR/CRKdpeJcxT1tinMh3FL/OOGUfrdARvi0qDON58SRYSruxMHOFwZ3e
HOew+tycsvR4xQYwQOKOdToVhDdHZLxETocDYbR/FpfsYHq6YODj/CDSwKWkYY8EUbGDhI1FjAwm
8VFzY/EFuyGMpJVwtqR9Q18NR9C0hyd0AMLhRyxTwhn039W07py+OQ3NV6byGEhoYRKRvuhQB2CM
6aiayfLrrSocnhND7aEqt9WTLmpnuEQTX/EgIWuTs0dT5QBTYDh5+J39RmQiz84tNjHOJnkvZpPS
4SueIWHBjp80Jlx9ZutFgoqDXCiHdnYGVZ4k6Z4xkaqTriphyx3P2eEvxUh/z8vBIk1sbqNwh/bV
KXpHShVcEr0OsddX8cv+3/IhxUMJIEXlGr4sUoIu23tP3lYrARlcuL2gmT+Nwl/SoxMLaPPgwzlI
1LUHIv9HQO2K9+7BcL3cL+R9WAm18LE4aiZpi/vTFTCbyG80ImvdjN2xig97ypSoqwG1xALtchtF
rbF2JQ6KfYbyBK4fecBReXbqW7rHdEvdJQCm/gzHMWt+Wvw/t4z3vCe4gtCd5zIzP606/YRzyZ62
Nl5TwTEQui7/d+PhjDlNBHvYVzEd9F6Otr5DM82s6mZm+4G0VTJgC22q+2YvJSkRb0k98HUq8KdG
68AcOYg1oYKw7P7xVIAp8+WMMaMcJQ4fkUDVsbdh81qNiMIkRpMjiHcMIjkXUv0gxLANb/ai0gJ+
4fCqHV3kM4jIIdmnnafXGESE64tRDDiq5rqCiNRYJENZQ7re8tBi7Pj1pmNyzOSR7SomQJ7dGekj
eV1/kNuDi0ZU9VbxQ9bZO7lOLh5ZcRkk1gh59DpGtpQeR0yXhm7vmmngNCmiruWefXQEJuF3/EuF
b2qCzZDKdoN2xaKqKvEuW4REU2dbWhy5dfYxneFyHZxxqtnOUq1lwMLL7MIGilnqbXesEyAIW0RE
3cKCvKLinkD4rzpn1Dn0/ZT/MDwSlUfjFhBjrKL+j6963tWvvyLOmULZTTRT6EbQwvwRjA8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    gt0_gtrxreset_gt : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gtrxreset_gt_d1_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_RX_STARTUP_FSM;

architecture STRUCTURE of gig_ethernet_pcs_pma_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_pll0lock_n_0 : STD_LOGIC;
  signal sync_pll0lock_n_1 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_i_4_n_0 : STD_LOGIC;
  signal time_out_100us_i_5_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \reset_time_out_i_3__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of reset_time_out_i_6 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of time_out_100us_i_3 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of time_out_100us_i_4 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of time_out_2ms_i_5 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of time_out_2ms_i_6 : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1__0\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF7555"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727FF2727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => init_wait_done_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000151"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFFFAEFFFFFF"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => time_out_2ms_reg_n_0,
      I2 => reset_time_out_reg_n_0,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0000000000000"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(0),
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_0,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_0,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_0,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_0,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => \out\(0)
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => \out\(0)
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => \out\(0)
    );
gt0_gtrxreset_gt_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gtrxreset_t,
      I1 => \^data_in\,
      I2 => gt0_gtrxreset_gt_d1_reg,
      O => gt0_gtrxreset_gt
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => gt0_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt0_gtrxreset_t,
      R => \out\(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__3\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__3\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__3\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__3\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__3\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      O => \p_0_in__3\(6)
    );
\init_wait_count[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__1_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__3\(7)
    );
\init_wait_count[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(0),
      O => \init_wait_count[7]_i_3__1_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__3\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__1_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => \out\(0),
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__4\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      O => \p_0_in__4\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      O => \p_0_in__4\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__4\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__4\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__4\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      O => \p_0_in__4\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__4\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__4\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(0),
      I5 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => check_tlock_max
    );
reset_time_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F303F38"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => rx_state(1),
      O => reset_time_out_i_6_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_pll0lock_n_1,
      Q => reset_time_out_reg_n_0,
      S => \out\(0)
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => \out\(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^data_in\,
      R => \out\(0)
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.gig_ethernet_pcs_pma_sync_block_13
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_data_valid: entity work.gig_ethernet_pcs_pma_sync_block_14
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \wait_time_cnt[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => sync_pll0lock_n_0,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_4\ => \FSM_sequential_rx_state[1]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[2]\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_in => \^data_in\,
      data_out => data_valid_sync,
      data_sync_reg1_0 => data_out,
      independent_clock_bufg => independent_clock_bufg,
      rx_fsm_reset_done_int_reg => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg_1 => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.gig_ethernet_pcs_pma_sync_block_15
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      data_sync_reg1_0 => data_sync_reg1_0,
      independent_clock_bufg => independent_clock_bufg
    );
sync_pll0lock: entity work.gig_ethernet_pcs_pma_sync_block_16
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_pll0lock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => rx_state(3 downto 0),
      check_tlock_max => check_tlock_max,
      data_out => data_valid_sync,
      gt0_pll0lock_out => gt0_pll0lock_out,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out_reg => sync_pll0lock_n_1,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_i_6_n_0,
      reset_time_out_reg_3 => reset_time_out_reg_n_0
    );
sync_run_phase_alignment_int: entity work.gig_ethernet_pcs_pma_sync_block_17
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      data_sync_reg1_0 => data_sync_reg6
    );
sync_rx_fsm_reset_done_int: entity work.gig_ethernet_pcs_pma_sync_block_18
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      data_sync_reg6_0 => data_sync_reg6
    );
sync_time_out_wait_bypass: entity work.gig_ethernet_pcs_pma_sync_block_19
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
time_out_100us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => time_out_100us_i_2_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_100us_i_4_n_0,
      I3 => time_out_100us_i_5_n_0,
      I4 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(19),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(13),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(5),
      O => time_out_100us_i_4_n_0
    );
time_out_100us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(8),
      O => time_out_100us_i_5_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(8),
      I4 => time_out_1us_i_3_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(5),
      I4 => time_out_2ms_i_6_n_0,
      I5 => time_out_100us_i_2_n_0,
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => time_out_2ms_i_3_n_0,
      I2 => time_out_2ms_i_4_n_0,
      I3 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(19),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(14),
      O => time_out_2ms_i_2_n_0
    );
time_out_2ms_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(8),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => time_out_2ms_i_6_n_0,
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(6),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_counter[0]_i_3__0_n_0\,
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(18),
      I5 => time_out_2ms_i_4_n_0,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \time_out_counter_reg[16]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[16]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(19 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_4\,
      Q => time_out_counter_reg(19),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_tlock_max_i_3_n_0,
      I3 => check_tlock_max_reg_n_0,
      I4 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8A"
    )
        port map (
      I0 => time_tlock_max_i_4_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_tlock_max_i_5_n_0,
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(12),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(19),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(15),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(6),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(11),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__0_n_0\
    );
\wait_time_cnt[0]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(5),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    PLL0_RESET_reg_0 : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    gt0_gttxreset_gt : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtpe2_i : in STD_LOGIC;
    gt0_pll0refclklost_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    data_sync_reg1_1 : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_TX_STARTUP_FSM;

architecture STRUCTURE of gig_ethernet_pcs_pma_TX_STARTUP_FSM is
  signal \FSM_sequential_tx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal PLL0_RESET0 : STD_LOGIC;
  signal PLL0_RESET_i_1_n_0 : STD_LOGIC;
  signal \^pll0_reset_reg_0\ : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal sync_pll0lock_n_0 : STD_LOGIC;
  signal sync_pll0lock_n_1 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  PLL0_RESET_reg_0 <= \^pll0_reset_reg_0\;
  data_in <= \^data_in\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
  mmcm_reset <= \^mmcm_reset\;
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55400000FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I1 => tx_state(1),
      I2 => time_out_2ms_reg_n_0,
      I3 => tx_state(2),
      I4 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      O => \FSM_sequential_tx_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070F00"
    )
        port map (
      I0 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => tx_state(0),
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505100055555555"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => time_tlock_max_reg_n_0,
      I4 => reset_time_out,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C50"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => reset_time_out,
      I3 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_pll0lock_n_0,
      D => \FSM_sequential_tx_state[0]_i_1_n_0\,
      Q => tx_state(0),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_pll0lock_n_0,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_pll0lock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_pll0lock_n_0,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => \out\(0)
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => \out\(0)
    );
PLL0_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => PLL0_RESET0,
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(3),
      I5 => \^pll0_reset_reg_0\,
      O => PLL0_RESET_i_1_n_0
    );
PLL0_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => PLL0_RESET_i_1_n_0,
      Q => \^pll0_reset_reg_0\,
      R => \out\(0)
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => \out\(0)
    );
gtpe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gttxreset_t,
      I1 => \^data_in\,
      I2 => gtpe2_i,
      O => gt0_gttxreset_gt
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => gt0_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt0_gttxreset_t,
      R => \out\(0)
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(2),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__1\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__1\(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(2),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => \out\(0),
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__2\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_reclocked_i_2_n_0,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(0),
      I5 => mmcm_lock_count_reg(3),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => PLL0_RESET0,
      I4 => tx_state(1),
      I5 => pll_reset_asserted_reg_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => refclk_stable_reg_n_0,
      I2 => gt0_pll0refclklost_out,
      O => PLL0_RESET0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => \out\(0)
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => refclk_stable_count_reg(4),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(5),
      I4 => refclk_stable_count_reg(17),
      I5 => \refclk_stable_count[0]_i_4_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(2),
      I1 => refclk_stable_count_reg(15),
      I2 => refclk_stable_count_reg(0),
      I3 => refclk_stable_count_reg(11),
      I4 => \refclk_stable_count[0]_i_6_n_0\,
      I5 => \refclk_stable_count[0]_i_7_n_0\,
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => refclk_stable_count_reg(6),
      I1 => refclk_stable_count_reg(1),
      I2 => refclk_stable_count_reg(10),
      I3 => refclk_stable_count_reg(18),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => refclk_stable_count_reg(13),
      I1 => refclk_stable_count_reg(19),
      I2 => refclk_stable_count_reg(12),
      I3 => refclk_stable_count_reg(14),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => refclk_stable_count_reg(16),
      I1 => refclk_stable_count_reg(7),
      I2 => refclk_stable_count_reg(9),
      I3 => refclk_stable_count_reg(3),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_4_n_0\,
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(5),
      I3 => refclk_stable_count_reg(8),
      I4 => refclk_stable_count_reg(4),
      I5 => \refclk_stable_count[0]_i_3_n_0\,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_pll0lock_n_1,
      Q => reset_time_out,
      R => \out\(0)
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => \out\(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.gig_ethernet_pcs_pma_sync_block_7
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1_0,
      independent_clock_bufg => independent_clock_bufg
    );
sync_mmcm_lock_reclocked: entity work.gig_ethernet_pcs_pma_sync_block_8
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      data_sync_reg1_0 => data_sync_reg1_1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_pll0lock: entity work.gig_ethernet_pcs_pma_sync_block_9
     port map (
      E(0) => sync_pll0lock_n_0,
      \FSM_sequential_tx_state[3]_i_3_0\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_3\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[1]\ => sync_pll0lock_n_1,
      Q(3 downto 0) => tx_state(3 downto 0),
      gt0_pll0lock_out => gt0_pll0lock_out,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      sel => sel,
      txresetdone_s3 => txresetdone_s3
    );
sync_run_phase_alignment_int: entity work.gig_ethernet_pcs_pma_sync_block_10
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      data_sync_reg6_0 => data_sync_reg1
    );
sync_time_out_wait_bypass: entity work.gig_ethernet_pcs_pma_sync_block_11
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.gig_ethernet_pcs_pma_sync_block_12
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      data_sync_reg1_0 => data_sync_reg1
    );
time_out_2ms_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0004"
    )
        port map (
      I0 => \time_out_2ms_i_2__0_n_0\,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => \time_out_2ms_i_5__0_n_0\,
      I4 => time_out_2ms_reg_n_0,
      I5 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0DFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(5),
      O => \time_out_2ms_i_2__0_n_0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(0),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(17),
      O => \time_out_2ms_i_4__0_n_0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(14),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_2__0_n_0\,
      I4 => \time_out_2ms_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(16),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \time_out_2ms_i_2__0_n_0\,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => \time_out_2ms_i_5__0_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      I2 => time_out_wait_bypass_i_2_n_0,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(11),
      I5 => time_out_wait_bypass_i_5_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => wait_bypass_count_reg(16),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(0),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(14),
      I4 => wait_bypass_count_reg(2),
      I5 => wait_bypass_count_reg(3),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(4),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(18),
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(12),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(16),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => \out\(0)
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      O => wait_time_cnt0
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => \wait_time_cnt[0]_i_6_n_0\,
      I3 => \wait_time_cnt[0]_i_7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(13),
      I3 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => wait_time_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_gtwizard_gtrxreset_seq is
  port (
    gtrxreset_out : out STD_LOGIC;
    \FSM_onehot_state_reg[5]_0\ : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[7]_0\ : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \original_rd_data_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_in : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end gig_ethernet_pcs_pma_gtwizard_gtrxreset_seq;

architecture STRUCTURE of gig_ethernet_pcs_pma_gtwizard_gtrxreset_seq is
  signal DRP_OP_DONE_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal drp_op_done : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \gtrxreset_i__0\ : STD_LOGIC;
  signal gtrxreset_in_sync : STD_LOGIC;
  signal gtrxreset_s : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal in7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal original_rd_data0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal rst_sync : STD_LOGIC;
  signal rxpmaresetdone_s : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal rxpmaresetdone_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DRP_OP_DONE_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1\ : label is "soft_lutpair138";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute SOFT_HLUTNM of gtpe2_i_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of gtpe2_i_i_10 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of gtpe2_i_i_11 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of gtpe2_i_i_12 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of gtpe2_i_i_13 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of gtpe2_i_i_14 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of gtpe2_i_i_15 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of gtpe2_i_i_16 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of gtpe2_i_i_17 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of gtpe2_i_i_18 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of gtpe2_i_i_19 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of gtpe2_i_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of gtpe2_i_i_20 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of gtpe2_i_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of gtpe2_i_i_5 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of gtpe2_i_i_6 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of gtpe2_i_i_7 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of gtpe2_i_i_8 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of gtpe2_i_i_9 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1\ : label is "soft_lutpair131";
begin
DRP_OP_DONE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \original_rd_data_reg[0]_0\,
      I1 => flag,
      I2 => drp_op_done,
      O => DRP_OP_DONE_i_1_n_0
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => gtrxreset_ss,
      D => DRP_OP_DONE_i_1_n_0,
      Q => drp_op_done
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_2_in,
      I1 => \original_rd_data_reg[0]_0\,
      I2 => flag,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \original_rd_data_reg[0]_0\,
      I1 => flag,
      I2 => gtrxreset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_1_in,
      I1 => rxpmaresetdone_ss,
      I2 => rxpmaresetdone_sss,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => rxpmaresetdone_sss,
      I1 => rxpmaresetdone_ss,
      I2 => p_1_in,
      I3 => \original_rd_data_reg[0]_0\,
      I4 => p_3_in,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \original_rd_data_reg[0]_0\,
      I2 => p_3_in,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \original_rd_data_reg[0]_0\,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => \original_rd_data_reg[0]_0\,
      I2 => p_0_in,
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => gtrxreset_ss,
      O => \FSM_onehot_state[7]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      PRE => rst_sync,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => p_2_in
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => p_1_in
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => p_3_in
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => p_0_in
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \FSM_onehot_state[7]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_2_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => p_3_in,
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag_reg_n_0,
      R => '0'
    );
gtpe2_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => p_2_in,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => drp_op_done,
      O => \FSM_onehot_state_reg[7]_0\
    );
gtpe2_i_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(9),
      I3 => drp_op_done,
      O => DRPDI(9)
    );
gtpe2_i_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(8),
      I3 => drp_op_done,
      O => DRPDI(8)
    );
gtpe2_i_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(7),
      I3 => drp_op_done,
      O => DRPDI(7)
    );
gtpe2_i_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(6),
      I3 => drp_op_done,
      O => DRPDI(6)
    );
gtpe2_i_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(5),
      I3 => drp_op_done,
      O => DRPDI(5)
    );
gtpe2_i_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(4),
      I3 => drp_op_done,
      O => DRPDI(4)
    );
gtpe2_i_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(3),
      I3 => drp_op_done,
      O => DRPDI(3)
    );
gtpe2_i_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(2),
      I3 => drp_op_done,
      O => DRPDI(2)
    );
gtpe2_i_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(1),
      I3 => drp_op_done,
      O => DRPDI(1)
    );
gtpe2_i_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(0),
      I3 => drp_op_done,
      O => DRPDI(0)
    );
gtpe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => p_2_in,
      I2 => drp_op_done,
      O => \FSM_onehot_state_reg[5]_0\
    );
gtpe2_i_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drp_op_done,
      O => DRPADDR(0)
    );
gtpe2_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(15),
      I3 => drp_op_done,
      O => DRPDI(15)
    );
gtpe2_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(14),
      I3 => drp_op_done,
      O => DRPDI(14)
    );
gtpe2_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(13),
      I3 => drp_op_done,
      O => DRPDI(13)
    );
gtpe2_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(12),
      I3 => drp_op_done,
      O => DRPDI(12)
    );
gtpe2_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rd_data_reg_n_0_[11]\,
      I1 => p_2_in,
      I2 => drp_op_done,
      O => DRPDI(11)
    );
gtpe2_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => in7(10),
      I3 => drp_op_done,
      O => DRPDI(10)
    );
gtrxreset_i: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => p_3_in,
      I2 => gtrxreset_ss,
      I3 => p_1_in,
      I4 => p_0_in,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \gtrxreset_i__0\
    );
gtrxreset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => \gtrxreset_i__0\,
      Q => gtrxreset_out
    );
gtrxreset_s_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => gtrxreset_in_sync,
      Q => gtrxreset_s
    );
gtrxreset_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => gtrxreset_s,
      Q => gtrxreset_ss
    );
\original_rd_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_0_in,
      I1 => flag_reg_n_0,
      I2 => \original_rd_data_reg[0]_0\,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(0),
      Q => original_rd_data(0),
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(10),
      Q => original_rd_data(10),
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(11),
      Q => original_rd_data(11),
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(12),
      Q => original_rd_data(12),
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(13),
      Q => original_rd_data(13),
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(14),
      Q => original_rd_data(14),
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(15),
      Q => original_rd_data(15),
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(1),
      Q => original_rd_data(1),
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(2),
      Q => original_rd_data(2),
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(3),
      Q => original_rd_data(3),
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(4),
      Q => original_rd_data(4),
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(5),
      Q => original_rd_data(5),
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(6),
      Q => original_rd_data(6),
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(7),
      Q => original_rd_data(7),
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(8),
      Q => original_rd_data(8),
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => original_rd_data0,
      D => D(9),
      Q => original_rd_data(9),
      R => '0'
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(0),
      I1 => original_rd_data(0),
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(10),
      I1 => original_rd_data(10),
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1_n_0\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(11),
      I1 => original_rd_data(11),
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1_n_0\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(12),
      I1 => original_rd_data(12),
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1_n_0\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(13),
      I1 => original_rd_data(13),
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1_n_0\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(14),
      I1 => original_rd_data(14),
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1_n_0\
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \original_rd_data_reg[0]_0\,
      O => next_rd_data
    );
\rd_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(15),
      I1 => original_rd_data(15),
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(1),
      I1 => original_rd_data(1),
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(2),
      I1 => original_rd_data(2),
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(3),
      I1 => original_rd_data(3),
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1_n_0\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(4),
      I1 => original_rd_data(4),
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(5),
      I1 => original_rd_data(5),
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(6),
      I1 => original_rd_data(6),
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1_n_0\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(7),
      I1 => original_rd_data(7),
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1_n_0\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(8),
      I1 => original_rd_data(8),
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1_n_0\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => D(9),
      I1 => original_rd_data(9),
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[0]_i_1_n_0\,
      Q => in7(0)
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[10]_i_1_n_0\,
      Q => in7(10)
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[11]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[12]_i_1_n_0\,
      Q => in7(12)
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[13]_i_1_n_0\,
      Q => in7(13)
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[14]_i_1_n_0\,
      Q => in7(14)
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[15]_i_2_n_0\,
      Q => in7(15)
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[1]_i_1_n_0\,
      Q => in7(1)
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[2]_i_1_n_0\,
      Q => in7(2)
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[3]_i_1_n_0\,
      Q => in7(3)
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[4]_i_1_n_0\,
      Q => in7(4)
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[5]_i_1_n_0\,
      Q => in7(5)
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[6]_i_1_n_0\,
      Q => in7(6)
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[7]_i_1_n_0\,
      Q => in7(7)
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[8]_i_1_n_0\,
      Q => in7(8)
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => next_rd_data,
      CLR => rst_sync,
      D => \rd_data[9]_i_1_n_0\,
      Q => in7(9)
    );
rxpmaresetdone_s_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => rxpmaresetdone_sync,
      Q => rxpmaresetdone_s
    );
rxpmaresetdone_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => rxpmaresetdone_s,
      Q => rxpmaresetdone_ss
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_sync,
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss
    );
sync_gtrxreset_in: entity work.gig_ethernet_pcs_pma_reset_sync_4
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      reset_out => gtrxreset_in_sync
    );
sync_rst: entity work.gig_ethernet_pcs_pma_reset_sync_5
     port map (
      CLK => CLK,
      reset_out => rst_sync,
      reset_sync5_0 => reset_sync5
    );
sync_rxpmaresetdone: entity work.gig_ethernet_pcs_pma_sync_block_6
     port map (
      CLK => CLK,
      data_in => data_in,
      data_out => rxpmaresetdone_sync
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KYJWzR4vcKBSZu8Xwex/6tmg53LVElcHlSQriBXJNPcz87+7TONysl4izxwXP9yEvug1aeLMuJV9
QpCnAYHZHXfLsNRjUCmA+BPVRelbdqqB52e3uXeIusRdKf9bJK4vTbT3G0lEoFHH5X7C9bSLI4YT
sZUjuHirRGeJHd/b3e0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
yo2V0dC7eF/FmwCqmZxlpuXtmB0HywmWLHJT2jcPSMAC1OXxijmfEbvJ+5lPdLPxXgr9jwwXxwMr
v6iklkYNq+D0goSg8ugfBWwguc77JQVz+jMEKP5qhn7Ri+tKZ00wMjngOlr69eLBesdgH5S7cB58
MceEDf75gNDYQTVzBMlKHcS2mYGmDQkhlgD+FDqOy0bnjw5cKAR61rsdl0A5rMVryGdDWCMhdTU1
ZF8hcDIYUHZBc1Rt5KmxBFRnumpyZkvST8/JckJYBT4n5h8I+vWWI5/wUepjQAwCpQDRQx1ya6wF
c65P3BGTHHaZgJ18lQGc+LhcI9bXwV/MpMi4vw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FMyPG7pILxysnSMbT2vgWSttyZukEuB9wb0W6Enmto1g4p73zQOy/y6J4k8CeKOmBonMsMxgR96B
7ymzkfztYO6rjGzDtyLRZci3g/2lEhq7hFZJpTsqrjCfl6rJRxYEFWRru2wNunKSy8gmBjTS/oYO
W2Fyj3KEM9HxqjqZyog=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iv7mhm24oKZE/f/TTAt2P/10rXi8j8ceh05JuZQyLJt6z2wemUiiehGVSeIEc+J/5A8Ky+p5jZlR
zcDz/M6c20lBgNhKjU5Y5/MHKgHsXLEYT6mdLioI9YMqgbzgxL4Wl5NSDSxpPVJXa6dKPuX6edQ+
O9X4vUbFWfAhQRmpfaMfpkrepNBfrxu83VYFIDBh9Oojikqnqx0cHXIwFJoUpIHHG4CxxVcaEr6Z
ckCcd8GW/diuMXklBhICPDSmVB8npY6equ70WXNvlpGqCwoAjF+X+W+fUFLKSuFq9RhGZ5fZpSUd
SuqmoFu4K0kSHyOI0uGqPxSbF4IXp1jtRXncIw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G1Dg5WUJaLlOLKvgoRqVkbfWuFm3+8fXpsCVayvBniajy/El8hUFZpcvlPgh+rWnnYMXGY1+dgcv
tDit+krZVNCgFHV62uCLpEWe2SLCJrR+6CKtb1o7z3H46ojm1rD3p8jitykUqmFj/lWwZwCa4lim
i6Pb1Xa2ZSoV3OD/bC+nQ5fvju/wDCxruGqzxHiUM2N1jb5uZk4YmAdOZyHHdgs0GdFQhuc7ZrW1
gZo5cJKb8Km1Wd8ARflhofc0R7eS2WmC87uF4r0un9/OaTBgYqsqLOpX5bnGEEge+qTEKWDyL4h8
Ume5IveElh7cPp3ShEIH/D4P5T//a6ibft2Ehw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g5+VIKoLaErnfHgoHvjVbfqwQzBWMaP4R2LjkVr68qIXmeoeDhzRRLQ4wlH2S/rFzovDzSTBGdIH
oYYiMg609yl+k/B0IljBcarVRsDmlnXA7zxLHWEVsbDmINIsmSgfnKupCURx4WTMiTEEnzpFOgSG
FNO38PbbriYMLv1VGWMjraOnk5lpxKjghmEvEUYWdOVXtm35Hrwap5YAyCOqPfL4p2v1H2kOgkPc
Vzn++2QRO74wFlIWhRH7Sd/lyg0d/qv8cKPWbGlk4FtIBDWRpbH4IRSA97sUSTUS667ZXQ10dti3
LWf7wAVnNVkHNDGi5ztKc3PoV7Bz/abjdFbXkQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqvjRf66eFgeN/Z8ybsPcYyyIE05+qB7A909cHStC2BZH94z9sKHr0fQY+x+VvxYGTniR1aGjPx0
53ONyQQVvubqZtHZYB2iWA6RzLHFnzu1fS2eVpSg3lf815QAPoyC1mqE9mV9uFW9XFNDA4sTGbsE
Mm0X/palJ2COd2driADaaF01JZ04gAffkGtpLrHWtH/LHgHRjXt6AyI5/CdmubuRcdM1FUvp/aec
tl/Keptqbs1dnnUMqMTDG7zPcKewV3+EukMtVuc2RguUzNM9zom97XVDLrwA52GD2wn6OgEjqW/v
WrDNmT+/pCGVhQbbEbc+krAFY12VnOMEQVU1SQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vt6GqHaOeiXWiOhNHC/zgACS4w7PkN49ZzDNMk5JhLGd7+8h4IyHdcFgaF/HLlCR/eReBugWAosy
AaMap069hD7E94rLEU7fFxdbkZYD6qLfs9Gu+ij9YllluEaMg4o+AqGHNNeYYWvs2nl4L5laUAfa
rYPwqHTRWLtqj1pmCtIp/YNnRATHP7qibNftjKYmVOdFpGM9mVr48pZYhbHe9OJtqKtLbzRIJrIn
XvtuJdPHttlExSyMmORUbaLYh5oiwdUbKKxCiAfz1mHaxpbH7EQEjplH6DVHCR0wl4UUpLpS4XqY
m2xvNOHiblEfeMbqSa6geR72WnSxMQyg3r+EDmXpy6WQLES2V1n7H/8kkv6d64A3A6sCbo65No25
Wvo8CYTCnPsHPuPOj79pIFf7guIv0k5LashTfHLLIR5JkLQKHAYzeu7qwv4NIUhIsngmILHqlN57
g42UvS9VND0MpaQoTa73SKy0/uXKITax5YnsQT6gB9Zuh4v93mQiuwse

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OYMs23XUcbQ/M2VNEw2Xoqu7rprn0Zo52KrgROUZzOWxj2vqiE8/ZJRGyB640nrUUC48KRLpb0um
E7OYiTf+sF8tYI49vr5OGew9/TE/Sv8rMLuAP9LLfXxqGyylb9KuDHYuzHEHi31oLMR7ew+Ki243
py8iOp9Ucpu7AaeoqYLp4bTRee7GH4YKqWARaTtjbQtBGhsk8oL2ZfgW1eR6HGkMrRekYlvvymo6
tgV2IVO0xrmS/XBmTYaV4/LYaZVOn0Tydjcx+A1ERtrPrvPIn3HSuREXxKrg7P0B+4lmpJlTBOSW
Pgun3bqS7nhgp22NV4RNku457E5J0aTZylZ2wg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KnsZLKALDWqncIJgzAKfboAuo1VaWQUcXKcdRXyL4Ex6lEqsmmKTvxZ6EfVlq4HiuTHkw5MX+NK3
1g2d9wfipvhz8BH563axa8qzO9xe2utPb9F2ISfN1Ds/KOGS9CrQOp3fWf3Y+gk1h1XF/G+BeUAd
v+eyBhX4zlryy63IOrd6NXvYMXdZijqYhV0BlhV3rj6h7oLGezgoNXJZmXnX5xTnIKcQdZouA88t
q/0lfTuWkYlGmOlNEYGIHNrd8AGkElTrxjKoRYVp71MYrclJ7UA0LgOLL9ClcDM7WM6zrXFsmPdL
31jIWwy/HWrK4DuuyP/SScJg8qoy5TJLTbbvew==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
e6JH08Az14VwmgDMM6NOUSh9Oz7q+rduGKFU5Jb8XZOaLO8kMDmApqoiHHUZcoKttzzKMBTFVbns
ACZQBPxPvUO8eIA9UpHKrHjydiosMrG4UheuLv4ocQY+xjVga6bwymdKcX29JCXvl3Y0e66unMl2
m6p9QvQVNUvDPFde0n8uMKr7vTUEe30tITbHs9xHBQFlARKj7GCj5g7KKJHY64BjBjObX8NWO+we
GuhjRWN/wtE1u/CGXwx6E+J8USIu+2ydw3NCPMWN9r1XR6ivKEZJQX/qS1veF16Mpnl+VaU7q5R9
fAvl220pPNb9Li/+/Q9p1PLYcagpeKsg+lo36g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 43696)
`protect data_block
GZK2pWpEvluWQRyosviEuV0xume226spBSut92QmEW65E/zuNQMnc/YJ0V7R8pup1oHb5lmKimsl
qghhPtTQJxr7BNcRTSPJeHIqBW5iwZ7CzjMQqIJRY4wRpY3XHW2Ce1I4w0C+8TjEf2riNNp7sI5s
qVIsOFeNmGjLTtJa6lhO9c3YPx0WAttF97q7x7i2O2L+QyTnQQ/7fTFcjQeseKSB66Fjax+mdvyq
999crlxTMc5x7CXTbpN9/aavjBqREAoJ/M28OoN4FoxxFNlXkmwOWbb1htKs1NFiRmdvpfdiuraX
vC5JDluEqUfkhMzZVQpsKCPX0wK90TQqnqj15RsV2fSrGd6ZLVuO11MLZaouaCqmFclI2w+YTHFv
rHC8oJUMH6F+XqlGz3SFsdwYDyTWPlqDzKXTc7VBhSLrOwUMwUpIdCI2H9g1PXph26uwrTcvBS3G
+hmVXtK6XG8MVxlOTW74eOdBXgNeWcn5uoFvUfFXwfQ/ZPlfM9+PxA9nay2xWBzUV2lsrT7Z1oIv
wJZuL8XKUXmlu3cpZnNiNS/mWq00VEZYcagf/PUyyMPPddtQq7Xci1CD8R3G4/KZeNmMAun42HLN
gS0utv4YgBwUjrMBIeyI/1crnQP+OleUVaXjvGLnILO/giG8vOHwQT1jjLDEbtsz0OkU+sNkc86/
P8391UyVYjssecFfZnnxsyPSq3gVPXBqi4gVdlADZHaUQEaAQmjsmGOW9IweEKIVhAMT/ZoJTWhU
LIa3bUFcrNoNt/MA+BNVAnCCaiqcTmnMFqdOPxzMxGdgVhISpOvl6hNXyV5m1PjVtcHH0rI0m1ck
g1xrlTOnggVCe5uOuUlPI7RLKak2unzk/XnbxXdCd2d5C1emZyx/FwfMPCY+WBhv4BdOkn/A9lVK
+v+1P60ObJUhpwijwmBgQUj7sJBBnYPaEQp3/bgTsE+Naqwk0sCia8Sw7vn2Wsmca9uplyNcXQC3
7/jQzdx/XVL+ufspcsDdUhI9PtJxGXc3e90sJf3snuaZBfWsXmNlJyaB6jWAzQxRwjAk4LCmtuPP
PuXRYFkFkidHXqApAJb+oGZevSkpc8phS/es1sSyupTfQ1vRLiNS1Hfq9paB9XIlsR54MOy0/NkQ
UhYZ6pSQNUcgMVLC9Xg14GF1SsUFaRzLmf/LzK0T2sgaCAwivPxbX7Q1Zpoehce//OU57v3QZ2tc
35PQ6fg3DsVvT8bVeuF9nxXzjfHIDFhvAXyz80AaJ7r/2xuCSgGO0+gP2mEXXNIo2+bd+D4Qx46j
TFrjp8tgpBWQDaSHQcpk+UREtMDMUUrijr674Ly35BEhkMg+7gJBV9+JajmnIadqLegTU88ycAZG
ooOJ44JPz4OXlXJxoXN+G9gAjbm/b0ME8Zz5xoBg2sMxkO9grV24HfaI5jqjQIfX5fkHQKC7H228
PiSoIXgn4D5R+tP05jHJ/IOiBOarpKuKvK15WzknYy46F5QvJMUm+CtabkdNRUCW3lJI1/3iXpGB
LNK/YNKpE1yZJehtaDSYCmrkdwdXZZfKTfYxdyknApXHkNTc5Tv/BKnqjrdw0rdlik0/CRpbCszo
IMja8+E5LkCxMYg0E4KiBVL2Tz9+ebifxFz7sw8zplbfff1onpp3MC2V2QG774DJE4/wopjiG2li
IgHnkjcymcERc9I3TX9c7zJxiQ9IhaN687nAvmGdBKGHR+Eb6rnGT5H4k1XiRueEE799CUAc1m4l
jeazx/+z0Qxsp3pLsFU3qv8dajvkkjh0mHYCj4nQIdXKlULe2D4/SlUD0CnZ+qiIGFiukZAn0o08
2UIIcnl8z3iev6e50gDTvCWSL2NJcw+KnXUHLfKbWdxNKg2jlx9amJ5lyIJErDHltrHK5IsjIalG
gCtdgUQjpB24CcOxR0YOu69SDlskLn8Q4JbuCsQXVi+d6hTZ2YfYkxpDmb/GAsiAbH5M1lxLw/nI
+4sZHzcXjTAxy/40kt4gbOcUsWFjGJUZFoUX8rMrbl6ONO0WZi0kt8eYsMybz0ftN1Our4doAMwE
UVR/2mlyl9b6w1QHpslszMx57Q4Ky9tf7XbqunM8J3VBkKlEJbJ5ZMQvUux//X+82VefCkegK0ry
zYJFTWJ56IRxSUVBFNYRdcNrzbfB4zCvIVkxgJFlygHeNhbDZu0nurqjl1D78NYC9ytYKpJxFlSZ
wNUHzNEbevwq16kZx8iNBx9BzD7yXRjoEfySt8Xa8fq0o6YD2XkAwjFDWwxMNiSB8U9+t47mjUvQ
ZESIfpOy1h1lMHvVctzMwUJDoECS4vS7320EVWnPRlcrpYXK4CoqlpzPAs1uEHMwRFHRD1F/4RPw
9Qo0af4HT39HX3N4j+0QK1scC2Suby4p5smM6cJu5rA1SS+eKYomGvO96wIxpzTRtnfertfU0rOy
nSq6UzOwXX2HAWIL6NtpjJFzvXKIt0CQ/LXPE6K07Nony3ynnoqx467Zc9lO39+uRYdkOygusSPe
iAywM+VE3cEA15+wc+bpNhnTmQ9XfZIdtX1yZ9yO4SOwcuOBdMd2rHmsFZBrouHNJVBitQJ4BLbn
V1CE+GF9l/ZLVF0/2fvpgXwxHYNlFHnzDTN/n/OrpMAYoJnKVKew8w8OCDMqfK829GW9jQN5LKhK
jmi06DiWWVGN9VnM8CIv1NpkyzXviRgqVC+JW3XD8EJxgszVrMVfvkf/BgnguULiQ7yzh3sfvPzA
babkJyzLZEN7FP9jE8IoItrmi04E9tz2ByTlD1y8O7jEcxkBMATJmHaOy1QWNDG8UmeCYYzIGXbQ
mpmXn1+JuhXwDTxSFEqGuYUscmtfJDohlnoWLsHgTZAgxzLiPPdxMig/Ac/INKs3eGCLFBV6+GVh
tGFO6sIe1WxbKVQJTFqCpRd1v+k0T3AEhcY755H8VVLqYPCBwmCEWBdpJYLAL/ikcjsOlQyGA8/0
uhiQFuU8+K3/uPaJ20m05FfR43gsHkuOJnq9izBwKcZK5uECJj5Ns9K6DxSY2hZ+G9s+dFL3TH/G
YQ9JdgJ2lok+B+Ph5yOEvfPmrd8Bsa49cl7Mnk0x15yS11+EyfhV0oRpkXT6GjFyRqU5poCoo5Qb
0niMiRASHwp5BM53ybRFUbsNrWvL23aY7lMbCCv+yTNRcSrV+RdpQlsDz2V3MjQmUpv0GWn+wA4p
RAYMcbNbr60P+M3ykqEt9xPJavkxlWb5li77pA5vE6flqDXAOwV4gTqWJK2azFwQc1NxESLZb+x+
wjW6r6VqYqZRLIHo5zZZhK/yHGK6KbQYgu4Bu3p8wKwS9K+MOyuM446PskbXqwXNPxb7vibY85VC
IgFQTZMbJvOavH+e7KMrR/SJTzMNqlo+53GlR/JkmVv/454huq3kibmCCyNlmXp+GcdCKRIAGZXq
l88zGRktQDLUb11wjmIunl2bwL+o+8wbWAYVRjQmidrQqM7mRpbi/6DAS9j74N8m+sUThThIL8bG
FcfNHtmSqbSqy59oKrxDEZEvZ2vv10MXj0M+/MLCDJhtJ5oGCczSqZsRjKIMCS7+IRjW6YTs5Qju
z4UaK8YMviT/oW8QL/5ydLXhanY30FZDymr2Ren879ODVFN5cbi9e/ZV0cXgO4dqwsQwyhrC6fq7
FMq8EIItQd3rlrsAQkAPAO2j/bRlZLITM0huQSYDtTKz0KRm6TDjP63zTbskkfboJ+KIyNetxubn
SWmFLOyBXiYv2s+aRS90lZlJFzLgYtkPqS1Gjwi7SEm8L8xem5gsXrVmX3IOMPWvTelhjatoHteh
A1x5ZHJ5wXgF5acXy0NF8wMVYktKQeAIW7UQ9lrcqNRTrOXZzs5HThFOgWNSU8K9A7sqXR7iwQjj
r387B60fk7A1GS7oqQdpZPl6BINUATcjD8Nbn7JwR3aGm9CUTSutFvs/0hTisX4w3oIl1EVvEw7C
6JIn6ZpJ79TA4kZ5eSyb0QJLALEsTJAZxbKTqLw80IxiP6Xqaf0CTjjJpfpss+LxT0QsEWpQLtAW
/KoT8gA7OxSyb7h+z3XtQA4/fa+eYWey9dTKf7458FfUb0kChP8hX91ELxQbtZPPdNukXoR99zXl
cPZxmygVF5iorWjhscfMdoqWhGkkUISxkp4ju0WkJbZmyojWPE4KLr9pXfKDBzdYuQvs+/z5u5gs
GtpjqsAPfVr5QqF1SHFh6ghCIBnSVfx1nFWtFwdGtBPSWCF2CJbfx0c3O+99ALurauBsmnJGMnJo
KX3CDM6dKngQci7hgcnRiEfFIQYFRn6iIJjF33b68dohei8D9q3XGv0bPysPWIkBAU7dquH96fSq
opoUXcGyMpO2VA5S1vG5VFov1d4nAWAehz1emz+w7ZV9tf38mvNSzxzNUfbPDXCiclmm5uFtDnbB
GRPm+J1YDSIjzPLM8aXUUbfFrQ5h2NLm1NN9PH5uFrB597gtVybFIoshABTnfnyCbbuhpyklAGuQ
kcCw14Z9x8Z9c6FXd3A4NSkIXwBliXLcPRug3XEKobZMjT3hhMw8la/zwTddcBLQFIgWAMdVXoJg
sqM/G3tIw9Q91d1DROh8lSpSbOIOTv8OEhGfawwB1TRNgNy1LraXh75/bJcS+ZP8WKYXtPyM9iDX
/tfCi9cRC/1I9jefy/QAqdrlRP55Xg5iJOpwazfY9VCAtctf4BuEYK65D6IyHJxg+RND7prQ+xrx
Qvt/mEUMB/2czqJwEvO1LH2fgAP6R+CHx1ErhXMAiNtvgIm4jNNxRjzG+JqPMs1OvmNUvmCOg8qh
gMVrmDU8hkm1SCGPxr79wA/KIDeyRtF/m3KTNjkxF3tZtckomdYqcqTjgCGA6kSWTJ404QTwoZvH
exjErZBdJ0AUTCYlrBbhw4RcUKKqYbeK6EOWd9E92/XiB3KlhFpREL1ZWudF4FCUUqWZNL7JsTS9
sHkBfOMeJ7NY+MWlODniua6M3sO2/I8Aec/YavUXF9fZAMva9Si5fCEyXVbWMbDupatRZ5m78p+8
vLKso1Pu7LqcDp8seIEjiWAONLVkMOR3hRmxZGEhzJy5FEUwXzxe5lG0ujSOBytVboxL2LHPoGvI
qj8rPc9oPj5S2Ywl2kTwTyoR4XuiTshNuoPQ6Hn6VApJicrLwkhsOFazfAp5g2/3E3gYO5Ia4Q6n
vA6m6HelcfEnBDlr0rV31C5p0HfUi/OxGahPCCdk0Bo+9Vjd+4CDe/MVUS2N1LC43mPSNSFiMC+l
Ryt3zkhCNfTiRsG0beJFkh2LRDjTy1VXfL2u6z/fYfM7VbI3PKh3Gv2m93KuyAtkU616Z+UjENQy
at+cICsjur22dEx0hbr4mR0TEcUuDL3J6/l3EzC1KBvr/fMQFM4hJwTOL29iso4FOTgKS9YoigSE
Sk8zrdSO/z+nYMpFltr/uOwXDfh/4yt4GMZ6F3Y/VC9nGENnjv2RCQquM/FPmH4HWgai35i8IG9I
HC4VIz87b2uphbM9XjqZkBCDb3IeHAnTSixIVifnrsJ9nX+ROaEXQ+S2qs2uLmffhhzCS2qc4Rrv
Gq6A9nhs3j3HoZjPPAGx2d74mYdPNGY+GLwR7Yi3I4Qgo72XW+Zp86XYPJEqHKHU3iArXp48dJwE
YTBMkykY5dexv1ww+Xotq99D+WuvHI6DHWlhpHv6bKhxZBRS+l8FQ7La+t288XXAIjIf0aq3fHnd
eLUhjif5bGKCzpRDVUgrlMuMwM3IdWZXIMBpEqvEBc24Zi6zzX2eF56OChW0YgowPKxXzxsEUOxZ
RTdkEV5vVZf8n71JX76xLTmlJ+9UjrIGCd8Zj/qUBRtxT0ifx5bIuRCl6qGNUjpj81b6iMfkvmBb
vPssCd4xxFsGEpJKP704/CUQwDrOxicsynBEl9l++bzUxWL0dRvQbaBnj3dP7KVhnqvurQXPZxgg
5K7A/CbrdH4ZyqE2s9/9dIOEx0GSkw5mVy1GVVYAvKmY1NZ7wqhbzH23cVMPORZ0hk5TEoitniRB
qF89xUtBvzwYd9lGcZCbYYOVwI3aYneEg3unYICmBpzenEbM3hJJY4ZCoh+evFjnr6Hg1kXrbIj/
HG2ie8vt0KCpDlnIGhUjEujDkWNCjB903rcJiEe68dx5xUQRAP4lcsJU3XSWDj4wH1bJ75PSeUCs
Wh34awDCcgqdFbFGxaVtmGtbYaAEpLuXz4drjJTUcAiUNiwfx36VeQ8V0OkOt14SmLIynpUnn4+/
horwXC+Ywei9CSKe6nkgtRXzTKfc6NVuA0vm6et3MFNsXxcMbXF7WKBFS4CR4RjDbQcGEWjMdjRw
+pwwgjJBQUqq4Y/ALXuPq4Xbs0mqWGUkqe2vBIB8LJVJ1fJNbDf8i1PgrbeiZSjW0MWByYErWbsZ
nW2HRHeYXys3siVRrnC4e84z5tIujUeijcSIHs7JCV1e6fyDkutSU6Dx7s+1q8ZYZlPEknp+wtPo
CNZr7tN/2plbISrtjRMvGppWB2tUO3P/YkGk6ElCSl38+fofW2vAmUIg1Oh5gWT/0Ck+OZLrlkKT
m6KO7tenoy3rNAU1jTImwdK5vISi2EUUham+FTt7eUkTF5QyaLEuDqJ/023bFSS31ZmAIwa5aWfa
NJs/JKohR3vE3wSJ0JrZBGIM8tFjCkBCJO6czSe9CIknSNAGfznJuVq29J1IxLXJiMqG5dAR1kD8
LFrTxjXrK+RgorHblSYF1I7TjVXEbRApZBk/dXDJkzkhablBwZHZuL4Em0n4Xt1OCGdFd5tu09qc
o9Qi9VuqYSxVCZotw088KpRr/v3JxSNPorurQ+nejyXixu4pyq5+MuYkRpBDRyEA93GH800WTpvD
rWxsMAwpA8Y+OjsBe/x/GXusk6U3+EpwwJYMS8QGIHXdh1mU/5jhEGf7aYNc/XqADekdbqFFKFxr
CshnoCWvBW9AHS55O6gV2ly3Cna7dcS2tij0Ji1VLqodVIj6QmWkWwhDOIc4xTopeGOMIar1Po+e
EN1+PTae0O3fX/uNvg24RCgwWbjxNFyrn71RzYE3hIk/eY9h8AbpkZnHS5oyRmJTnXnbhRXge61p
JbVIn+JTDiG2gxWGi2Vv4HIoXBvSEC/eswQH17a95Ql27/97MeEGaXBrpRI4RZdtA5+nWFzDYeUf
jMV9DhkdnQ/uI7ugkarGljzswmrnCkhWuhPtWHYAV4N7z7Yn/mkkSsu5Nq+2whjdhM51VWPgKGYw
+6ijdTqaNjyULTFNLQSOmpEEkuGhAu1+ZlaUrcnP4WRz0VPp259Ww7nYzD97SzhEs3cs7f5G365h
nWTmsV0ZXO/bggEFULYvCRJACA6kai66TYlqBw5dnWHAfbhi/AL2eBg6UVro212kwA3NT0XpBcMI
ACBqxN8WkEyBrfcQgTrZCpy1jpx69CSF6KedL5LUyndDyRETAEHHKngw11cnYe8ZloesrHPyouhq
WMPthalliH6IgwEjT3cU7B2ltCWqJZz02HdNrjMS8nKQPCmJtjcPckoeTBJd4nexSBCeL3xsf1U2
uIs5KLh1ZlnvqYJIW9Cewqm19fYXkpqj7rBK5tJPRHRlCOGerDtfP7rwvPirx9otkqwuUGuiAvaU
fTT+fUId21/CaDMJSgoBSslOXuFKaYOKnsIzMf2rRiwodP7k5KijmJ5aeHxqIrlfqoi54AbfWMsd
D5SD7NdXCW7Z3OfFkZ+HIykoS0kxY1D8kF/gdXSO5tcNy/g3cmXQ9zi5E8RD1TDZReOmNKM6cNDI
mafWURg1EDZMvn2iO9eZS/nz/JcQdUXZyhJQ2NwvLgo6MYnL6tEDLdEOQarm0Lf3zgP2bd3IDyYC
kRhCk/G0ZBeEN9mwBvssF1K0u0Zsl3PPxyAhDL52yOq6D+3OJgcmsoS4NxsOBEh4hSSObIvK7/sO
7kBQGLJxE+3K9BVK+UK+UmLy41Fs1bQIUnlat8vzDXC/8eKhMZh6K4tEekV2yhB+G5B/r2dXiIDf
GkXjJ3zKA7I1YzgGM/PdSy6X+ZjbHkWoZnJgvqThs+yTald1IdA8WDI3iVvNPJzDLzkEZP1jwLPL
QIsKtLCLilxK2JFDD9EKegONtxbm3yPzvZUPmLsosgiAqV1mWVfP+4oe1DpgU/vCXZy4n5wCfPlz
PTOkjWcnbxom9J7D2VKW/SFVPTzr1U5rYACypJUSULD2bb371Gm2ACSXq+2Wu/Pmj/kJkbyebp8r
RaS+SxuUJ9799CH2tyeKjZdWss8MLpBSFZO7LlP1Jc/WlbbpXuMi/NwdSf1K90NeiT1amYIf17JK
Ko1q/gMTW3u4mxuaoNiOXpHydw6EbS+aVp+To85/VET5/oxHydxl3OPM5aAGENO9IncSFqCRFXux
lgXoji4u5+AvoSsqKLiDGJE/Pbc3jd5DEBYEA4T83Zlzu5xxPNAAlpoz/beEp8G1XG5mhLu0SxT1
yTNDu9vnVE03vhDgrYKR01pu7OJF2K5/WNbDi34edtFejVZlzkbEPrFPa0G5zYPufEwNAdmzsjl/
HO83iAh08AwdIzF+iOEmTiYuuWZadO190c/buP1s3NfoQ+/xFwEumiQ+wrQjjnehOML5glaBm7qR
XSyhha8qiW7addZN6GfF4I2lpMehMP997IV2SxI3dIHMvwbC55Sl6KWUfACVZnI+lkoGmQTG8VTy
JFbDKJQi+bHtB1SkxmILrTuZyIPtzRp3Ro3Nd3PpT3/Jcen0AI3E5Jp1o4Dk3pr+3Q3Snu2ArzpX
yN7/Q8OA7w8tBlDOsKqe0LLT8VFh+cp4JSAjyFkpmEevuZaWAI7kxkt+zjTRPiC989dkpDBJZ3Aw
ASOmITt5fZOXAt4HDYUalZWok3xn80PGZacazfLAAGIPwifSnqYsgiISzCa0uTTgJOhsDie+UGI6
BQURPGyqejQQwIMYSdH9n7xmLCRcfNA1PXNTobRwPKS5LSvYU3CkFxWh2WUHgcfNJvsz3WdkwUAv
uzXzYbSjc5yIObqaq9BHbn95pJF+CWLlb5uQG5t7Jf7P744+viApf7b2NnbuoFAia/zB/KtT4TyR
VeoxI/clO3CyH3dqAeAd22j7V4/s+V30VMxakfC+brKvZOhg0WNZ5inIpY4Vu1zeBoinpRLaJie2
qcyh9ix22wJZr9COQ2SCGygI/MEki6jh+R5yiAibB/qMxetU09hKxBrUZV2ckhxejzLx41t592zf
O/wCNESIliC9ka7ifM3XNaLBUOHshGcWL5TbIGQxDeh8Yn960Ty8nEeSKXw8sslQtA+JqnCX6kdS
si5stWkirJ8+0Nl2tx8parabxuuotqy2FfJcigT6W7pQcIyKIyJ4JfbmziaaJICZJiQaDHyQRbpY
ZTxwDQbFlZzbDaRHaKBFujbiBV8P+3sEOE/AoUfeHEcnxr/Ab+LYpdXZmR2w/HzuobtQzenbtbnK
OGlFtL81yD2BhfOWPXPEy/gV7GFhbkMedD5CvMBo0DEUolPvPN8qubLSPzXawCgY6qqLYlQZ/y8J
sjKomaErVQYh69E1NfLkwXJ7jlzBQzIOcRkVTQ4bWTN7IqfgqV1P9G96ZVdknJOyIBV5NXrXIbXA
xYBjwY7uUB95erpdweN3QjOVWUVRubqntYCzgQqdTE+Lxn0k29BYGY3B0ttHg87oRGdsZilXoFmI
mVqs8Uebl6neI8uHzZN85F7zs3EBBa7/B5AB4xu2kf6HnA2NeaXyWu4iv8Xx03CTF7Ig5Kiw0VNz
tXgB8T3gAUPVIu8ccmFCZ4JI+Q8FlZdO8ndG/2BcNe8ls8dsfC72S8qfoNdkevndJSHFxb/ashbE
qHFF+ha6s/V8q135M5/89GprUGuQfSC7E6CmD5XkplV5c0i2lhtGSczsSdh7xBhcBIorRegFdFeo
2s6tBQp8/9V8Df6fbz+czjV4vxA6kDETCoSHZkh5xQh64pNnsb8JzKhvahuXYJS5o80YsquT9gtF
LUWO9YeF6BXsTnUVNGhhgjTbq7PAmazeWC9p74/jUl7/tfSzVke6rE5ox5gQXOjTKP+62ZOlJkgd
Xc73Zm3lvCzF7u63Glb854CWAYPXqSD8sk3UCYENmAlkFIr9UvOOQcgaIUkBastGSCId/Jl2jHdA
4xWJ42Gr9Jhddd+ptp7jKKWoiKWHQS02dfAwEOfPvmBLFYuSzt1vAAd1j20gFmRl4g+T+oljAC+Y
BcoH4KXjz1+wjj2D1p4yP6/V80P+3Q1nK+YDqEwFjwT5c3pO+YCaa8zBJAm4JnZgAh5MHkQfDJMS
Cn0ndh5AK2GIgnJR7TR/D+d92fqOzB8OxCUcsTf7Xwb/n8wHXawYRlw7UGuzz2sc0RYknbf54rGK
/AqBRF6bwbA31FUuTx666lT3DQ2fDjONUXuWtqJ3C1hbf0k9brnzsPSZ0aChpIA2pq4KsBYztvjb
8+csubLUO4A80f1ZFGaiS3DyT9O1+kZ4jtsFTKtNz+W/bGaLRNeYPIFTYRnl63AiCtKvW5GMFByx
Gb7dfo4G7wcr4Z/Dt8a5FejMRXrhFT8XqRBa1ge2INgOnHVs2NfG++jvMTmH7UnbPgT0Ei+VVNPb
+F10BNHmAbe3rC6cLMBYHkLsK8af7fbLOdnIjGXkNJ/d51RpH0aLKTg6v0WyggPkNJBHEgArEcDh
lNMEq4ySpZofjBXYKuoiFGkad4jEWeroxTHVJSOc4wIfWHyPo/WxCISYBXBWi4vN9ZjmGvYynug9
9aHNHJyszUKegEAHCWS/bbPBZUEKNDeKzVXaQiB7SERMzmLGYwKsuC2LiHBQAokPMkdBMaAeyQL2
V7BdePwLN3oTHpAL9SeiB3hGL5+1k3Z2XL+zET0k//k0KQocFVem56wTvlTn7Odq8t8t97mJvKZQ
4Y0HLFRlfnz1dO0aUFKCzS47zxnWpXrOsKmxFH4B6Zt4HtHj/0VQ45RxhbnEpwfcbchhmR51NUIb
Et5E04XDLU0vzS3CTGn6fpI8xI03dHuSlvtSPdQ6Ov7r31oh+z5JxYVseye8/QLmfQww6srUjhM6
nCI0U2D25RdpUZJ+54/XNnIGoT78aWRyxoqBhffOaqL+SLGBlA5cmbXB7hWrveGHYGCtcA52wARs
TFDfPmtrfwuBAvIdTQVmz0nBux7LvUtmpwcW5BBKuB3qebYmpPbWOvCmBZRENGDDqvzMA5yxCunz
8U+ARiiYcDOxAp0ym8JxUhruOoO1yIngsGxMuGAUNqwfKcfqBgRPAAhKH9UavE2Y5yGWmUSe0TII
xqotzACb8KzATpNDWtYRsx8vJbCSQCTr3YhKWveytBYqj8iY59vLrW/O7cmh6yllKc8bBAFMi7ql
yTir8WO/ADvDWL3IbYFtn/TZdzw9SLeZL3qh5QmKGzscATUhzKaBp8kdowT1sf0JtvWYd6gD6rEO
AlXPU9OiKZgRpbH7kWkuwczgdqiMazF1LZNRAZabQ5XewcxVw9YnKD+0ZWo9TXiUvjVgIYA3JZGi
tPhbUxm+qBoQPhiQpIsav0iVykCM8qh3fzD96Eg4YDCEuy8MabTlsLvx9xyChPjvIZS+BdWV6BO1
lU3fQhH0Y6+s0konDo9c9RMCwn1tc2U545EQEI2N4dYDKfpMETNcoUssMted2v8p0eoqhcVaTC1b
4d+jkx4y0Qqoz/a/jjr48BTUQXAb2RGfYq8sltsza44u8SgMjanzidWtLWl70ndhRsDUkFDSdFQU
OWHY4rxG5wUH4TzQcOcZ0GRr1j9wK9dJTI8aJ0tpneapLOuy5iiKbpJsxDmxEuMWsICj52Bo/wYc
7u7ToQSZ0N3kqJYBWBIJX+JFRd55jlBvYtJsmaOTdBTggHVNVvnYqWIPRzriaU5BqWCPJdwdhwbB
k8B0CLgkN3dcR30CNIno1Qjisll/NAlTIL54F318VGJqKfOHABbh/U2zpOgzXHA6gDQLZfZEcBxc
8gofuBqi4/i3oRIgnflADoLQZRQjdyIUUTiTryGUlQNgeeB5OGXU8HLYobef3mq/jWtXvG5cEuG4
XAGcWCAVBLWgv0OnCkR6K93Drawi4Eq/5NPmDgP98ZtCy+LrlVclI0KQ90DtZO58pbg/Jvf+Kisn
dFYe08GplE7xQbwP60b8I/kQCp3u07HUvpubBv/wTC3jxC9QgDY2R0Bwmj4Pzkd1d3fWq5H6YJ8j
6MoFRETAuNj8J3B7ZW8JldhxJTAo6h6A44efYFYeKzqMJz1oRIBEvA7jyU/xA8SGmv2pC738TRl+
zf10UdRyDGcY7P7ZagBuytpcRIz6pFNQab3p+mPcVbYzkv1MXFUDLeCzec0VKjYAO3uUcVNEQaZC
8ela/XaYKbf7RxtAkojPqt2ridO/qfaD7IvuHQjfA54HDZKY7xhwoXhmU7cZS0KnXLoWpN0Rbgy5
SF5YqewQJ4SjV81imkYDkLgwc49zC2CSCmjgh3ucZ+sPWj8hjkV+GKljPnxV+wep99lIP6DKosug
FenfekiiKoKY4J4y2GbeuJxgmvsGO2BHIdwrZwe2mE5IxtsddDswUT3gJEz24G2G5yXdtLaPqO/x
C4NbhI7555UwXI6h+PfqLhsyzmphvTh+9tnSpVW/KkGNs0/yF2v0HIEgrYVME+mcPF36a4ZwukBa
yWn0+WmqZj27Qs4Bn+1fnz+gqXq+uhlxrrnzSZk+pKJtn1t6Ehn56UZBP4yojkS+jha7jcda5htz
/BGiu2G4jBVJqFc4k1QW7ljutQp1HcOYYAeR0LXqWHLjgyGSUeTDwu9DQr/hyZO0PJAMVegVpkSs
bZX6LGP2rfzKLKmMV2mGhJkNp8QuD5qmDCc15qh29nObVVxbSOgFluvVwfW/enbPBpn1UjHgOswv
/Ap3lY664qkerafl5B+KheHw/aH5eflj1C4/IhOk5YAOCPa9HFrOVndElDs8AgvvmjQK5Newo4vJ
hvH/qS3RTuDdcEaolt2XQIr2K20F/gL5WXXe2bBRv08V77lq/eoN6rGyKdFft+P/tN/NDghR49vj
EHfex98WiwBV/eKxQzhawZvjryzHIAxEcydvYVGS99PzfKaOocY0pxXvks53jW49kEo2wkiN6/Pa
u9aD+kJiXGlLyGUWmk4mAMGIMiSMPqu+rpX8PRIcrCmbKvJVYOTZUwnA1JyjCPgjca+k013sYAfq
6b8VIrShgTieBosYOrFgORj8bLPcVeyQbaBlwBPveoaBCIWokb/2K0ydpvR8m8/FKxu63Qe78l2t
A6o13FVbM6CKHM7TAQfNQXbPRAkFFSZK/kyMft9vQM1LQygdxMkDmWGvgnYBIGWhJKSYeUJKaa52
xI/urE9wfEEh0v0U1KJtpq/bye3vFZjb3XaJdxvMZbdqaNHyz+oH1HEaSU6iV6uTCmmCRITr9Sz+
nCF7cGhrsUE8g+3bLkdm80w3d1nRQ6PZAauQlLWJqjEqK6EXIGAHy17khyq19uKD0AoJMXspNXJe
zLZj02RJ0JwreC5aCS8Fx1EKp4HvMTmZK5Awbs78Ni62FdUbp8awewXQBoMiUag0ty3TG7ev96qG
mukEyoonxVW0zC/0x/0nAaTi7/idBgRl3lFHRevoNkWDSq2u3B89kTJvWWKQK/SCxk41g+CcXKfV
7dHKrWdjVL3ymi5YUUD8as/RKByDGEscV/YRc01hO5zmFj38qGAXZa7rTSYXjthJYixFjIoGIrWO
RVnwTJc/yANx2ZE1LarEGu9nroCWZo+uHKX01yA5gsqKJE/lndTyz4iuEKiuTgTF55JOzT9Z3k3c
5JrJCRtBmPmCnGEOiCtHEon+Y1o+2FU8Tdw7RcKfGfwjboeimBXq67v+InxhMe8ynstnx2suZpxj
XVkfd96lbqNu6JSXLW5xn7BhWAhiZviPxW11Xuj2PrlzpVBWKMNuEfGEMHcew1FrJsHPNhtUUEio
xkePbrzf6xAIvqNZRDFmH4jTMVi7CRAsmn80vszdlDBmdsephhK23VEKctoHSZchKfQudaKSX0py
QdU3HDLBC8e/q0loP32wWyyEhQ6Tbv1nipEoaFaW/hBLZ6Y39m+OKQmsU1fuUQHCUa1cfM70D7k/
M77Pxan069J9XnXSEt2fVMfy8JYtF5CDl/RyOT+SwDvpaivFdO9QgGT8xPcKsf5Qp5mJqruoBr6o
1c2FmwOBWUvFnbeYHDjQGGBTIeyIcZUojZBmrYIhlhlXU56kxYn9IPx0PadVxjJ82Gn0G6mN2LRr
I9SVWUJZYbT7ZHswbb87qottOY8zRKJr0faqNuwiWzIYQ+2jgqTYNy6qYHTI4IuQWffSQOAqaS+T
J7lwUoYT5iPHs/5MO2U+Y8vk3KXR/qYBCreJZo/rkHrqDqBjvgyFoI/xa+M86HdJqW5whE6PWjek
R8rjqwg7yekTux+R5eDN4QSsLX//EJsE4+Mq0cdb3bNuio1lAPUiUL5JrZ7kvAnlaGJ0PghzAtUr
PA0j4xAIPKyMzWMMiIKdSHHY9ToBhfTUMrYQbtZZpdnfWx4V15szqBJBgzC0Fi+I/VQrNycP3pVf
0lWU1SNK5OJiblojzzrFrI++C+xhhiCG21YJBmZQdPaAp9evwNqgPfOk98vtZ11mnaJZpN2z2jW9
YnmLq3tSE9UZdURyZVOSQQxGZHDJ6UH7Jff55WoelQpk64uNf+VkCR3d86iIQjMfRb/apN+IMiko
W7KFP8CKwZh58vq1BCKju22tqGQjx4YarklOGKW2EIvIiCT6+l28xiLCVa4sH1xRlg6iXCKI7ndu
w4qmu8BreE1e9BOLvLL1NyhHgd7au5c1oq6UaAgDquPnZVSGz28JNR1yFpdP6GsGLsfClzZJfKbT
lsf7h5GrVfcJVg2bBj35neyBWkqAwIKD3nLx6qPf2/HKKiACx4xNfPCTl1Q7NroOk07qi+Z59WSG
c0/2GaDmHBoD20lqikkoyDGzIQFkT+Euu+4JNMuLemMOWQ4l2KRX1Po97iA5WU0Awy+ikMYk0CI+
jzPx71rbXRTDfRSs5++lcY1faKK8GJI2CfQCD9Bhga5ThWHRLKyMBd2OaHyePUuKnUevQemJ9aDf
WTMEfAS6g/610gvCNPw0iKPaf8Q0gFZJ3gbU2Jv1ajtJnHL2b1N1UAcIJI023bH2/lfxkL1d8hyO
yyIQRgAdpR3jwmq86QL3fE3OQ1QQBsx720tJOe4oZyM3nDER8CKoFyWO79uiF3CdYbaWT+9Lg8wL
hNYs/Dt6JzMWCndUI6T3f68JnxWZwxXM+CZX+ups2APbYB7Q0qjHB42Ig2E5eK9RqilMHOyXP8UK
0Doh91T55bhtoatqTYMa2R3ndg0LJ7o1/gqbc/nptUVOt5lCc4QwQQbuxPbwa2oncU13n6juMGe4
6MfIFoRLLOivxFh/+p5YTxMGDwWw0vuKsVN8Dmzjss/qOGFgIfnq6Jk0QmfVHvNBuFB0Ez+5sNVC
e6hh8IoXEWtHUuNeTqDXkWiIUT5pLKFn44Jg6zA55smmfeaopStlopVA6a16Wrghz1NDLsmFxUcA
T0qaNV9EWuj73PnCMoBze4XFqeXrbPlAxJ0tkkl576tgoQlIkrR8DKFx0osz6z89rc/iEL0SMH5b
TS+aAGvntnGvAc+1W64PUFpGn8vfmasRb3fu7PVbeM5xFvRtikl+Z8ravmpRa9Szk/ouYdlJMJBU
E4S3S4spVNMnRRg9e6GLgEOjtBIcwDVYKXntLOkbvafCOLF/8B7u/30sr38D18ZRFGv4RL41ftqS
AAikF1vxcrC1dCcREOaQwM5tu/CTVwA6kNkakkgBCd49Cdb/97fFVzJW3EowuiVSRLXd6fiAXJbo
cHmBraWYFhLsuaAcWbnaVc1W9gya+JuX8D0FyCjd0EORgBX87mdRW2h06XWY6A1a7KPzIMKIlY3g
Hn0YGlCFgt6z9he2Yu9OFkM4i+MdyLoZ1tZhU2T15eyvMbhDckypc/XD1tqQaDb/Vf0QmBN68w6s
pT2jsY28vbOC7X5AxGNIH43pmAsgbpaVnOE7x5xBHTGV/cRAilBRq8qwAJguhX7twScXW/jtp9Yb
arbHMf3SSypGuK9utVJpXG3Yob/Rzh1TeKh1P1CYKduiVzliT2eKMBRW/gLuL9oiE72cg8WugvRZ
MVe0O4r6T7YSpa6rxYUGXEkIVdVA5iU9OIUauTmoXKHoSPxjXkXToc/Zg1QJWRUzBrshSSUMI+aD
g4++S1IR4qgFAMJMmutAFsrzaSvkaLwwtgOQrAZa5tgVOkAsDI6mNBdObhZ8mJ8v9ce/HAcF77sY
0eql9V/cUNQZc+xNlcx57tdWQh0MCrRhCqsGgteuI+kavm4hGSTMQ5S/eWgj8ZwQ4AzHnq22mNPq
VthY6G+5qum4dZajv/sBJRv6allzbje5moh22yAOAXUB5G0Ue9S6L4f3HnaCX2MYxFtcFBIqmntH
GQHtQv+5czSHIxZQPgEOpy/k8Z2jDf3irzd0niOLtY0lBUnMcRpr3Hh/RR9vicUOxMfxJFADh2yl
Nh3IgHvfNCaauUEkRa7+vHUDyUCQRbTbomzdifhOpPZCVKVhZv30ck6+ysNCf7o+avlmmuOkZSjU
TIWxFTsBTqIFCO5Sft4y9UaY8bu3aNVUo3jYqHNz38HLQY8FB6kdyh8Jh+HG37NAiE6cN3OwGkxm
vEj4s12a3+oF1rTTcG8qDEQqk2MrbzJq7W+nWFT47es83BnQuubOY2C7d1mDVpW8GMJ3HLwfGfvP
nLfLoE+gujXtA/fofarqG1GoQrv0QshP6q4Xiil2jsV3uiRipzJrsw9IoYDSFdj/zDm/XC+m6lLo
scjreujJqE5+QHHxtmApAIC3Q8+rmlBNWr7+wJcl/GcUlBURFWb1CydObosRpdoJ0eKKBzB3MYkq
T93Tyngmm0jb91mciCvp7nMz0ratRNScbzT2f/2NLXIlFYMuOgOSpye/PDe880Vl7Wmmqu82ur1T
hElWNnWjdQQHiXdmDOyh3ilcFvHyOb5DVhEZgtr5ma/547OPjdx2BRCLuL4AmU/YNAM7flmKzWQm
vaWk3HV0Ie1sXjdNsy5Z8qpKYuRQXeb/XXF4oOob/7Megf9TPv3Bd6liIY41h2AC7kkdJLE9/y48
feQrtfxmH4V8W4vi7q+JKxSkyi5RmaVD9gD5bY5bY/MydyDT6NVrdj5c7zQSpLMcry44f1oiwlYf
mThoxGmKzlL5PUby38DSDZxubtXrCCHuTZS+yrXdxGHFamTUGx/LH57JWqoqLLadHzbrSh+OEF+8
mhdlZMscVPRFWyIlLEfINrUXMOaBPercGr5oTR6X2GX3Bd7+K3SULEqzP1zD2HSNkM5G0Nlzb1X9
/y/7JlG1KkIkCW6+5wPFEcvJxXG2GtiWdO2rODLaxEi+8dPCJsxeDmkjxp4VZSV2yvp3nl4MY6fk
5w2ieVyED4SFH+AWyM+uYov083W1hiig5pfFRkxR9pFJQBqFTeYj4GDP7YpQol8n5pTA4VnEGR1e
5t0NWAroMYq+hlRsK88l7/86gzTzP41AUqaBfYZGyYkQdMAMs3VdPJ2Aapf4IVxUApLiooOKp26u
tptzzcnf5n6RWdS0V2pEQ/VrJ8d1BvMOJ8GkMEHGVDn7fj31NuqgWvgk39mPJIkxhFlzBrcS2cls
ITayWPORQKgSE+wEh0p1XxPPo0R6MpEg7JDSHELqiWsznoQOYk5bP/ViQUGeL5KbF8mHRO9PdDn9
Sc3FdyYCEP86J1u7PxpZZzry3+DrOyVWzBkX+gWPklPNjji59VvF2h41l/U3gRsy7yFU9s6rPUrh
QdNxMfd1lwlXvLXW4z8WxiCri3R346GAFtTRIXXPFxsZZz/cIDKpHj9r7du5JXWBYvQ8xQFlcGZo
Ov88+MV8HZm+0fAmZJf0jbSSH8SyvK/gQgo+gCHFwbQiv1jBp3sNvaD/EX0pJup/h24a+oce7kir
eRXfGhf6VQFNEpsakgo6b4fYgt63v1wu9P9GCDkRCJHZAtwMrRoAMrx6TvUfYO0xJ7AClSWkfhD8
a4Luu4Mir2kjtRfxn5fU7dgmSB4luNahQg4jlCDI0Q+aV66R5qrci+h2cxg6FByNFoKRMev/jwlh
zH4ftTtnGhRX1yRwF31isvxurXvhuXvK54nZrAUloYbo4ANTlCKJdiFRKcsjh+OhkUtiZOsmSdCd
0ol7/z9kCb6tLOALvd2CBx91mQRK2Rdzm5j+Xkck0kv1o48Byowv4eCmBmQI3FIactJ09karUb6i
sMoOyUgx1WUyIjtk3Hlam41/crzvuMa1h79PTJMgOh0ZEiUlvL2EzK4psawDF3ydr20FZvUxfW6a
FbocLMZFcG219w1HwzJzQa+O90fPdaFhgzdaFTTpjSlt996G3VGmGlNMrH9r+L0dSuR8FCRyalD8
6vTqg3THjm/+TbxfBftgEeAIw5DhUnDhVUg45r/Njl6VZA/vOLv+M4hGhMzGOLNADJq+Xzl0SD14
bXGbPZnl+YgxJyqOpY1egXpC3NY9j+LchGJ6rrEIcj0sX74M94zlcwe88p7iQZxrYFbD1Rm19Vr7
Z+xxh3uZ1Ajan8AbBa/ECysgCYmxMHawXK/R2dCYFeOLqKhcAJi8lBxlc4S2EKotqBh5cd0i0T+M
y2Sw00Ije2K8dcIjldT+65CM/VgQo6Q9VKjspM5qfwPJcXeX4V3EiQJTY3qEFMFEtorvSKgTc7dR
odeRs8dpMjJh9aetCANHQGKdMsarxps4HazXxlxj/AjIIzRnxShWmNxdYUR9MR8cKvGbLbbRN+d0
g1VeMMTw4Wyulvy/4rh4vLrStkeqVDEgVpIKXtbT7DM/4DoJxXC1qwxadZC9mat9x2ReUgiilqEu
Bq9ftTVVkZlcu/dPzZr6vcwnuWqU39+y4ox32FNNeaHk2jBwaFHIgUORwWhNt6M5RmejdiMyONnw
u2VnkssUOoofZatqmHC3PObvazonbVpM9oYupl22dDOElw02dp9wTkjB6tayxLOmfQ2rq4rNSS9C
WefEou1p5vYbWCROnJvlr6kWJWdcw2wUj4PHjLkOLHaJE1rHMaHtwuz2w+aSELuZlYcdQwDcu3Qw
4Xl15cJ2zXnfQecbeBrab+tJQlcbXOAUe1c8yFGOvJV1ojzjY/IvnRSzuDAshJ5WbffmJHVwfWpH
+dfPx93LBnJpdjwkLA6hePvYl3VRcRdYDTC138krrwkYuvMFx+UQrRLCVGMZkREkkRR06HBfESDv
XQnKY0OYN3FLnM/OP3opw/PY6XO903CwvzMJSKNhtZiGbL+Zly7kJEry8/+yqZvTK9NOI00tHEP8
m3+lGFjZIG6IOQoTGywbNH1TghCJEnd3MdFSfH/+EnEAdIedNmjdNEtQHGbYou6ydXik0Ly3uTvB
SD5KJY3aAKvOyxxas9hWrrduBZ+ShCGsS9Rd/mF5QjAZ+/QFO8nvENHX4uDvcpjCYCEoaBBMCQL0
KI2PJgKoc/Rt1sJ9UVmcWyEx/fy/4mWLxVFltzFSjX+2i22FPvbMMh124SMwnMZwZu+JvAD3NLHG
oe+bHtwQNmoRsD9/1XVF6UA/QbK+ytcVkA1xznCQvDmkZTM8FBkviF1jQeF05EMWRDUiZPekfwXl
2w7lEQBqxq6ipW7532oS/hKEL3JZGiGE41uRyCV9HcEMy5VorQGQk0HLvRGF34YbSc6FYYUq/4E1
zgKOibv8b1O9qNWX948O2usWkB/C9rPPCYishp1mKP2PyWrsjahvhBmtLdLjvBFmjJ4e7D3budnq
zjQktEtmdmteBkmkpum/ew9C56ZaTNtOHev2d27Z9e++q/BRdJNrlT//Y16s75kJaX8mIwQ7K2OF
bTtz1EzYK4NZkhhIvtPq+Vn9MTyxQQm/PiVKJp5vh5C4wZI9mS5MtzWjefe6xbElq7/WNExYU8yQ
lmmlIvBHLntPeikEqUHyGUM8+S93k50M50Nc7F+6/MKnBN4yqzCJCx0roy6LlXff7BW5jLDxjq62
+XQXaRz0s+tQtgd3dowvSlb3nOcz9o0Zl3M5HVfyO2/Sx+LuWTVJI0HkOca7/M8rw6kzMaVa0WSc
U7jsTJPaQMTC60Dka55RezWRUiPEqwxDgw340JIbf/KFibYleTrQVVW8sW5yqz2KMNkxebiG8QXy
4wbvD9Hoiv09aoJkIK+MALY8c49PLT5+ilZvhi7j/2wS5UhNSQdhSON5BX72movR7NToKkOOVXHG
xQyzJDpW/lEKfW92enUjCsS69TKtGh7FskW+XXkMcMT5AYWX7qBub2ylEp1wWxdNSAXTSY0koIgY
ary/VBfPPq3GY7w0uUtalccvkuyTkzbBpenTHoOJh6netCPlOvrSRI3lMYnVhUgw6hKakLeUNXhb
/yC7+wVayHu78ESfPRE+2r/GRDztAHAyM9LahDfOmzoxMmf2P6C94B+UwDYQBxGLiEsyePFS0oCP
oLSaPbgnmMERl7c30b+uVuxW6Jg8H+wpllkYEZ9R8O4xhL6/2j01FfBhvfu4cbiSEkWlngZmNO4t
at1ndFbcw5y4Y1lL/0dKDXb6jBU+Y6PXq5NHTLQ64CMD9d1XB4F7ibkvpRUONZp6S8G88wOAPALc
PjC8Ec8b6fWHmHgF9U9nvfZYqZ4nk/adDFLOKdOT/nfp8UdNhI7PGtjKSqWZMy5w7CCx7rI5cUHS
kkGpXn2kmD2i7QKBNIDAwOOBdeWhw3qx/hx9ZAEE+O0kW3nBPmsMxzmT/drb9v/UjjvUA5mDw7hp
QA3/gmXObk67F62lKaOkljSHUhch3XXojtErNOMJjYXQN/MX/eZ7hTLBlnOcm0cDMDzk34Zsr/cE
s166VPHMRShEGGsNU/nZ/xxw1ieardykKBTFdMQqzSdpR4t5qlkAySwY1avuh832K063WWBC7M6C
T+AypF0NHKatswS4IbFAwy8rNUe1sOJ6Gys1Sz+Pw8m5UsBYfDxlPSMjAKUfU/d6/+14umAq0QqE
fld7rvtJzqt7DXGkvgnR8oBEYB0SfkdfuAIbdazcko0wxdLOPQ8ru7oXASQ9c1t2ZLvF0AMF9Zi+
pwCX7P26LHr20zhkWTzDEVUOxckh8vXgul+7x5EMAwCqMQAxuIjZkA0ivFrKVH2YQZ987bM/dxsd
6E+bP1oVoDQMeuu3gryNHpfOHxLmekupUCfAaAnrhT8iMe1cOsbiY56EH6mH3rUHCAxZQM8en+qb
lwHpWcD321CEWIv8PDo12mMrlQAx6JW2+ic8KH9lfvCe6S6j+Li+P/fFyYNRWolLvE0vs7v/Q4N+
FtCMKyRHKXqU495h9wKm44B3jzZKsrOMo6M3EFG82FpM2mX58a2YhBy4yRIQ4BcRRbzWKYshRpC3
Tf4kxGwAPyjiTO53qEu/nqmdjD4SzFKwxRcTrQizJL6KRO7J89YHdTgMsAlE7f7f4ClE382cK9m0
EJVPB+61H4m/XrsVJgEzz3xQhCQakKwcG850zYHkUiqs7vES78y9WGaEJ0rRigL/sPoR5dEmWWu7
jJ9ii65m3zgLqu+HpjWZNa9GrbWvyySNysq/ookdhZWe41q/c9iHE3zmHChsaL7S9MS9LfHQIBCA
L43PcrPmh+RrX9e+0tvNYt0EIRBHQV6er7YsjD3CpdPTjgxp30q5G6MiZ5SdlfcZaEbluBSByyhF
o1XHStinX6GqeIE/rPFJkn1Uqa28Swj+mcJfTLeZXBfqFupo7zeMhFA7+YwPhcvPvD6TWgOF/P5P
3K42hS24ZDdaySHMNMGVRG3Vg+Z14n1U6wysYyLwIFhlcsAafiixpU0Sv0yY0/QiPR61uDjgOvJS
M0HDn7t1gypkLQEYX+qCrYMNAajpSycxYuzFqqkVXenJK5M+MPzhSESg7amHBvoBb8ZQuwzT8Phr
IqeC9/2dyXRh+8rz/KHSRTidCPWamzzYWUyMD7X9knqWom7llpxrBqe54+A3QaU6J/76sHYnLCLW
qMS7+nFrQ8xeftkxa66SJx+QnrhErF1GLdNZyk6Q2DwGvjDmOxtRgpCFs2dcmj4y0dehti7f+03D
EOrwqFE6uFePRzKGYA+/yr8E5m75wgofmiMaNhu3+o9hxEtquRTcTcwRqvNx3Nkk3QNq9okUXuZl
OHKTVCb5y6ak9eyUr4XhqmNbpXWOqstTVUsU1xdzb4q3jyVW/4HYlQld4PU42HE6WCU9Q8vpZ5eV
VYvusjVNFkANdIQdyCjNDjRxnA6LdJAw96HqzbquuZm/LOe3cs3eSLH69mEmuvLCWeZJClgh6yhk
oeUXz3bg7cqA+iztNjls1HFKafVa4T/oEgUt+qKOOjQZ5Dd0HaZHmCHEYFibjWXTh0LDeFN6igV0
GSdrMFy7olCZgkInOtqr6utB/Thhe6vSqppKUsIgf9GUPVlIMyqfffXNbabdKsgrlj30T7m/DCk2
iI5TYXdkpt2ULSUoU3bJQZyRpzD5Qguc42/vO5l0U52Jqsoy6sWT5EM+8NCzMXiB/XOt3Bzi2/iE
jlfFr/pl85gJPmvqkqrWTtGbaao86+3QTVad6u8ajFPBnIRHhc+h/t7OhD29DXxglgFwleoHroMO
KtpZ2j0RBBOCuU8gTFRWrzmLv4MViTJyOhj8HKlBxkRsF3yew6Vdm9l5aAAlpBPDn4beu+mEaFgE
K0MZ8pj9VjpI743xemXLNlUy1WJel74S5dGHtEqsSgOviArb1AXZSce0IlHHgPvDChAwCfmThO0t
mFUrD5/yx6xlr3tzsOgasaVXtoAKhedlbwelOi6qhfXVH6z4ux45s7IFZ8jUyGCS3LG52T4Wkrzz
yuk263Fj5o4XeRHLrnxvfdqssR+vPdNj6hLKET7r6opdAvFa/8yf9z8AAEJZ1+i2MUY1CrEx/iFX
DcGPvY1RgOYt97HowsK7KXQdNRvGbh3gDfyiKO4z4DMh8PXHuUy0iImk6N284SVKTisU9DxPMok6
HIztMHsdTF2+pb3uWed/ucI+z7a+b/GNPBy/RNaPnzLh57C49JqzY46XNIvcLC3175B00wHGP+T4
TvZNEIEwODIXHrB8ylAKpKHNY38CRCUofd0xrNGBTwzOm639FJTQ8+DCpVMH2+QZ5rHoW9jTmD8m
XV7SVZPMfXKNBHYkl3G0KmviLU1phWrc4U7VuKoJBlao8qd8xrPJcA18pEDUgtKvNvyWA4zLY4Kx
OXLIRJV50CGArLRwTScG67vAHpyG78HJ9vYcQERmyAZjx8CP/USXcuDX+0VGMCn8pidGGXz4ZQbc
6EV4OBHyBWYouVoN8va6TIB31WpPmNAtu1VUEAJ35kYvtzr31vAoivzsYQLaiIzS7ymxAxM/jF5W
esM3DefwtmV85qoSUFNeVIQAcr8CUjGKCAQPokLe/29QdNrKccMWOr4zDzflwAnRatv77zY2HFeM
Y5pyO9NLaWCKoSUe1yow5wfRQdl2vVmGVZtSfHeuq3oNcEOVrkmeC5YQMN3Mg3ZOJn1P6kVj2lx4
AjHIMaOH9Xsh2H3wkONBE06AkC2I/1amyCqB96D71IJR098JdjDKK7rnb8b8v0p/i8EQosg924a8
9e6XHlS6gkpefRFRHJxkAP3Do3SHegRY511wEMxYJIiH/od39jj9Fz/UzQwlEeHcyOMqacUSIYhp
w+8LyN11cKxJia2ObnMsl5t9Ao6Wc79H0AsIkP5X84QLRkNxTj01nG6pYpX6InSp93LMFFPM7Yf8
9i+9uxLtL+s1CXmYS7+TeLoDMGp+hjowcpoj0hyH51hRoE8hSBB/hvsFdpLhCUAilldZ8+M3mOCI
aPrlrMSa7uwMIIYaNYhDElKXS+Oz8VRjb2a/z7fR8f0R3am20udiyTFIkMPjMHD+X/FTTmhfISm9
BhixberlHG9/uL579zWMMZCKslSK3Q/5flUum3Nosx3RFnuk+e+UyHEMFGx1Yd7cYPhVw5814/8Q
tsi2W3uR46blD9t8TU+M1aJD6vhqVutYj3nSoLRLQsXdMb7Z0SlQtTTVMB4IMnkcXKNezK8lyoio
QYz2rcj6Bua9kRKvEIJIxWZiB3sYlTIys4S6UtqbyBmWI79IPzp445zfvFLKuzBkY8NNers/H7Gz
ESxAzZicYlLbpWMLrWdEEQ6e7vgEt6oQUKnaOV7JbxOABkaWha0DTDiy4Wvb4mMfuXBRtm8N+FM5
jsE/FT2KDO7pphXXCDVw4e6ORVIcSfefaEJqWTUqIQxlto4iWjM58humv+HjaxDvy4e13+TI2p4V
tL7GwtHYzzMcyUzJs3lNIWiCfHh5dYLZdTT+JTmyheb3akoQ5V522vbjKP2fKK3rpWwI9bykivTX
/hkuaYzg4/140EB17efPxA7FoTexO6N2ft/pUEDMij6kGBskxHRWctubZJzUrTEN3if1Mr3Pqy6e
vvm2MR+ikQJga4KZjVM5YhIkwMMZfFRPn5xWXNqXPYpc6UmqkwmA8qrP41Yk2x1X/TsrzRmUUPWg
/Hh0UChIt1ufDtMJTQe/qhMwUOz1+2plbGpvmDG7P3OEXYd/eDonDe5R3QZpEjItap1UeZKas8sE
8af84T6TcuNU9cTCPRfH2ZbAp22FY1UGQ86AcfbsRJX716QIuHhlcuPcWR7P9xL2P0Djq3c952h4
YrZclKC1pmphyt3SYvlcpgukLimfavgFN6K06CKWYiRykvwNZIrb5RMpMgufs2jpM/9Uxv+GCTq5
U28FwTnaKKGL7po3iPCjYYF5faCcFxFOVtQ5MnHbULWxY4weyHZHgRnSuxV7O228BI89d4EI8XFu
/5LuFD6FaRDQs30ZxgSz9P7pe/5uFVZ4I3/8OsYaTKIbKueJhzDY7TarpOk+F8s7TPV74P5hX7gn
S3Va/4VPL97jyEeq/jLy0TSE1y24TlZGo6iQp5KJGJ5Tg097G6iNvHFMI8CaLp4CvezpecVeQEgP
sVUUxvf8Uu+KCEbr4IOs3RIJ3kqoeJ4f7H2PDgxdIMpLIld15ZZfFJZh88U8OZJG3tVvzw2HA9AQ
eY/qe2iat2jmJezpWjvSilVNF9W9adISLVjyHbvNfFbjkVZd7PhUoiws3NlVr4+VgkoYv1L9AU1A
RMvTVrC3tpAGrmO5Tc46bXPtkkW+QKIbOlYP8G4tvDGrx5UM7A08T1RVkM7OnUSbWjiP44yeMZSa
bL7gVv9dRi+4Ck1CIH89XFualneOGb/4nqdMu2lq9xRhbSdVhCqmySL7VWAC12TB1ukdopDGmaYd
s6gE0NlVkTQ0/LGJZfEIIbrljIYLM09kZuIb+Rd1ooTpvrM3ihUV/nvBP2kYWd8gkIYBxE+s+WPc
r9K+g2UhdHisScqQkzaVsR3tiw4r0PdnNj0YT+YDjvBKaEPfno+rx1/ESO9x5rB0SuiNeNstkkrq
zVG6fJLIAiU07INIxQjqdH43Lw2oDy4/fWUYMwI7LbSmP9vPKL0C0XgRvXVJm+1Qi+QtUXSgHzA4
NCs2o5pTzstNPZk1NL7aTqmePmLrXpwH+PLY7WVw73o8UEKvKLamB/9uXEDbzPNC84vhrK6FzdnC
BuYthLOzVoPv7pzwOrwnk4KDoqkRnitAhBV7ZIP8vgT0Rwau4ackKzi066lNVDYjk4526yqbK6tp
BwZuPana4t78zRNudLix2pbXTUO0Fwdwj+MWbMjlZR1+P8+ILj6TXXcMM1Hes0x6g2nZQmdxuIVj
vkwfakY3y/HF2lHQlLtPwHwb7CdAj0BZX6LK/knSE5sUMm3xx4nMWMjj5FROGvpeYxeXrHG3VBM7
z40HuUyHu4P9CoByccU87CNfGTv3muxB05pu4Ckea0/SQDyKJtFWzOphZ2ptKYFn+9Zr4P+hRja9
lnUWNaDOrFxqDhiEDQB9eEm8+/NkgnacW+1qGGUGJvoFZ4CyjMXV3z3OcLPY7iTuzNIy2wgGvNhZ
ANQ0EfJPqHyGgFR7OeD4x/G86vOh540VDepk7EM2PU9S5YVEBPgHUF8LAtZ5QfplNVaGKjbEHkxu
FGuhoP3Vv3rwPIzBCfGxR7QYisQMyzizLAKyYROXdtYsIp+8CrBEpKPNk32hDqy/Icx8N0agso2X
6JduWDR4ym9EIbEV3ixTAvb83e6RRc9+JiRt/9AblLEPeANIn55V++uyyNK/G2n5RZMx5+Jo60Ll
yrlp1sIsgPy/m/ODXGFl/Pf9YGdys4FFniHI90BtMKzczQkm2kysz63js721j10ef9kWRC0uJNw/
QT+GvBMVlhi+eHv0qJcAEn+aS2rRwSJjoq04odLO1JD8+Z2/x6LHMQAEm3S0NuNUJPTa79evRlcp
UhsyyCPDreuvVceIoQs2Xe3VcrlOe49staILkH6g79/PUIQSmuc4d4GlPN3bHNHZMB8wCezcCVw5
iPfxbKRv5z3wjy61MMReG8bWEfoFOXUUsQeUYjYDssJ4wTNVHnIqr0/79Ra5omcOHcjn8CmClB0a
hAFgQbg2+Efzcw/KYBA/1d9y2IiQfPR5R/fAlko2jgXXwzR0HBNtpMAm4JQgq78e9xSsM5lWcygu
VPwDut3rsAak+OqLG9pTv6N2TAG5eR0IhjO8t4aIakPTVXE/0iiq1xBVLh4dsUhMwd6Is3FpjTTP
XMOdGTLwNMMAMe0KSJUcZNDiVCw0qbPMC1A9QditXf4NXNqZQXnpE3eqHyZv7zVjLANwnNEEWT13
lAGValbS5IXI+2rGUYh5goth2J3eXrj2dpphvsBBdbRQ3n+58WhdIiPCWv1v0helSqh+U7LC+R9Y
qVRHUNF+sDn+RJZTw0dfcjjzcBg8qDCoje0JWYYhn0bqUuurnAFBJtAbrVjtr5AtiZQhvHQ+Jhvw
VJWLjxTi31wbYIe91O0uKsK+GCUO8DozlGH18Ai5aXPKBExjzezC8Romu4vOJS6dLbT2qSwBwQnu
p18UxlHpLDKojyyUHwfEjtGQUoDdNaek+USQqtr/8yYpN6jIpH20Hb67If6G8CPFXOyCgb/9nzPG
4n1rlLDfjmQujxSXGEcKucwPUgPisRekr+NDTAtHrmzMnUSA52Zexawp6/dMZIn9GI0krPRnecf9
odvUIV8dd39KdzsNJxUwWnYR1qjzgGM9NDe5DfTDarmTEqdJMeNAlK23ooHULK8sSt/yO42+NlHa
hRnyH2dygnJXmLnYD9XuKMbQkJZxlr8cMloUOoxo3/adHWeWmR5e1Bqmpbeiakg6bl2brcNTegPk
0VnX/8+M1q+AEoWN/vtYtYVub7vjWgKBK9LXDQ+clbcy6b333+hXepyGmW4eI5Cdo4TRyq++yNAg
hoIltDIXpdp2SkBr0v1d6/YW5OTQDdbQmhm/x7J4KSy0e8xyURykXcjgd1gMXDdFeNUG9FrWc8sx
E7CMZag1bGfEIlA2cLfz7fyt/MBQFYHj/uYUf45rseUCqB5Pdz125WaRr8yTApta8I/UaMRISsTs
YCU4ZK42vFR67M3nJaLnBQrcRk8JQAC8/elErgu+t9C0VNEXNPmqJ9XWHlVDapRNGX26P1RPoyZu
OUsL5P5EpUCa/7NsyS5jFhBOK21MwQxeIgM+9XZuopvWDwBDlRJvrykvpokJ2Gj+f6Qc7uaKxIHG
T/Pi81fYDnnG4mIGI0cCShXrT4WsG9gywlUcdeao1kTA5yMS+OZJ1WXAwvJERDfwpjMnLqdL2rFa
5W5obAk7uF8eVVg4j0hji0C9roTq1Z3b13cQtZPZAHCDSIodBUDYO0C5sGs9CEzBgOk2S0wYQsju
ePYhzRcjig1yAv/VgfRVPeWjIoXD/RxF1X1VQrxuCPB3fdaK4KzgdSeWDNI/NWP2WmlE3thtXbzu
jr2+fs685M/wN2ZE+YV//hZ7Enm8xVsFegXpLOsOhnEztQaqEkYmjb3xVSXDJQLO7uLeioFTm49L
UkVGp7mL0dqwqneCKVfTOs2DXF/lEWaIehKHxkubDs7Rt8OICPW4JTQEhKNkyPoVqoBTtgRdMZkl
NlpsQAqCGtOPnS1uHiNMFxEXbXhkSLjZ3k7VdleGCrrbn9SCyFII6zMVdDD1N59RuF8NWnCEIvl/
e/ifh1sW+Hpfne3G2JMKhcoLD9mhcEhQrsxilpzYdMoNID2aB/cSOZbqfUamKNIAFr/fCjvuU+NQ
SYzH1+nLxp6w+AVF5kiKAFikL3VBRsVzGTlsieXR+jOQU8wkkZ5eztMASul8Xsn3GRqHgPwrFbQT
F8rSlbBWUXtmrf+X5RB7mFJhLLmLxNfrzEkQG2AQXcGZzaWANMnWc6/H6bKMds+ga9Lr0REjK9aU
fy93HfkVIoUvGVanBFpADyPNlik2lX8o3raYtRqG57xOrn+ITE1JBwiHLKBNohnM3Im3bZgInbQx
MDhfBQHO6VLfPpQzvx8pq84775f8/E8pHtFIBqOoA9sP6mEImiD5AK0BT+NF4AKZSJYm2NXRsDOy
1xcGarSnmeoLOWT84M+vfsJlJmxwJFw0vOHr+onKFhstkWYLmnoc0vjFuYccJEGVbd6ckCd4Gnf5
rK8zAjxeceWyXGeg0umQdrF6ckrSBqF+F8ybquYlJDJHjAjz9Ae82I6aYQ7RpFyYV3Pg7WeGNRc5
6flbySPqphY3OKzcb4p2hIidTyYH1Qt4bnhdzKuIAi/BidOKM++M8Y8SiJfpiKEKZC2HEqJ7K93k
nsMxJdpEJa4sqeimeQAz8FTrD+S0ODUNyzVYGab0SXNC/3fcPaharFVNjD3xeYO5Ra5Zo4XFvvJH
svLwMyDk2gg3YckwhZ9e/S5lSGcthW3N0v6pnrrRs0k8PfVeSL7NHebPa77BJgKSQSLNPRFeVaZA
X5phUT6ByfJUkShdlwGdvsweop9ZxjRuHarMrDrvUS7DJbhA14z3+vweixDyUMaJLQlkf7QmEP0h
Qn6/nDpHUhP13Ct4itop3AQT5MYnRa/5OchQ9Mviz37/Le9RjGU9L0GJuVLT9yH9zjCS+mugOigU
+Op3BCzBzE22daJuJpQG87jA9Nc6rWZ+Sd+q3M/QStgAGBxgIb6H0AArkUsVmQQmI55OttNQCSRW
/i8rHSdIGzO6BXYyLqfbSoFVoQ5PvPSzp5yCBLcUULmkijbboiLVPxEICZrZPTw1xMMHydtVSN+p
7olFwrAQ0IjgQzWruPoDjPNCSHaafd0kGUfgcJjAibtxzf/44fyq/zF3eU/0gokf49JWtuRvGpEO
Vpdspf2wzZE18IqjWDsmgIX64DvNu0YAp3o2cI1wYQkccq5n4ILsPTQFZWGO3GiagaRy95pRsZKz
Yw28gB2ldozH5TkMMlB7kRyXuH5S8RTG4BT+dCvP185L1EaQLNX6nMAVLX5tcWTj5Osx+ZPe3QSo
uzmb9WUzH4ENINWz/PjSK+98b9wJKXTum9Utk0VqBqHOFvbKO32cN+rowvCVDPWaYCq2OBReafNR
W9ZuKYobPgGANLS/J+IQaxuQ+4/koy6BHqrzg4pJbPiKS1GG+GaMf0x5U0mRiTrwC9SxMCck00vE
LhWWB6ywgXZhnFAKquVfjPim8uE+GLK5uV0LNI+D6c/hM6P7NE0UNb93Tk4sRiQYHYtNVtQBlw6Y
FcfYqWMlge7mxZnVkEsuynfCJdUox4DyQrr04Vu6JVkza5vnC3Bm6yZYa8ih3/gU34dR1Bh/4TbI
MYFzbVV9bwjUB2F8htuRF6ny9j3UOEIQflPjU9iUeLoL3dMyV9/yOVw5uExlJpQ0ZgflcNG3+UNS
9TEaUHa+Ck/DqMSeAQJXa66E7XUZyOZzc7FewFU5HZw2E9R7tqOkwU1UU/BQ8dR9aPumvCYVBurR
NPUlj0a3YJZKTwRRKoSwIoV5UocnRJP1eOf2rRKms3/wJPlah2sS83Y9ba9J0r1ZOomAqR9731fh
Yeq3J4kx50YkMFU9IBgtae2oYT9jRnzcqMxXyP+U/+VePZFArgodZOvgGk2h5Ew0XmwUJyqF14tP
4+qzT7Bzy+h63zRfATK7D4cjNJvlZ9pvDAbf6G2WA3YrLHp1YzzYk2ryjhCtVPVuAC72i8RExuNr
6KwddtBQHTYvZqZLy/18ln00AMOqJkEZ/nsHHtQCAHvbIBR9ROH7qBBRF8p9wOK1crw/bKvdW2db
brCfJGWCXEjIDf5EiEpcwOrCtYlJi5Ny67pTLQS6KWA5X+UVEphV6OSJTF3F7R2vXOZ037zygV5s
unPgsHXpB+OHxTZKb3UhYHONwpIS/e2bmgcCBsJRAUez8ULqX6Pjq2K919ZShPo8jaEk2lvplGRY
uG5tfjtPkjLuNC0xsDLtZcM9OQZThd+YmaSgokksyDzJBPtH9axDcNC59Zm77kTkJla80ytwRlnl
bXEQGobPVoi6nX7dIxmVeNysdqCE52FwybZvIvTgafMLc5sSFfQ8nZzFSf9ifYHIcUI3o5aOHY81
NFrxuixXfgmN41nERQge0AADUwDSyWuA7o4VSr2Q5oJRjZYe9cgnjMLFZ3kuyjDLIhv3pR6mPSNe
CIdtm3MS8uaoall3aH83q0QUOnVVpkbkBncWa3VjpFGHN23DD+xhItP6hA/2iRs5GFvNoMVqYf+Z
/gkK2ML7xNrRYn9Bi0061oaYkXVXAiroOlES5mU4Sp8gUIBYIHMGOQDGAXg2pRXeiV26X0SHmTY6
eFwHtI2+HSD81qMCPm0YhsT00idHUy7QbdlYjjj+m+oDauxf43UNFJ8DtHlVJtuX+1McTuYTSe9j
a0X9paadwkoFa8HdmdIMLS/kC6GqT8kBgN3y+f4ul1Kd2/9g9+7pcuuaIWfbTzICXWjRobXyRK4j
nfty+7iiknePEafxlcgFd+MpJlLugL0CCEY1D5uVb91EmY10kPEz7jazMw86y/eKtZFTwSBT1zyl
hUojAcoHO3oaoKjWyHa0U1zaf/UXGITR9k6QZHQv1wrR6AcNZMGqm1T0OzynVnPsw10ZuU7GWoWZ
dkajNm2VwfqE90d1w2FZ62zvyBSHtolzCJZCqepyN4uS7ReRqjbmR40hXmlxiEqDn+1+DJ7h5I6l
q9r1T0Tvql4IVIkwR1gmpz7nrl5E6nMKrNf5Lsl6GiNId/+cWLn5QqrHUsUd3HRHcLmgOcBK5uBk
1/40xCIdqvJuteby5G82fN5vJ/B/LYuZjHyBY1pyQMBAoPJzi2O2N3D3ZGkdzTCM8Tw689R8OlIM
cAcdaDsyW7RPwoc3ekWVQXF7bw6DpYJgYKs093vvngcOQh2ai6W+pyeV/mm1k7fa7W92zuFCdu+d
jizp38R64viAtIFVieHAu1YDIQeEp/6qJvJy/15g3vMg70mr0bFTAufLvJSHh7y+skB6gU6lCrWW
eWkhupKIyR8FDrzxs/DpVSQnfpnxU9OOnK+29zIgPl76vuYH8xjh+5OlADtOILe3KQI54t+B96tS
eSekGUDC/KswPHOlSiBxwrfdrSgtCAHUCs8QcygCfGJjzQdYzKQUVePRUPHIDsNll9fO+zBu9EBv
vyb9H8k0892nGEMJJV8eeccHi9cotvQlRxLzd3i33HutkvD1ANWwwoRd8cV0bxxkA288zWcN3xOf
SHHyP6nJCLlnR+fnR6bwzZhRizYtifD3M46q9N49+azKJ9aVSMh+pcOBo0ApQGMDm42qsXRxUt1A
J6hxrIzhRuOl0yt0CV6oC2PskbgxQKFoNOhf8yXANAjiHNnHpVcbjogP919d6vcA7o6qcBhEu5ny
nzvuFa+DPp20dF7Ri3olQXLv1FT9YI4FaiQva6bs4mpEegBJuLYs74CqVu2+6ftaOQnuR0PlfsU1
dK+PKLIQrXBdQCOiuiR6NBWrdQCNT5a/Tgzs5C392OAqZZNEGcOtSFV6Xy3KxozEclGjN9BUnKzl
m/d2EwCeUkkUYK4sBpcm4rfEH+kbmXElMT/3xpYqAZNnBnrskX5C7AunSJ5F188oLY6GnNBjlQX8
PvPVfcoposoy+VG8sxuzb6g6PqfCQMxhRvWg9VVzE2weSyy2qXqU6E2lRAdqzEiSzzCQpv2PBymr
yGHLvhvoVPuNaS5idSDoRBOqReeVcaVSkYF3MdX96Mb5nP9B/KP4mLRdeUr91UfjjwEUcqxQLv7c
gKAP/VyGDhnOXGouWlRVHbfFd8Wh2hrWeNEzzdt31zrWk9vwHLUaqeAJT0Av1xU6sClRnkA4ABPQ
A7B1slC+9t8LKeynoKybLVAxtTS7OM73gE9J+yRJLhIzX7zWrBgSDxAsAcfE9yp0HejTCLMwZE4x
VXAFFH4hIBL/0LAkyYB5013RffXaby6Y1XhlMDcjzQRfImSAMGTZW13QHaAbDYJ8hwQU8E8VUT1c
+NpPqLAQszmBHDwPOaegOcRq/4DLbe1SPZd41NgOjXJZHxVI7EAIvRnoBN9CSbq+303dlsy79k19
EqVh8Q0vJRRzlWqx1zLkiDmBsw46rhqoiRSFgqdb9aCJi+IWIaUdLIW2sW8koWA19eBqRjdvTeDQ
FLMjd6PG4pxLz8NZ3t9QOdrgvimBgfZH1othNkajEyMWyoJXj57MxLZ6bPS5h3RfI/ylGyEV7FfX
GefAX2datEX4pf0nQbWowZT5S4hsER/7TOByme83sEOzDgxgCpSAttfcZYPFDTgd35+Xmpst/WD8
h6IN3Jsj83Cidc9t4RSRE8oCskhOuPYJyQfXIEd2hNfo9iedHCFW5HTwZM7t90d9LNJM31pwt9bj
IPXcAEoQUtseDKzOXAu/TI1LG073WirnJRShoga44d1DqyumHYTkAYfnwjdmcZ31zYzz0dY7YKkG
IfruQAGAwz4r60U5XCvDurutu5iJeTvg0EpKV4DWXDfPm2o5WXgosvTYIinWwZrOp6gGIKHtEgco
jD44q3hmcM2QUdHCn7Xr3DoNDRRHUeHzhtyK5iSx6ZYbnvuvL5OJT+703U+Ai7j/f+TqssWnE0vA
sv6cWp7GvUkPrYIbzOXBpWQuCmgwjwEc7UkWP+i1rXuo7EXcDU6lduDG6a89SlNGq503PunJNmah
+Zo+CUgmrMH5dXQVZGdn1XG7WTHmaLUAN5vu6bc7KtI0c15s/O+FGZslyn8ksjvZ+TN5nRExe9/x
DzXLgVrp9Aquq4xq+VkoxLuguFkkLPHB4KgOa2G80QrnkUmqNd6Wtoi4Q0CT4lxt6WtfOkewJQ+I
aqUd/zk/rhV/w3r6Zxl3D9YnTjjZyLe4+3K4Y/pNS8y75ECP7W1BXNiuEmzQtpkK360eKr3yLzOS
zvmA2Mx0Dk0lUYf9i4OpyMQcPwuduqJ34XIu16M8ss34tIj3VEcCZy3VY6SEIOuTK8Tf4WcDknDa
ZVEQ4jw92aNXBRomJ5Kpn0xN029A6ck+Y6mbCLS0SsTTVXJZBq1Y0998Jbrwoij0MZK11Qb6/g4L
BtrztKhT2YIKPtDoA6Dt/GmrolUrmzFqtbfoqRNCkv7GY+bbkFCprhtVSHC1WYEFrGqxHGDctPkP
n5Vo2ejY4W7DIrnBdNGOf139X5RZzzgy2DPLN9FaUJxtLomeccPFo6EolFhPh6jcH4t/amYLmngi
cXG2TFUc7FIhM2W6YpMZczrRVVMES6ulswQIoFfrERoNEzIJHwQccz7MbP4BOGY/nZGzbwnuEwa1
+oLsIsFMN2SjPAiKFWsIW716MbUOtjV5audonGL0thE37hu6QmcMT5XS5lu+LoGB1jjferqbRFyv
Tj7ifzWeNtw3UM2TZKnzSHac/DTKJJ3KhNf5xTmBNkWIzxY7hh/W77ysEF+HVxo8bqGOBTNt/Np/
J4bIssRtk2uSKlt8km7M+nlJsATklxjlVM4uZg8f/cR2zrGF2F4DO7M0gTxyKxno9MUTvyFKeqnk
AcLMqGwfVt4z6qU3hqpyj+124gWXKpqqB+9ctvsCjzBdWlumRV5Y+R6ulV9kOyvQ5F78ONEAKyps
OGvBJbiyx/2NgOuzUhp9Uq3/QvQVK7f8A+VvqRhBVJwJeAXf5wgPFXtKsa6kP15HWdoGU/TTjBzr
rtkJkbsF9Oj7U/gwsPu88f3xilF9cKhkJ+AOG2dj5+uh6XMlvaEzTJzDLqaRQnFUjXGoop+y+uVp
egT76Z0zhujjD7dN2LkWagNZlmfI820Bd96d9icOR8QyyxDiVJtmioWx9ygWyIVQNsWqGlxoFViA
LmIGmTAmPJz36ZIK1M3qHBd45Hxpl7rjAee/NspX1TEV8TOWEYOfDSc2Lj+aQf4NtXwyxg84gbTE
Q3o72dkCcis4bCxtg/PWoV3mE1nnT9u4tLmyonCXKYjfZ04+rud4ZomjHfBWYjZIpSuE8qdHtcNS
MKvTASyKuk4oiNgh5L28qmPf5j6Ql5kI8Si79WzH0YukSpTY7KCg1QWwJ3GHSOsVhv2c1aWLtXW+
Jlhi2WFKUXSP1BFwx97fr7ysIf8ljOmf+dF1rfMVgX4HyhOq7Wii8eJ0ssSfYtJv+4sYTqf0Kis+
laDN281KFS8khdrlNQD+uvIF2Z4t1q8pjblkcgL+GFMzR+X9/bPtQ8IVie3Ep+5XqoboFwjqSoVk
dXPUoDbaFAwzEyhxbNn2b8aFY8OiAx910UxogxNLXw8Q65rRTENa9QZdzW/fCWBqUYURCb01wKNY
tzpOEPXlJIn4aO0lN/Lj1mvetflk7pK9ELbYPbunAg2nW7S77lF6SK27wmwuBZAu2FNYhBjMGyqi
s3vyjYh78bZPuKC/V101ovIQMC7xBbg6cvmCnTZ6Y35P+7+6/hSVfCIVlS1cwYVGFvmWzE0+BWLV
b1Um2GMtsjjJbu8AdGz7mHYpq26ZPZd8S0NWDvyGkVyDv78pYzTyn3PDog0Uh90hKy5S47w+2iH2
gDzTA1R+l8qtmz4/uYcIFtFmTbwju7zxmT+4YrizsHKtYVqJD8HDsWWtYp/QFva7+3UhLoJ0nbSK
+hIhokQQzNPqIwg5k24LAXW8ngKgr49eZ6AU/CqByjYy4b0wjmImI2Ceh5B/LLeXx00SAUEtcyrA
wnigsBp+YjK5kZcxogAonYXTFxa3sSl7fw1rY4NvPHTU84vUcyp+V734S2hNWwTxJh8oblqT24PP
fIr5v58ChPEkl0qyxgZnWELu3rVKFvcn1/+y1lGyoQGqQi+RwGuUofNuwTgHnyrMrO1Mebi5KB4z
ssmjdA/RXlb4Q701DdKQNEThAY7P9Pq6Dez7FDUN/LWH4zTCTJ7gQ7nLhFWOdsBrBbvXhnpyyILH
i3BBZFj90Bf9UWBj0CEBBvzgtq7lCzl8sP3nyvGVRlEpvCfEzvMnTyLGGS6O4bKVbkR+b+5s7WgP
iC/zBKVnf6ujhRqvubnY165On0PICKY9jLlqiv71O50kTOUIbrZTdEI75c+vSSWZIyqHdwg72PgW
5w7lIvo6SUuncI+6ewyWElYcO5Z3MUD+T+zdpc+4sInUJajxZ2Rdt7QHqX7SkIb6LD2Zp5PaJmaD
ay5VeKb42aSx4EWLT0CU2qJgX8Rfkfd8TY43HRcMN83ZEuMUK6dMZ1bmPiAWLBCUk1xsvCmQ5P2j
2vRnu0LO5RktWEd9Dlxhyf46t4tJuZ2u4jFSENrvEiVfSvBCmJUYxFKalzTREKjdE3QxsjUmenUU
lgxG+OCEsP9cQ7qmc3HrdY5SWqJSAvxcXTOcC0z+dieFYfMxLO/5yCUmO2fEapJSTfFI1dgjoxD+
TQyVv4GmHFRZ+uDNM0J94FIBhfJRLrTU1BdYh1cAR5l+950EwfmA0ThJLfHuuTcbIAKjrcnZi77z
iUkmTYb4EqdukNs0HfQpC8ldE2e0pMVDCy3BrSnu0jw5/U3/EoMlXTYrIKXQSRpPyE+NgGwh2lUi
hbUPIMCKiiV/hVjdL7cu8VtsT1uJWwtqXLLHfMAqfQcoCN56dDOXUhbOktPXjRH/qoIYjo4n2vKJ
MhsV383GD5EU9zD63cNUaBIfweyyo8DMjw/F1oZLgCNwiWtu15vU0Y8F3iwmitdr8i7RYYr4dlat
loYppcLEpy4RgAABYPmVZYOHxjjjIf4vpqUFEqDZoY1mSNaS1XGahvLskpdN0xGrGycj/6FgHfRi
m0ZPClxtoe2y2MgaZRRx2KMdh3VGElbWpcCvw/ceVD90IHEmDi5v0Gz+4FetIK/pf6lKrgH8zaDN
wRJb3xHSZKgjVWZY0ea+2s4Hpr43DzvPQdA1Wtpd+Dd4FdiqRFKMC1A4/Ov9E0Un2yti8lGgWqo3
mFUIunTLGwYbNQ0gU/Mzq3cInSgXqN1C0Pr1angMY45zwJqLUInQUgxAN7q4xSuQWN6bwwnwFFr2
lLsoJu64qz7Tx7VRcid+glIV6pE06HRYbQTXooFg7nE3i9qSEgvhaimvzJ7d4podXgRsOfukShFH
JMIQ8u5R6letnCRq8HaARZV1//HAZ7moML3Tk2nEq81LU5JIt7YckDyyicga2gStRSWu+YZrQWU1
hF5tLL/2cFslqR1p1wowUop7XUm8eoymxQNA7sUWzzAKoORwSvPyzgKRIesrefgXRuR/l/OnagVN
T8gIghYlE/zuEHpV6Kc2W66LBxEcWTGJqsgrU56TQVHGDPM+xf4miHPuMB3qUr742/dnuUjEPKmi
7oFKR6xY/IQRDQSIZyJH3D4YeLrvIri8X5mwLJR9PNaSY8HYSv2VXEN41bk6xIzZ+PMfCX2SOCPW
/V7QAY1JlLFHzzNYRoPIb0jSnJrteigxY6FZ5AYTM4mVT3QDF+oQVVRoawh5YA8rbou5rPMD5Pj0
JtVyIDKMN336F/v06YzSEVXGTSpTjznrK/mwaFZL/g8VecUeEmbB40XwZAoBrBxQPDy4bYrkvQQj
9CLBrx6tCCyjWFgmMyI6e6pOKRx7fLeBpH0ormJN2k6W9z1SkmTBp+QBW3BQA7Wts8IrgYHJDD3S
qqrqfY2iu55tzmCJZ96NEAPmDPJ7O6+A1A2kW7fau9iPH7DsaHbFNW5otXi64J/GIeyvRDw5EnX2
M4CzUe/NJQyzSB78vxkAt6cJhlP08spXoPZk9E778hcKd6vnIKve0oWwFyw5yHnRXpy0sJq3bllO
+yqQwqa2H/KagIkTh8zPubgI9dhs2QrUWSyVSbByQbeb6ZGre08p9WOvd2tp2no5bZ1cWBcmrPDm
/TbcNFv9OI6k4v/30BfIA8QfKlgiZSN6QAXBOdW9yzv5BJxEBG1SJ76ykVGrpvXsM1DmSs2DAwys
Oi4NSBqZfGTidePF1OfofR+EQ0t//zcs3nRT46zUYV0u6unaPkjOuBVH4utLOpGQtpuqYNOGiSaX
LGejfayxAKuDtowZbO3IoSFsTule9V2Td/gVOZJmOOEWZgZ3Nb+JfR2EHGy2ty/PZe+clr6E+z8b
oVDmZ7X7ELoBIJi7BMSnCGA1LAv/XvHx1iucdXwVnX9bFgZS457v9b79pni74Phuji1SUCochxYF
Iq3LCwMOk5gkfvZEtFHFKCPsK72saZwM/3TvCAY7wN8Iy3tYn7zpCmdtnLkbEmOkAg+RqRHoekU5
79/YNK5x2XlSWx7/6BxZRcsiHcqLllbu1z06gmgw0XsKav4NI0k8Pacze+cKDdtH54YfjoxE8MG7
HbjIXwmF9sFFN9MEsaYs7bh8uC91Rtem44vFjCZlpt29z1Ww+IVLKais+MyoQjaZyNpvY26TBFS6
nLykOdCa3BMpYP9SliExV+WrZTjGcuSUPzKhFyjlCg9o9efPO+oYgKTi76YlfthD3y4PO2x/5AEv
GJ00v4v6+htOW5XHrSqXH2OLggxKXnePsoqZ5WWrwCvyvlPR9dSlwd+h10kgGD2NxGqSNinUjs2I
iqhnWiD14yBl7ppuBOnQpitsAvkwFS+3aAETpjSBRZcBWT/Hd1Cm2LNIPDPQwmCUzlUSfmdzQJjp
JB3mFjXRgP+MlF6TXKCNbUchyQ4yQxxGeTKkMf5Q+s4m6UmPvV+S0yLXZ7BjUykHEjUztQA/u2D+
MhDjZGqXR013qLeoUvq1tDLZxoPyE5tQpV5P67n4SB5GxkQnHu82IFo+U/7jiFLUr+n+foDsyEvm
U4BBS9/3JU7/we2X2KY82cIf3fOXqcmilnqgV3BBSjp9QxbZRxnrcJ2qLDJQ1B8dKwKg5qd0SxvQ
9NPxbqPRRHTaU1+XNwhbr2HIPFsXc5rmfDWPw6AW7lhagWW4V6y9vpVjHnlvshiuj+5NvOt73Yc9
siDCJLtteGc7ACzFWDDPpPgZgWd+aJP34YK87Nf6u75U4YwvuR/j0p/jxX8kGblBzA3S4hZCVuEf
Cbpuuqtv3lTTdYURsI1hW/5Sz1fZe8DAvlHpQicELPbrNrbvA/fls2EPRLYtsRDWB9IUAQCH7n1F
n7X+PDjF8/vMuOxKQouRDl1x9H0KEnQ7ReQv834Rcm/dyGU2wvwqwgoBZs9wh3jJ6d1No3UfR1b2
is+/QlBmD9dPV1tqKQfUfiaRTAF6FUwziCJSx3/Wk0NiT1TVb4gYFz8wSi7OhX9S0BDbsThnTo2n
7QF8J3wrKQ6P1HK+daces1dlvzpYw39Z2K1yDux4ybf9JkokwPM7UAs1j+4L0jLC6t0Od5R+7Gxr
Hc1fGHoAQdtfNZlanftAXwa2RbTMWCPhn7hQu0VlgObPz7fN8k2pwyxcVMYKys4Ihn67aCeAiYyS
P8WW+3RPaco+c/qMaD1J+qmmfcaAyqHkeYvH1rOwA/EK4kW+K80K8E7RPWVYhgPoFTK3uwhVK1j9
Fw4HIyGVpiwRQRDZmub/QvGwjhlfJCMsG7fEXf0TQdaZ4ovzq2W2Qgm0iojdLCbHj9WIj+q6O0Eh
qc+1nXypKNvOVV3GbOIf2M+5/xevMfuWoT/tg0J8MQrILwYo6r6dMi66WhF5FWyVsZaApOm3AXL5
7rOwk9SOY228nztbPNQjnfkcC0msVGdl2HAyvucFWCN2WJpV+BxxCqcU/TtbkvvAkhUjVQmPBg7n
tOck8Vt67wE6kXB7PzPNAO5ab7AOcS6EvII4KW5lqxiOwxLxug0rPpXYgabKj0UIjh897I+SMbzt
4fDUiFTgb1Vxcy6f5DehsPFoJh17ovc8sQo3JiaCBEIt3RIkpsb+9bC7S9+2uwXeKTHFXgsnVCVw
IytXAOF8K8OTWrvXeCA+1nasbP9mn2jvldwtRYW1NUNqvOI2O/4/VmPCbMv9UR5BXPBy3cXAePKt
XSa2ZKz0A4kQuE7KxCSlO2IgvFRkOvEWOqW9HlAY0YEE+8UabC7yzBOtwrCcCb6+YArHpg04YR1i
ErerVvM1H25uCHrXfGEK673eqbiyvX/lrKhtxssQowaVRdqPL+YyaYhkcRNEwMbR8eqLyHaopdd/
DojSLCZ1E87v6jNw7Am2X9NDznnHcuZpLMvF/FmPaxanRvi88eyiYaXM8DJT3A7pUNN86Sg+DCIw
o/sD6HUPFC6VjxUP0fYqQ0XzEQ2HvP6WcewSBTkH2Jl2/4CBLCzS55yRKkmyEjPX62PZxXrA/d1Z
KwCBHcq0tgcqFR/hxuEuDxz6mCmIyaKSE5T0e3i0pGhH4N3XgMVXqLzVNx2umDfDeszhkNvMImQq
EuX8IB6raY0ABN+uXk/eNKQYGYGqKLC6eWE9PGpwgj2UxhTmhFQbLMvTbItN9HWa60uet6LRFGPh
T98t9Bon4B3VNrgsi2N90rJop1ztDgVzliMAWLgTxzK69aZDOEO0uc3b3lBNphgRb52U4eEZ5gTa
U2Ym8ZWpduM4GeYuCiyidfppyNi+kMOw0K0Rzx6FrJM2aRWbLRvkwmAjnOI0GiV1mVo1XorbUvxk
Pm67eNI11YRrRaU+1Z5n7Oo9xZdfX0WKznC8dA2qLapAv53rn6H5hrw8oQtVbIWu/UeRADzVeUsW
GYR/FtmQCwtKT128EkgXJAF9j2dUupUOE8OQkz+WVsK+5iuYQIRFQ+PMORvWoNoGmD+bVkgc+Hzt
PQuvOGtUlEBHGItZl7TtQFl+nfwCs7JBt2CcJFQSDp0tpXf960uSae1/J18nT42dhTMsjmUytZOp
lQxBTt/JpqP2/s+tGLxKy3aLPyGa7qa9jUswv85mNXgxLcFNR62IsLsHO0WVS0L8KXL8fuJlLiyN
Ptff83yMtjIQWzRgyvQZUBmJvz9P8IZr8id6OG7/l67GpQAGGev15IXoh5kneNOVNcxODo6bKWws
Kv85E1BIrMNegH9lY/TWuzgueMbojZrfT/kFMX1FeQjY9nXbSudJ/hESq9e6yzbM/MbQ4THEhDrJ
qsT9H9XqRmardXnDZcrFO5vpjrBmYhWKr3snV8WFjNhwX+ZojjbpNTIEThiNHkpLdUcpWLo8nkW+
ZD9if7dmPd5+zyMu31Z0EqP0S9KtRNxoOB5qOjlLjEwRAw6MIlWr6XzO/WRcNt7Y59Uj/EoxYfsB
V5JofpM1ajpHBVssL4/b0H0XMeleBSeGQbvzFkhX7KOdsXQP3eML9sGWy2Z52Cu0UfKs4dHPdT8t
1ionBQIiYIVbiXfOSBNja/OXZjG8GKhxVEfsqri9dZMPEftrYjCM5nG9ZEq6vSBJ4H6rNet0mzYu
U7DLgnA/6sVJlTCtAbpwcZiwBO0f5/u2cXNecjQlVphqy7sz0G3BWsa/sSYmPlwK/eHhEH8ZhsCX
uZiNZqvhHsF1d2TmizDYJazls1xZ9nDG0oKCn80Dzx6phlqNiLEEgPwCDkqhIa3+wyr7bEX8crjG
rcWIgzDMAdqepy7xwb4rKSH+st1sxPjIKOYXissWSP5sJOfoYRcJu/7E3J+6QQ3zuiI5EebgQqHQ
Pq/qYGB1cWoam2QZqNG4nnxn1esnC8yaVb3M9YupvloCdvUaNmLj1d2bGQrMg9HjxwvhjReeuQRR
fnb3ONgv8jUMEQx0w1u1QaeX4BCl/T+ZnuTrdORpnWuogfpKc+PqUzWbIMfY7q8rWnkV3Dj6PfF4
mMGrukM25ezRxfhyJ5er19GcAnANhH1PhIj2o5LOmbaVoheb6DQE+pRqW90uQHxGlntzNhmP/Orx
MM6I112ESU4AUIgWGcBpx+mEyDgLWjTP0wNdohmvRZOSAXyPxB0+Zp4irl2UxlLwOuHs5K2nm9Er
e46R8nmME+6WP4IP2gIxRy4dmVN7uNcAEtoNOmDd3A6xwjQcTr3SperL8ugRRlKBjBawqRx0uW68
CB5o+s6EwXTf6eJm3erevGkskeXtCOPQJvfwmQs80MCNns1YQ3BOstiOVikY4I//KgZICwhlH5Uu
3YbzB7JB0Tcc6zD+qV1alZrZPVk8Vkmhd5eUWdmHPAtWWJw1oNq5vsK2Zw6KyclIuaCdAFUtoekJ
Dq+ot3B7Ka6n01S8z6EmrqBV2BhCBMyRO95lATqkXDhFpUx7bXcK0BZ1vd6V/dK+RdR+TmgF/iSd
xFtcWuWEUfM1yA0OU3UxyJcUTjeuBx6VdOJ2fDEg8bYg9JW0oleDXSJfjsPhLsmXdjX6h2Meqf31
Yi76j6k4eSrGNrJ2VS6Ex0xMaueCrRBFb01HxNe4gWMU7v4WO5ONTLEIbcBWo4BMvTG7DGneivOy
77mu3HMY+QhQdk/GM56JyQPWihM+ZiuSVqbKRR+D7AswG8ImNovkzmac8lHz5sVZHNoCxHicKeBu
aax0G/WA5gsew7xW72qMHvZ6GD+6hEfHKkv4qrsBYtVQ92cscx/4Uez+D+P/+mJXjTRZTH2HV5jQ
f3NR0cptYq2z4D9+/IWwH2qcmOjOzurXn1PvR3EHHZv85zFVXLngzQ8y1pKpQMC9Hy7yYpIgSbMg
5TfAJQYezmlOrhzlju0I4JGV5neQ/3GZ334S1UEKfZAg0hE0wUVwd/iU1t1zXKRmMwXbrwTOK5i8
n0rF3gxQTeBkoChE/cNnudYefKL2tJGaIG0eyJysdYA+PZHC0bl47HMJIRiU6NfGT+K+NtvcktrI
YZHahuR5D+7O7CmbJGCyAsP7g7Jtj1XRO5rxjfpAHNHNNeGwImcrmR6iJyfHinauswa5AOhUIkA+
MPSTiRrOtkgOc+2l7se0TyL5NSASv59hIlCzxzDJD8DUkwm4hF3OBXucjoNYlYRUa9/7e//QGDqh
Na7ASDEi+9SXPqc4L+jU6KcbpA/8e35iwT6uX+k9NClgRXcMp3qGNTDlxtxfu3Nh6YCu+oFnMxuX
wOj9ze1xTcr+PAocSyzHZPKmeiL7InHDcTlt3XcjKRfQrVavhe0AN3PDB28lOX4AbrFQKziZBqYu
dc9JqgiV29bGMVbphTxEVHYQqLoG1v4XsPHGdTkmflh2bTYdQYE52gG/I3XZlUq0d4Gna/Pi+wc6
35NSIlFGpnV2cA2BHH3cJMcerSaCwmW0+Q63ZbmUItsrttaoqno7fd90QJHc8ZxzGgP2VaeYAbXz
LwxBw/Un5FuGlfiXhtdbyp0sgNCoAz/s78XEaLpNh0sqPg7WM2YFPqX6oHo/xCZ7XHRHhFVa2ACY
rNn4dwIeERxH/Dqo8PTpQazWklO4Lmo9vOA2aoY9W/Fnv0DxJDeUCMXsFjHSC7f0Wm4FyQG4to5C
sxmICxbvuQDE3L+pLDRX6oArkwRQUnJYBt0n8S/5Acnuy3TP3Supyk4UO0N7py47cro8PWbp0uPU
Nt1W/DLDXnY9o9SJjlGwQOwEooEqq1v+X4t62iqeDcCZIaAa28vwCtIPUAEo+UsnovmpYF878/e+
xSrcrO+lCw3Ug+fbvp7MOPHAF7W9oCrNEntyX96kOr+q/BaL8r741Ax57hHAUL7AZn5nvR5vU+sd
QHD7xELr6C0guXnwEgYEzBXR4QjGZY9Rhy6bpj/lFElJ+AMViV79xXfABj4ALwG+GnntQubTH+2s
slP8pn55Tymy+kvB/yilQf6m0RW6AjjCshQr6FlKT2pUjdnqFBDNG00eA9+zAP2DDHDQEglXn1B0
6u+gvrHo/XF5kEAmTcoaI0rAvEJE2XVgnhT1qDx+ctlIRkblmMKrpArwPV+D/ER0wvLXNfArsNUS
9tVRmk2mEsZhSXKBfSej28eLBQso9kgSjD/Xn2k5tXbUOFkTMPO1MBcKtNq3hINLB239OdnqNSDO
l+WJ4omjPUu+P8UTzEPsD1KMnQp9kEP3s+MNy9c0K15lGq+XKNmXLKb63BMlVW46a8XJ54p3xOZI
wnGn+tlK94JaU4uJ8glvNxAf9b8Xmucc2TmSg3mLsjAb25X4prV546tYPKWnz0iqSWqrWhFalwoL
zFiHyKzuRP2LvhqTMYJlXD5tbNT1cwHzbYiL4NYTz6UlwXgoxeMYjGWaHy9ZVJ5v4RZGZ1CT3aYn
C1nMO1eIs3W2srkCNT27o2fospa4J1fL+7i7XeiG6JCbHjMvIQenUhky7y/5svqL9rewIu+o32aU
MyLKqnByq2yHj3SgZi2NuIeiPlSgVEHe9RqWdd/zu/2Gjg4iegAwKyTEFyYjpqAoanUydWP5j3Jr
G4Fbj9ubXNo10JBx07YSgb810+N45rTkBJgZAjHTYvt5Syrr5BzIKJhiKac+AdLZCHDc1n8QgLWJ
lWRfbFQDuCtDLpnAlfSO6rksiQxaf5C6A+aBK2vMhoE7HWrfVeZlJa8UegttAkuf9/Fd8HcoJa6x
Mqn/F6+H6kD3NNUHdlPu1bZcXhpOh9+xvPmutQ1rvJJLVJ9TsY3h/te2td/YGVuRzqrelOGGUpv6
CvCI/2Zs9nXLnHgPjuCYkizq6lxL7gFM79Me8n0aqYD1L0Tpb3eoHwSTniaXcO+1VGxQBXrgYjVq
v4tzu/Wzkj4Ym5oeGozMUdlkgxzc9dob6lOUGJ1pbWd20Z2/05eDaVPMnTQC3pdIO7HrJ2Gl0zpj
EZX9Vlm9Ln3eUWIwdAyagTOLMPjbR7Ff6u63BT0rfZ7E2gFibDYxG5Ohh8KmY+1qd84D5/AvRFSi
r0q4Yj3HrOHnKYneUK8sCmyYpPxK3A4pedIpSUyjhPFZ8zqqyiBeqqEKa7J3htkKK1VL/KqgaGoe
uAN4gM/Ww6YfQkOj0BG5i/I4Pjq34M8WQqHrH3AXbWBTuauFCK4aXro4+Yu+js8pf+KE0ndfj+8s
mXbV8ItPJOSIRE2RRn18YAE+JtXoIwLgjmdnMo+EtxI49fdsS6LjNyu6WA5GynAFBvcSQcjbWLqv
VHJCQJFoNydhDEAkUoayBE1G+93QHCQPLPVZ36I6Q6+2bm0kmZA6oh5W7+z+j82dogSJ4xPnxJlf
aIwOXHOmULAO0N98pbs3rEYzs9vFpob6LzhUachtqSLo7BT76ENJ0mp9bDFaNn+dqcpg1U2C9Yxa
BAYmW3vpAcdqZsj17xNtRRXezsAstCgOVRLAbuawj+f8jS9nmi6zQN57MUHmbhEUNHg1RKa2YBdZ
igyz42adBfzAgorHcjn57EWlTXz8TO3lnXqNUPV/UJVlCaWQG0CdL69pEVm8RXkO+fL235oB/m+E
cr4FTnCUITo8f38TVyFugfor0//HSjHlmLD+H0HhLKZjM3aZiXi7zfEUQKb3iLuMSi4oko8bQhOY
NSKjBZ34uz+lRvxy7LSsmQWOpuEVQlbx6szI2gUBAF1BgPz9hAZrvYtZq4sVvK9rG4vNl1drcFLL
6sAv1ISTIyxWUeojd2orQxpyGok6u7Sd1YyLbMQWnHaKyv4m/HXIOx5Sb4IUelSt+8fI7Xndlp6E
vnWNz9UE1dwn7F133YrJTwU/c82zMvXQ+ygenoiVgwamQWTykhIIww6z7/PJzUjnb7HzgQTa1Xpc
34H/Mn6cX86Tfw2DfBapXgbUtdXwJKT8OZabRt5Ei9lYkd3lw3/KX/Dny6WnmxMldL3eZ1kfeG4U
7tNqolCHds4T/WhA3U3U61VR35JxhooJPTbWw2Rs1IX4R/Ur0pTvoRyf1TlR1I85ucedBJsv+a9+
rjUIafTJtGbDWTCXAsHPDwS58fS6t7l0cOj+fMyevml6nHHG+naoGeCnRKIVMvCt2x8vRuwpi9Fh
PT5Qcmw/jE9iqtVBFQfNm8/+3UG61ri5FCxMjbTpwuf7XgOxKVTMPjllomJAON26y1K+nItLDCmu
NSRKCq9+YQhN6gV1OFB5ly5N/PJOhXALT/mXOOBzfI9saF2eVjj28Ypl/6XVp6Es1cAS9Az/I/I/
lSHx3QJM2AbPkoK+Z4Q+AYR35aaF3+SNqy4CopNoXmydBtRJX1plp1mmxQC6/ylG0meGOfB05WdM
ZyPygLJn+zzrYR40yHFqsFuq6kE2PyxXAivM4X4GfnvUOp6GGJvBeyuRGA8R71W42kJz6CDedGWy
iGecMzrMePjgCbkS7q9C6/7XbRfnzomjKnqUWeTu2uzKRPksM5yaKT65ACnbYgsgdPtTdYLiA+nV
ZMXIFIapwVpLKQkPE2zeSuemdReDHTPrQmQT/6/PSyi+6nv0ugCDkUIAPdBMsaV8ubNi5fEp8Qe5
ZCJSjOj1cn8yQpViJcnb6sZ+a1xOFCvSJdxHP5B9dCVcryoQRxjWAaSs6k7X3v5RsCZcRWJWgZjk
pBD5Dm9gduEJcMJ99juHI/4wyC0dUxBikgAetUn/0xnCkdHB2I4blC8CiC0rrnq+9FvyyylRYy+2
jAYQ1I6u3D/UnqVPR0TQebYTlOsGoszbDXjfmcftxTjBuB+I/DbPwOepd6oU0r/f7ugX/NF9W6R0
yv9yNMg14K75Yt1ODIHBTthFUMpoZHg0Jqv36lzdakd+JWct25/n2H3qD0qWDVvq8sfZ6F4nVQU+
uqi4/RuIXNGxS+CkMzcoWiFln+auHbRv7+XjBKU3WZre0AgD90x8lPxzCIScuxAIzATzWNRjqafT
J3Nli6HWBEA5jTCcjccchZ2QWsg5c6pc/a2cKg5lLb5QWm2ZLlI8/xrD5FSfshoVsjw92EOLhTlg
6wjR8uJ8SXE6tiDrgqOkp82+W1jscgkii2AemvD1+LKnFEdXD55eU5WVh4rt1ND29tyivQNUbaFv
G4L/ZGSWMculDt/tlAs6FQt9I7Z68kbPxbw4TJN47yzmbJ5MY8d84pVaVBb4/PJgTfjPlbbGP4pd
0qAR97pq56d/DhZCoI3NL+GQY9ziguqJ8zPYDu5UnDeQyuEhpAhCY8/z/Wbkm9IwcjvnhoBaZR9h
JnVZejbokBXdbaKpIF221MeMIIon54pW4AJ79/cLoA2nciqRN2WYsEC5IQbil2CApuX54RYNQHP4
Bu/t0FZveVZduAY/5Z5l18Bu+F20v8Y6rbIJKI3ycDUdgSdhpEEbpT3MOsLaJPOkE5sf6VwA/UyO
k0p8tqznYKo/ds9VxfM7uTgwLDS+0jpS195uhTc7qAl04q93P4VIghlBvC6cGK8QcpPd1UDwVam2
qPj1taHylHPPkiejbXXNQXodqPXeiNFJo0/AVPELT1LVFYMf+HsxdJen0fHeM8OtjvASgcbCi994
QIuyuVBTbUo2/GGJLNqZILshzipKfDLT6vqWdIKnDrGt4dDwMVCYwXmvUxN+8pb22IuuHhTrXShx
MwHi4xCXkxX5Qr0XMGlr4+JiMPymictz08heWcxVWZYATzNDwxo1ZthlFPvBBrRkTE9pshO5XxeC
pdJNVC95Q7ZK1y2Zb1QU2mIXXiCGZELEywYhIQYy7J/TWL29Y/KhHKBLVdbJfgoEJa4X3CLXTwCN
JDXupkKZypyi0vy7BDAvKi0ArdnaiH8sKb2etVp4689I08rG0XmPskS1WMt+Lpzfl9/Nf0ndDdlT
mL0RksWRCtzH3Dwmi7vP+ZnmxXOQKBZhtQNcWAKRnVFkWgD9FVdiX2U4iVIfC9CgalJrkYDt3CaN
ZzaRGlzunjfJMuI0GOTLrtK7CbcfrvDgYQjUCbc2g2Wub+3u38uOQ4niunkppaYTyJbhOVCHuvqi
8asYJWheLTqb2AdqFHsL9mo4/1rMnNDNr9HI3jj+DbHjQcmqL1f7LRrTyEnkqjghp5+DVwNlyxIK
EvG0LlOthSKQ5tMu9z+1paMFzmoZ2R6ORxYkCbAC1cKjmQcfnluVE616ZkkZ4EHa1n3diaFwNaLD
G4fO+bSoBnYTlG7bZSblwSaajPdnkFnUX/xd6+T2aPZR04/H5ib6Xvrt1tOZZE6JLm4/mlbazr0O
aEm9GSjhtGF6Nq3owpKVXjmlI17SaR203H+Ts1f+HP5fOLmMC5iTrY26FQkqS1QehmEdYhPM2u7B
uJfDCVPxZEv9SVEJ07Z4y/89XacT6D6sBPlrjNebTlLKbO0OgQEMdYNx9X0nDoNnb36ytgH6faXG
rQMPbiEGzS2vofL2tC+DmHg6v0DDqwMWow/BEFLfZVMz75O19t5/5AX31zdTHs3RitNO7i46yyKJ
IQoOBItUkpSvoy4rmYlLFnKw253ItwonOPxvmTyfLx3w5qvQy1upSYXPgKpK7s8iB+Mb5lf260nR
cVVQEBzEwhxNRb4NTg4FnsKWqAxaA8SJOrtGcAGdUPrRcJbGdnXBckffIVXFpPZfctp2+0+uBGoP
1QbuYpw/nNZlGwoQMgP0Zwh8U9VSlNnSAd/S/mpOH/1c+HhZiTIirbcfXK6Aank9G9nTeoH6FhXR
a6xV+M/B/61omM3h08vjOWleKGLYYfwT0ot93JneMtPGVPbdrZk2o+E45R2LShouElSwzJDM4Lny
lRXfWuLWlu0wSq149i3FMFZRlq0aTdoL2RwAR2nSt8V79XkES9ju+WYQhded22eLZmeFVYfsSmxS
u+sO6t4iJLmZfAI7YIH4iMacieNQRtbncTcdL10MIHoOD0SCMtzQt7Tk/1Ale5QEAmZqkyYPBqBC
JkMD1+3ExvWzCClIhCi0UK02aqVZplQ4iMEPgweB/Wky08QEkT21IQsd9eUcfEd31mRgiFXFAWF0
EwntzzIRjHQSCRqnAilpdkwo6+CtDFrKLQk3mLEXjkqBHTOxt37Plf2dtM+rfpqQ9hcMAyd+pv56
08F6LglFkOBu+JJ0VZf0veSddUvWA1/XbRMg9Lo6f8z2JGvRzu1mJRnWR3rW5+NJXgwkb7kHuQ1T
/zcDbQPtGKGmoXPKwtvGhXWDuolaNPtorvA+00pjLpdGtUIDg1275SOQhtgd6eTEbzDqSba3B7mD
m5xDx1hp84CSSxlSYoHJ70Q0ghiudyLhlEx1sH640A1Z0khm0ejGHlM5YJc2J7nCi2z7I/kEZMHx
xCllegunP/Apl2g5dd5jwHzGlknafDyzNF7pmNTLGZvtaLzj3PCPoBTRE0TmQlvGgpz+epA8W4wZ
7C6JdCt5j9iQgsuH46UPqEAptWCHXY6kaxUFv1oDzR0jhKlloiFmWrlirGO7fqRKMogHDG5WUO6G
AVIxIH5GSJJhqA/QPGww/0JHJrJT3svrouh3kSxSPOPkXvzJiIM7/qO9kg45rtrjBjTfm4xz09ig
l810UL3h224tbyJc6cgAseOQfpwNfFEHof7KnkVaDP+CeSolcUnwruUjMRacFi5zo49CG4C4L1CB
WCxQ7IUFHcDgE4ByCjVQd03HAuVTUSF8vpdWvpi0bIOt659oW8ltJcBVyhac+i8sg+rObAqhouY3
lTY4P7GP2oUWm0jRBGAnOaEbnK1Ij7IaKXW8dw7nDyVBRnj68ZhXPvTWwQkbvZsX/2MqqOLmUOng
6Xv9yrebV2q2z8pnMW99o737Kf0kVV7THjoBPFnACU1rWhxMGfoZm5soor/o7b82iyx0kONmGvii
GTe7mRh0RDq1qowa/AlV/jqoT+li4t7RhJOoNR35PJna+J20kAvHNjH9Px8f11BVQQs+4uLAskLg
rQrsZyS+tIQdTqsFIihpo6K4ZxqjoZFuw9ySBFAgXH0Sow0VIioj2So0a1saNH1zynqxAfLNWRzk
hGmUCEgQeCQQIGZKykmNiLmoUvdIYm4FiPs91nlpODIVnDWHeCTi75yh5u73vVfkIIqM5RQOn8L0
POsq/gPWe/jv02zEtiToGLVgnI6la9eEzDHLzw+c5hDy3oVGf7vJxkd3sUjqa0XBwEH4D5bfh/LL
1XtVpEaR9kiPGUjO7xcObY5+nsV1QYLi81Su8G2eUWFbhlD9pJASxleP6dnDIdVqXiv1s1v51884
bsGJAZIOgIOvx2Kj+BNhnZxlPeyJgZqfRvS8//FuQ/ifFbYUaeN5la/EhhBEcQi6gD0+Ewvjegb5
AiHy8LR1pFk9EIcp0Pe7zHw7meLMTOuDPqpzEtSZ/3j9849Mo1u5nXQS6QHDDVP1/J+cmEG8/rcu
ePVNciqF98SQW226pJbYH/v+pxgw6qZVyRvXRFq1m/vAN4cuG/+7c+OIFtI99G2AhvsDeKUe00e9
YTkCPO5f9GqP88//ycaNMA48nAfrtcnbfenShVHB7ot04iAwy21Z3jhWxIqZGTN2+778ldeADYTI
tsWRYuPLGg4CaFHi6HZ0J7ZdFYB0HrGypUiDPPEshYwgn7fuJaO7004WJudxUko6BGgucYM0rTiG
17Qy2Mfg8n3C5BUtFq3GA9n+3aD2nRtkxHBszJUIHWkySsauM26fSOeXKXtH6K6SNNj3Ij/leYlv
Ufp+KANcsMKaESQ3adjQ3/l92TciehH+SvKlNPcr5mnBNmSuyZVnVS2Fc5lXSgiZ5a2+kmCFtAia
XMQXj1aE0NpM/IwSgFtPJfGtcKztWBGRbdvpOUYtv9L0avaQJv9PH5RXAlTqGt9hCsRSsjXry7H5
QKunNbgYmRH+0oHFnqByB03A9Y0M3BCKBc3uinQF1LjozsUoHXmduLSKoi9GfSQypTz6cx35gUJz
RKKbgMELrmElMubGZpkzOM2BRb/8nMcRo7RzC6whaiOrqP6SGmCM/C3iWQv+SVVOFuj0WeJNmOH7
dJJhYu4EGmkCLJiZpN/SitwLOV+oWvPm4KyxQHdMY08pJ6BgcCcwipe3CPWGPQW63L64/Xz5RMCZ
nMwjKFSdMDKKiWpPkn/P/C060fN96WKi0Jb0KApqIqvDb/314Wh7uZwCgiSRrpkegSSj5I6c3SNl
vssnkP15BidM3yCXDFUN+ADMAoOSMg6lJSwez6X3Q3RbgP3nMPzjFXYMgsITZfWzxrPuVy8teAYg
LKKov22VBEUv26gfOWo9Hpdl2SEIRrkbqg41YDjAHHUsT9Kk0h05//lfJ3YL6WcWVVuSjjYWzDW/
7x0brXBu+sqYdtXQ74v0R3tzy1YAan8m5DFE3ZkqY80AoxVd9P9k7jwBmc0PdH5DIopTKSsQvNbD
C9uU1Apa9S2H//c/YzL6mVlMGkKMxXJRJ7xB+9Qc4jKLUUJ9JQznwXdKMKp74yfHVNi0lAbMAeMl
Ey0g7YaUYyKTBCdgFSEr0QopnLASMIsZrhy9amf6+GLQx85Hww+HrTobnFYfPtYztbX1WaL/8Zol
LAyubJh4jp4Nx3JqMr6LDgbKtMMDrQqYeNFOLA6e0tIs+kiIrz4p9rGd23xSMkjIVVMVz4UmueOE
of3z4t2llx+gK+7JkvW1U7CaWVO2OSnVuA2Bc/+F93SouNPGsYj+aLmcBZWQnPatgvavUaGjH0Et
xEp7mWNf4fTIGKdiDTTtYEBRkKLtV7socQHzF3hE5jI9Si/K1nipkvAIw7pItFBSssiVmEQSRtkB
C026hxs5CaWyuO80JpxmDk7npGQtEYKoAllh/Re/f2Hf+hqENyV6h55C1MSyViQUiVBjg0M62PFQ
RfgOthzKfKElGYEH/liuhC9lC/KYla6ELg2fC1T8/Nmgu5vswVl/WfBkgSk388qtp7NsM1/IaAq7
DpRNUjoQ8To0FP/quwyr+5i2i3HntynmLo+JPrWYVbIB4S8nEU7m8rMEjhKFvyZTj7XiazByatyw
qiTObdsqc3CyDiXbLKwCt0L2NzcHGb3WjZ+If4/bjwoc66MVpyv57cpz4SfotCFJVZIBLnthA3yx
TDhChrXHY+rMUdvKNLcOfD6nk38v0s/kxQl8sDvZ+AF72FOAGSMYMUwbQVzw6LMO/jD6ZDfnY00m
ki6vL/Tc/w5KXotjPa3oXNRxIYG4SfLdw1tmtpEptoWYS9nIXuIs3MA9LdDK42cnHfNbao0tHj6s
uNsuvXaErMFA205rBg/sl6NQu4jpxdXfevy4elkzEizCw4rhTpRIhDT5uMu7EGm+fT89UF06/Ij0
LMOwyK6AGGAPHNyoes+AzarNCnx3yXRzySNNZIOGdvVHUneWOZ85fvNGKBDg/BvgrEou5FIZypBs
J89kn0L3k4W9mPDVnxAR2QTvbxB8xZEhnSc0Gilx7KYGyvEAONqIrYQLo2HsnyB5vPpFa3tkuEVA
GiQ7zQwh7AAIM5Vw4i98ymBmjq2mVP8DUg+zbHLf21By++LPRtCHcmdWeErroXOVaof80TwwfJ0f
EA9agC/enW1HxWuXxPp413yGiMwVaW6fA6tnNoj6/EPk5v0aFSkG8r4tqklkM6alP+AreREwhV1u
pcRE4SOjXXihqQ2RTa9S+og8gtDA8Bug8CsMWzscnVZPZaOIJa5AK/D6D9rglguN0Rng8QKmUAr5
UChv11uIL4G6GqKh9oVhMTNFO4Fh0Nb9f0VCkOxVJcGYGsDm8rAS9yyir92c8Y2AMaqwdOam7/kN
1fdJpORJBcE42RmWg+L8KXueKUyWRTRoLhjdU2JC/G8uj/374isjIGU1rYiXN5PVtvOGlLohcIKo
J7Wz8UFfF0n3dKiAndIjL1bwX8+AKj5mxc9eAt5RuRQefhsIfCW7AeCCCuWcMgKrVnO7QtF5Xaqu
ZJeA5sO+XKiICPIohrJA02WYoG4EeEqhQsFpFguvdXYIUWxwkCdecyA4KnOrDsqTOa7m9sB6OlLI
gDRnUlhuhyYsQ+rXr+HUX76POOb4cZ4cpQFKa7BLghPdr6PEJpBLRa3CNhT42LBWgrSWLIz2OfCo
jAmnENoz2DhjpqUiud+Lbfluharg4HjyWhWcc0mHx/dcQAWNyCi1Dllwx+cF2kRg+aJlW714+hHk
CZvWwpImJChW79jzw/xkWcz/InjyqhZLtzAZsTQmvVfDTwsDblSfF4m8E7f0iNbncnLygKhc3bSb
Jk80opORgucjWuvEp3qx+zGTTddqhVXxs3VGvNnAw65x34q/+UKE8hsXYYFSFhm7j/qXIVqz7a1u
xSipp2GcqxFyAVlfZlVC60NjPnonRhh2hPgoc6lGNGguRNGLIhjTnDWwXAd2HVwdWT3xIbDP7faI
vzmfRAdXJjvcm+k1T5lDbI81Bl49d7WIPLe+P+bKM8VNb4LtWuT3QXxr2BbyOsvInP2rwn1vy4TK
oC2BdXXdEidTRb/Ogf71a2GSX/PjL85MwK26lsCjaoDbYLRxDKuN+lDKHTOnnZnYRYa3OIiJj8Qu
+jbBIN4mRZtwrvRo+mtZyYodZfNqQdEqC1pO4TnvTL84Q/HiFZJZ6BXsTuln7hiJPsCHEaRlG0/O
gamLQFatkPirEiPJC2nu+vGu89aeOvPkB7r+thFBpKBV1mPIVn2Saebwjx3/bo+41G/6/lcd8fP7
y1mPI1EXnDGPwxfA2tagjDham9EK3oIVPvqvL4rqrYqzhR8OBvM5LBdBrClqbGakgVSLCsBnarDE
SjdQ+dgEePKZ5r1YUFeaT189foJcGsc0s17Mh24OX+L/0/h0eBecCPUZj7qglRP84xFU3yWvuGAs
sPs3wnuMMwggfOoXZAz1Vf0YJqF3q2SSTkd5BCXSTPZxveoZhj+DRyDZB9FfezxTvV2/OHijfq+6
EKwmf+cdW91yAS3J+jme3SbNs4hGQs9Zjy5R3m3mRttjrIdJqOzyfCmCQUZttpWjD8ome/nrqvuu
RaXDwXtpUhRchiaM7Qd/bBxWU8WcH9uTowtqqgg7JCztYNUGbCcQTjohdGwP8m14uJK6APCnKCZ9
a6CJmOOhDBu/KEbQYIhJv4jDduRwl0QvCiXzTpbah/A9taqIOPR4qyzdnh2EYOSsgdj++qivUE2p
a49JBGQNw5YYQkLPJeg9oN5lzsIcy5TL3ejz50yrVndLBi6MKP8M5PfOK+FfnUb3NLAP9vI8ZE0W
TKZTNfPcfNtpW9t01sJUWVNPEBL1kSm0y9SITpj8NYlSdV+h01nqhTlpKWLCuMpO2tZ+H1XSF0PH
gGsdxTLCsSlHvqswVreHfEtExLhkRuTci/1r1ggF0VxaawS7+tZkB5W+ejfDtY16hpvtLfRIMl+4
rrGW30pe7sGV6DUPUSxpgg7NxYe9NIjM8UoeeZoJ9sQ/kYmwPM+RacHLdvT90k2mWWk8NQ+ri3WW
m2Vl/+oJ2FBSdoim0Dt4KYjA4NNE09/0G7prrQGhJ6MXUW9kgIIJdfcE2ywzMEbPd+UGS2BGCYF6
1iGrGCrFiv4n5/eGJU27rpXM8HvQw0XXbAV9e+aC3FUl6FLg4637WhwyF6OCenkUW5rubCU9lVV1
dVTupL2uA5DPQ9ZwWZBdkVK0qzVx0OcSyEHcw1XiX5D4kISgHaosB2M+r5mrxaUJ1b7vhyhZp8lR
p5eSvj4ExfpcwOrJDIi+mz2yKbtV+EDUqoja3vT8slRuZ2SNJAVCXN6WaI5tAwtXfZNzJ8G0RI06
rFDIOBpOSD0OAqLgmEWUnMn1JtHZ2wpGRfQA8vZPbloyLmO/CNoyoTytz/ZpIopE5ODnwMTFiDJu
d+Qxm9bHqkoUKKPyulqpa9POqpi+0+7foGBR5ldJpFfnT+XdsHVdNUfVtvohdLizALP+Y/J8ueHK
+ktUV9Xdi3zcyq6TjMDDAeIqY92SO5A/lIQ6urZZlMRe1AuWQ/u2J8EsmX0d1UAiEgaCzrDRaxJd
AnwDIpC7E4fjUkhvJ+SzI7XCpBwxDu7BwuLOQ7+a2DWNWNAJgrpfauM8GUBVmsLd9Pq+siCngdRg
5pmwuwbupZfnwa7dvprRSjEfL2NrClA1DfF0uWueL8yVwMWqxCILNAK20iVEKgpMu6YuQxbAyBc3
ovIjeqFRZPze/8tFv6Z/1kSz4No4n5HWVXquf6hqD7KUnryGEMHum+ofRbZG2ZBX1QsGvX9Q2Jd6
x43lkmA11y0g6WogQnsRa3KqeJ3dM6fMPbQVnbfXoAZD9v2E2yO+qpjVV8TBCrZQSpefF+UsKLYd
wXDMvC75KX3jiNLYC0s/0WjvSukZfa6gg8XoZy8Jo22unsOlP5qmqdPtv5a2+IV4f2yKJT+CrggB
y0OFpswPmIrCRAoAOG22f3+hXP0KKEDd0lWO7c9gPJ6OPicVQqL5kVRLAZwmguDJM5MjPKTDyNxI
zRbkdU/WYD30KCy1Kd3ONevU8J2iWCQJmuC/2YmXiWQZWnTO8kUJl0OXWQq3YFjWW7SiiAM3kDmq
EIckHJ95a3gw6dhH08+yTwlBaA/KQq1/Fd2p2Xq+e+QqJ6IMHAjWcQSzbp82db6uv5A9OfszkAC+
eqCe95ssw+wGLsnMWKJrHeMVATz6L8qvjcn8qChoH4oawmDisiNfpp45Vi9EpNnNtSeLmu8VmtM2
ySkfy9puWuuM7+KqdIWwSIz3R/gp4RgLq/nsaorTZG0vz+Q+/fDh5hqGG9Muu6OGGRSiKCq27qpQ
W9pS2ck3UMaySYcdiaT6i5lLIvB60ES4i7nxKCIFdZLN0Td4GzwrXof9e8GO+hLPixe1ROK7gAJ5
IHmwGcfstMDGX1ynG9bDBatt63Anqsi3FTllIly2XGsx5hJ046a+75s9aDIdBdQuEYEkPI5gHMQB
DIAqkE2/Rlo0Qn7svs+7brRluSFonLnwSWlmlsJTra97sd4YFIDugqog6Y2ebss1BprEg18FXTHt
YNR12mWK9tE7Fw1RPLkNCI1ADLJSPFovKp7u+bxjfsZ+O3RcrNt01C4z6Y2nC3aBGjiAueN7666R
3tfoQAwbNRvnHCkhHF2IyB0D9HbqSfut5eazEsuTSiFVBxbbowV3rr5KoJ4IerKY6CgovA3BuaiZ
RwvRNF/rDX8qHghweu1GHfiCMXxFuPR3HQEMFSZ8gXp5hM0lluay0/15VbMzePy7ktdhn0Jo3wlA
P/Tv7JBCH66gVzGGCz7IJkGr92fZZBEWiPUhqSdH9b2xg+izxaEN7Bxh7hXCJhUuPZrPGej9jAqR
pew6RmTxuD5xZeWFZj7O+8H1bFCEelembExiOKXSsm5kmf28J80juaMetu7jcAxlTRBF8ELw0S3N
OG5taRuEuaKjUjAPc/U/MMjpHvFusESP5wp2xNFXn+O2eq2GzW01Dm1Vf5xFE8XNsP+mpr3ICgm4
z8BjY0p/ko7PH4hkExe/Z8aA+a6Ios8xS+6wwMIY9EnG3iUW/C0NHPjEFcXFiSp0GNtFDLN0mcgO
j0K6BG4GsR7g6ZVuEZZw9mExSYEdRxSLq/p5tDF67UeVupAD9bIr48YYAZK1mOYPdSktb7TfrrST
oYhCioYavo1Hohc2IzBWppuKIxwMzinqIwWShi6X007bPTI2LoMMBmtPhwnlyBzQT/DyZjAszF/q
sX1EWecIGbCzI4Suvm/zxVwRb+/h1jve+xy9qZxtIj5nGcabG5NWrY8wLSV0q+7VVfwc/bQ2YSwY
4j8avg0+iqBQ79dhmLO7CPSyk9XUmcChKuyvxcgxScn3rcXfECfA7QGvzlb295zMH7/fWRqhhy/s
fu11h5rwpjyWkugqRduKNTOdwbJ9bOpXhRDeLYqyez3Ehfn9Uh0lqvkVQnY0y66CswVe3XjFvASE
KIGUyH21kAV3Ji41nKQZ0RLYsaB17lKiWqjMBJahdJNF0w3LO0Hhd+cvoPpVTw7+uQs4zClt/amO
imAwr0nHsnW5sZQbYgAZF93UnyTmuLk+M1t3b9cRQ+MDQKXrZNkh6+mQqOJDh832V3wZkEq8b63p
04r+ML/UMgkwMAXwO1iGdYXhXaPIpVzYcSiVFIW4J3k0TgQ0nFBlSnC5u5o41cyL0hSBbMIPTfUz
4BJRPYs55A8CxuzoYBrq0rMRJSUs91f0POMw5ARK74w+/hl1DwvJXhkSC0xyc4fil/s7wdEd8IUN
jgMGYIur8AnZT2Cgr76zwuWs0viZXQxyu6JwCUkA+XxXSYWfrHd9NvwVlb353AfAVh/s/YstfJZg
SNO5XPmomrpwDqiH4MK6WzrnHlwUcFxhxrZGMCL/b0N9xA7/IXTe//iAUY4Lc3tMcfsG7kVPXUYB
NAiCeGZM+gD7ENhvny0+tUTITpf+uDKnp6I6BpsUr4USuxWTY47nEPK8zCrIu9LIJahMIrVzGbC/
rfJHP2xJ9snpQlMIJ7VHpVTky8OFg+9eSnaolqKXcQFRuV9f51l0rdh8zGNvfyIv0eHy4GLV7Vft
shcrMJtwMzIk/uSdnnwFrcoF1fppX5f9d1cesS5N9H+6oGhQHp4iZm2i0Ss+KQMg9OmFyeEBEovb
yt/BD24ZSvhNd/J4LfjrEjYnc2QmoiUe7MEQC/xx9WYwq1goPHFibAkpfDqakDoLKcVa31EPVkV7
9o4Grh4cGZWrgbchFzY1KBuE/+JOsekx045aBnY4aip/fHqZh7m7/jpvJLwySg7/aHMEeVYwgxZc
QKk4js86quvQJ16XbQw/Hkj1GmKK4xkyS0RLwfuj1Fii817z8EwhPadStt5ZGPL4Ajakt5OF5nF+
GLnB8zbABQ53TedaXvET+evtpdHmuwzgjZIrlJGqDowB/8J/yi/HREtKgwP8pJOvLB8CMK2PCh7o
NbcOsmzDt1Y9aelLZ9dL61z44zgKTChFs7V2M8qp3mHMq6IHkVq0NiW/22CtbiR8tv9cl8Kkt0tn
EJ+0/5uvj80KMxOJt2hk4r7L0qCx4lwgNcFNHH2eVrc7cvwFeMjHdTRfJyZIrQiKCR2JEFLVTkpC
jIE5n7dDrw639XJas3HvOVVHjqNuDPdxgWqYv3DIL11fvL2d6pO92Lyxkd++8ixcaERCtpLnz01B
4Qx9G9zTZe0xV424b66JLmj74gOlfRx53k0yCJ7EseDsY8Uz4o3kXZF36xZp+576OaMgCbgn1piP
LTGqnS3lLvRSOZ2lVFx2oWaEpo+8e/arS9pMQZiZ0P5JRBsu3dHJxgVVXKhshjNze4Mz4eFqXHjy
wWXm5eWKoKWE4ZQsCqwKyw26aOT9VZiY1/x6sZSwk+WurN2zOBv0pXO3Hk09TRviIafIPtlBKcJk
YJQ6NuGt8GBbha3AQh/auGaBctYNma9dyTjsZ1sQHMqO1YI/7/B+hqoF2WDRRPcq2r2g8TmrUKpR
3/Y2uq6sG9qrjmwLs53SLWwaMVNlO26ZOPwNby6538g93Jh4neiN7gICSKMHs1/KH0SwFJrpXQLv
TOtfRigHAy3nsYUQ+KqRhS4QKUr5fyryktnyRlDf4pbmpq9vj53fQ9AIkaJxFP8azIN11voKp7yO
dSgiJhsK8HthOJ6rT+8XdRp3wl+UbS/uJPtThtTg35qI6pEgStvqgrlQhFyo4q6XuLSdL1defOBj
q1PxEKPj7xyldxomlmqvxzY80N4QR4SeYqGR9oyvB2oneEltHVqcsKIi7cA51nQnF6HikHjs9YN8
G93Og+ecZXf+AACnliMQUIib5bHgEn36qDzRMyQMbsytGC5llYcd5h+249uvjTN/1PQKgrVp45WN
5qNNcroa0XBzru1OktxZGFvC5BnKbEF/AtjhuirkG96TH7uFZVFFCen4okCUXgTMlmTBXpmBCyA9
/n3UEEc8SoB84XXyL42RqQx7HhJNMSahOGmuYqbUy2PKs92UgwJ6EZvedZu2oXUaxZ04D9CQlidV
e71is2SZGX8jWM8FuMxn7TCmu10LdJCeBIu51J4bOxXtLAttZ0FmnYF7P8eUF8yypxWjUGPY6wQg
qYaPCONwF09YYMBE/VX9AGH1u7kY68ZXFX5/iyItOVCV0CtANdGmveEVdPf74TBBMrd8itPFaqS9
TUnZZY/48ZlSS1bpTjaDAd43jg09tiQBgmOsSfbtV2qvzN0UH529FbtLjn/oln9sxBI7hPoiHDpo
l6QWq2jbPvl22ZejZ8DGmXXz5KWDSJ3uXUGiEryJplWReCubnOn6jVoAnmio5L5qumx1rT4eanvx
ERlio/mwc1D1rmr42fF9E1SB3RLh83RL2rHHEDvYmu3+nD4+wsvU1rPhK9kp1HIRoR8gqG0dJxYW
iiHFhbUleNYjRB1kmGX3FCeiMStr/4GBGFhCIhf9ZQpMZ9zlvVGTrZXU3do1h7eISuSCnr0rxdXU
x2BTWcRhAE2J6XQrDIEt8h3tVzK622pnKiyM03QJtB5PI2SaxARQHaI8uGDY3bZyq77jqudmZBmP
pFvEOh+P3hQy+deNkhjT1huE0iVrl8t7i2Fbk5fsQwzF5A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_GTWIZARD_GT is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtpe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtpe2_i_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpe2_i_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_gttxreset_gt : in STD_LOGIC;
    gt0_pll0outclk_out : in STD_LOGIC;
    gt0_pll0outrefclk_out : in STD_LOGIC;
    gt0_pll1outclk_out : in STD_LOGIC;
    gt0_pll1outrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    gtpe2_i_7 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync5 : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_GTWIZARD_GT;

architecture STRUCTURE of gig_ethernet_pcs_pma_GTWIZARD_GT is
  signal drpaddr_i : STD_LOGIC_VECTOR ( 4 to 4 );
  signal gtpe2_i_n_0 : STD_LOGIC;
  signal gtpe2_i_n_1 : STD_LOGIC;
  signal gtpe2_i_n_102 : STD_LOGIC;
  signal gtpe2_i_n_104 : STD_LOGIC;
  signal gtpe2_i_n_105 : STD_LOGIC;
  signal gtpe2_i_n_14 : STD_LOGIC;
  signal gtpe2_i_n_28 : STD_LOGIC;
  signal gtpe2_i_n_29 : STD_LOGIC;
  signal gtpe2_i_n_39 : STD_LOGIC;
  signal gtpe2_i_n_40 : STD_LOGIC;
  signal gtpe2_i_n_43 : STD_LOGIC;
  signal gtpe2_i_n_48 : STD_LOGIC;
  signal gtpe2_i_n_49 : STD_LOGIC;
  signal gtpe2_i_n_50 : STD_LOGIC;
  signal gtpe2_i_n_51 : STD_LOGIC;
  signal gtpe2_i_n_52 : STD_LOGIC;
  signal gtpe2_i_n_53 : STD_LOGIC;
  signal gtpe2_i_n_54 : STD_LOGIC;
  signal gtpe2_i_n_55 : STD_LOGIC;
  signal gtpe2_i_n_56 : STD_LOGIC;
  signal gtpe2_i_n_57 : STD_LOGIC;
  signal gtpe2_i_n_58 : STD_LOGIC;
  signal gtpe2_i_n_59 : STD_LOGIC;
  signal gtpe2_i_n_60 : STD_LOGIC;
  signal gtpe2_i_n_61 : STD_LOGIC;
  signal gtpe2_i_n_62 : STD_LOGIC;
  signal gtpe2_i_n_63 : STD_LOGIC;
  signal gtpe2_i_n_64 : STD_LOGIC;
  signal gtpe2_i_n_65 : STD_LOGIC;
  signal gtpe2_i_n_66 : STD_LOGIC;
  signal gtpe2_i_n_67 : STD_LOGIC;
  signal gtpe2_i_n_68 : STD_LOGIC;
  signal gtpe2_i_n_69 : STD_LOGIC;
  signal gtpe2_i_n_7 : STD_LOGIC;
  signal gtpe2_i_n_70 : STD_LOGIC;
  signal gtpe2_i_n_71 : STD_LOGIC;
  signal gtpe2_i_n_72 : STD_LOGIC;
  signal gtpe2_i_n_73 : STD_LOGIC;
  signal gtpe2_i_n_74 : STD_LOGIC;
  signal gtpe2_i_n_75 : STD_LOGIC;
  signal gtpe2_i_n_76 : STD_LOGIC;
  signal gtpe2_i_n_77 : STD_LOGIC;
  signal gtpe2_i_n_78 : STD_LOGIC;
  signal gtpe2_i_n_8 : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal gtrxreset_seq_i_n_1 : STD_LOGIC;
  signal gtrxreset_seq_i_n_10 : STD_LOGIC;
  signal gtrxreset_seq_i_n_11 : STD_LOGIC;
  signal gtrxreset_seq_i_n_12 : STD_LOGIC;
  signal gtrxreset_seq_i_n_13 : STD_LOGIC;
  signal gtrxreset_seq_i_n_14 : STD_LOGIC;
  signal gtrxreset_seq_i_n_15 : STD_LOGIC;
  signal gtrxreset_seq_i_n_16 : STD_LOGIC;
  signal gtrxreset_seq_i_n_17 : STD_LOGIC;
  signal gtrxreset_seq_i_n_18 : STD_LOGIC;
  signal gtrxreset_seq_i_n_2 : STD_LOGIC;
  signal gtrxreset_seq_i_n_3 : STD_LOGIC;
  signal gtrxreset_seq_i_n_4 : STD_LOGIC;
  signal gtrxreset_seq_i_n_5 : STD_LOGIC;
  signal gtrxreset_seq_i_n_6 : STD_LOGIC;
  signal gtrxreset_seq_i_n_7 : STD_LOGIC;
  signal gtrxreset_seq_i_n_8 : STD_LOGIC;
  signal gtrxreset_seq_i_n_9 : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gtpe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute box_type : string;
  attribute box_type of gtpe2_i : label is "PRIMITIVE";
begin
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 33,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE106001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => gtpe2_i_n_48,
      DMONITOROUT(13) => gtpe2_i_n_49,
      DMONITOROUT(12) => gtpe2_i_n_50,
      DMONITOROUT(11) => gtpe2_i_n_51,
      DMONITOROUT(10) => gtpe2_i_n_52,
      DMONITOROUT(9) => gtpe2_i_n_53,
      DMONITOROUT(8) => gtpe2_i_n_54,
      DMONITOROUT(7) => gtpe2_i_n_55,
      DMONITOROUT(6) => gtpe2_i_n_56,
      DMONITOROUT(5) => gtpe2_i_n_57,
      DMONITOROUT(4) => gtpe2_i_n_58,
      DMONITOROUT(3) => gtpe2_i_n_59,
      DMONITOROUT(2) => gtpe2_i_n_60,
      DMONITOROUT(1) => gtpe2_i_n_61,
      DMONITOROUT(0) => gtpe2_i_n_62,
      DRPADDR(8 downto 5) => B"0000",
      DRPADDR(4) => drpaddr_i(4),
      DRPADDR(3 downto 1) => B"000",
      DRPADDR(0) => drpaddr_i(4),
      DRPCLK => CLK,
      DRPDI(15) => gtrxreset_seq_i_n_2,
      DRPDI(14) => gtrxreset_seq_i_n_3,
      DRPDI(13) => gtrxreset_seq_i_n_4,
      DRPDI(12) => gtrxreset_seq_i_n_5,
      DRPDI(11) => gtrxreset_seq_i_n_6,
      DRPDI(10) => gtrxreset_seq_i_n_7,
      DRPDI(9) => gtrxreset_seq_i_n_8,
      DRPDI(8) => gtrxreset_seq_i_n_9,
      DRPDI(7) => gtrxreset_seq_i_n_10,
      DRPDI(6) => gtrxreset_seq_i_n_11,
      DRPDI(5) => gtrxreset_seq_i_n_12,
      DRPDI(4) => gtrxreset_seq_i_n_13,
      DRPDI(3) => gtrxreset_seq_i_n_14,
      DRPDI(2) => gtrxreset_seq_i_n_15,
      DRPDI(1) => gtrxreset_seq_i_n_16,
      DRPDI(0) => gtrxreset_seq_i_n_17,
      DRPDO(15) => gtpe2_i_n_63,
      DRPDO(14) => gtpe2_i_n_64,
      DRPDO(13) => gtpe2_i_n_65,
      DRPDO(12) => gtpe2_i_n_66,
      DRPDO(11) => gtpe2_i_n_67,
      DRPDO(10) => gtpe2_i_n_68,
      DRPDO(9) => gtpe2_i_n_69,
      DRPDO(8) => gtpe2_i_n_70,
      DRPDO(7) => gtpe2_i_n_71,
      DRPDO(6) => gtpe2_i_n_72,
      DRPDO(5) => gtpe2_i_n_73,
      DRPDO(4) => gtpe2_i_n_74,
      DRPDO(3) => gtpe2_i_n_75,
      DRPDO(2) => gtpe2_i_n_76,
      DRPDO(1) => gtpe2_i_n_77,
      DRPDO(0) => gtpe2_i_n_78,
      DRPEN => gtrxreset_seq_i_n_18,
      DRPRDY => gtpe2_i_n_0,
      DRPWE => gtrxreset_seq_i_n_1,
      EYESCANDATAERROR => gtpe2_i_n_1,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTPRXN => rxn,
      GTPRXP => rxp,
      GTPTXN => txn,
      GTPTXP => txp,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gtrxreset_out,
      GTTXRESET => gt0_gttxreset_gt,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_out,
      PLL0REFCLK => gt0_pll0outrefclk_out,
      PLL1CLK => gt0_pll1outclk_out,
      PLL1REFCLK => gt0_pll1outrefclk_out,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => RXBUFSTATUS(0),
      RXBUFSTATUS(1) => gtpe2_i_n_104,
      RXBUFSTATUS(0) => gtpe2_i_n_105,
      RXBYTEISALIGNED => gtpe2_i_n_7,
      RXBYTEREALIGN => gtpe2_i_n_8,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(3 downto 2) => NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED(3 downto 2),
      RXCHARISCOMMA(1 downto 0) => gtpe2_i_3(1 downto 0),
      RXCHARISK(3 downto 2) => NLW_gtpe2_i_RXCHARISK_UNCONNECTED(3 downto 2),
      RXCHARISK(1 downto 0) => gtpe2_i_4(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(3 downto 0) => B"0000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(3 downto 0) => NLW_gtpe2_i_RXCHBONDO_UNCONNECTED(3 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => D(1 downto 0),
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtpe2_i_n_14,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 16) => NLW_gtpe2_i_RXDATA_UNCONNECTED(31 downto 16),
      RXDATA(15 downto 0) => gtpe2_i_2(15 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 2) => NLW_gtpe2_i_RXDISPERR_UNCONNECTED(3 downto 2),
      RXDISPERR(1 downto 0) => gtpe2_i_5(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXNOTINTABLE(3 downto 2) => NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED(3 downto 2),
      RXNOTINTABLE(1 downto 0) => gtpe2_i_6(1 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => wtd_rxpcsreset_in,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => gtpe2_i_n_28,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtpe2_i_n_29,
      RXPRBSSEL(2 downto 0) => B"000",
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtpe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => gtpe2_i_0,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => gtpe2_i_7,
      RXUSRCLK2 => gtpe2_i_7,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtpe2_i_n_102,
      TXCHARDISPMODE(3 downto 2) => B"00",
      TXCHARDISPMODE(1 downto 0) => gtpe2_i_8(1 downto 0),
      TXCHARDISPVAL(3 downto 2) => B"00",
      TXCHARDISPVAL(1 downto 0) => gtpe2_i_9(1 downto 0),
      TXCHARISK(3 downto 2) => B"00",
      TXCHARISK(1 downto 0) => gtpe2_i_10(1 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 16) => B"0000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtpe2_i_n_39,
      TXOUTCLKPCS => gtpe2_i_n_40,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => gtpe2_i_n_43,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => gtpe2_i_1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => gtpe2_i_7,
      TXUSRCLK2 => gtpe2_i_7
    );
gtrxreset_seq_i: entity work.gig_ethernet_pcs_pma_gtwizard_gtrxreset_seq
     port map (
      CLK => CLK,
      D(15) => gtpe2_i_n_63,
      D(14) => gtpe2_i_n_64,
      D(13) => gtpe2_i_n_65,
      D(12) => gtpe2_i_n_66,
      D(11) => gtpe2_i_n_67,
      D(10) => gtpe2_i_n_68,
      D(9) => gtpe2_i_n_69,
      D(8) => gtpe2_i_n_70,
      D(7) => gtpe2_i_n_71,
      D(6) => gtpe2_i_n_72,
      D(5) => gtpe2_i_n_73,
      D(4) => gtpe2_i_n_74,
      D(3) => gtpe2_i_n_75,
      D(2) => gtpe2_i_n_76,
      D(1) => gtpe2_i_n_77,
      D(0) => gtpe2_i_n_78,
      DRPADDR(0) => drpaddr_i(4),
      DRPDI(15) => gtrxreset_seq_i_n_2,
      DRPDI(14) => gtrxreset_seq_i_n_3,
      DRPDI(13) => gtrxreset_seq_i_n_4,
      DRPDI(12) => gtrxreset_seq_i_n_5,
      DRPDI(11) => gtrxreset_seq_i_n_6,
      DRPDI(10) => gtrxreset_seq_i_n_7,
      DRPDI(9) => gtrxreset_seq_i_n_8,
      DRPDI(8) => gtrxreset_seq_i_n_9,
      DRPDI(7) => gtrxreset_seq_i_n_10,
      DRPDI(6) => gtrxreset_seq_i_n_11,
      DRPDI(5) => gtrxreset_seq_i_n_12,
      DRPDI(4) => gtrxreset_seq_i_n_13,
      DRPDI(3) => gtrxreset_seq_i_n_14,
      DRPDI(2) => gtrxreset_seq_i_n_15,
      DRPDI(1) => gtrxreset_seq_i_n_16,
      DRPDI(0) => gtrxreset_seq_i_n_17,
      \FSM_onehot_state_reg[5]_0\ => gtrxreset_seq_i_n_1,
      \FSM_onehot_state_reg[7]_0\ => gtrxreset_seq_i_n_18,
      SR(0) => SR(0),
      data_in => gtpe2_i_n_28,
      gtrxreset_out => gtrxreset_out,
      \original_rd_data_reg[0]_0\ => gtpe2_i_n_0,
      reset_sync5 => reset_sync5
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KYJWzR4vcKBSZu8Xwex/6tmg53LVElcHlSQriBXJNPcz87+7TONysl4izxwXP9yEvug1aeLMuJV9
QpCnAYHZHXfLsNRjUCmA+BPVRelbdqqB52e3uXeIusRdKf9bJK4vTbT3G0lEoFHH5X7C9bSLI4YT
sZUjuHirRGeJHd/b3e0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
yo2V0dC7eF/FmwCqmZxlpuXtmB0HywmWLHJT2jcPSMAC1OXxijmfEbvJ+5lPdLPxXgr9jwwXxwMr
v6iklkYNq+D0goSg8ugfBWwguc77JQVz+jMEKP5qhn7Ri+tKZ00wMjngOlr69eLBesdgH5S7cB58
MceEDf75gNDYQTVzBMlKHcS2mYGmDQkhlgD+FDqOy0bnjw5cKAR61rsdl0A5rMVryGdDWCMhdTU1
ZF8hcDIYUHZBc1Rt5KmxBFRnumpyZkvST8/JckJYBT4n5h8I+vWWI5/wUepjQAwCpQDRQx1ya6wF
c65P3BGTHHaZgJ18lQGc+LhcI9bXwV/MpMi4vw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FMyPG7pILxysnSMbT2vgWSttyZukEuB9wb0W6Enmto1g4p73zQOy/y6J4k8CeKOmBonMsMxgR96B
7ymzkfztYO6rjGzDtyLRZci3g/2lEhq7hFZJpTsqrjCfl6rJRxYEFWRru2wNunKSy8gmBjTS/oYO
W2Fyj3KEM9HxqjqZyog=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iv7mhm24oKZE/f/TTAt2P/10rXi8j8ceh05JuZQyLJt6z2wemUiiehGVSeIEc+J/5A8Ky+p5jZlR
zcDz/M6c20lBgNhKjU5Y5/MHKgHsXLEYT6mdLioI9YMqgbzgxL4Wl5NSDSxpPVJXa6dKPuX6edQ+
O9X4vUbFWfAhQRmpfaMfpkrepNBfrxu83VYFIDBh9Oojikqnqx0cHXIwFJoUpIHHG4CxxVcaEr6Z
ckCcd8GW/diuMXklBhICPDSmVB8npY6equ70WXNvlpGqCwoAjF+X+W+fUFLKSuFq9RhGZ5fZpSUd
SuqmoFu4K0kSHyOI0uGqPxSbF4IXp1jtRXncIw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G1Dg5WUJaLlOLKvgoRqVkbfWuFm3+8fXpsCVayvBniajy/El8hUFZpcvlPgh+rWnnYMXGY1+dgcv
tDit+krZVNCgFHV62uCLpEWe2SLCJrR+6CKtb1o7z3H46ojm1rD3p8jitykUqmFj/lWwZwCa4lim
i6Pb1Xa2ZSoV3OD/bC+nQ5fvju/wDCxruGqzxHiUM2N1jb5uZk4YmAdOZyHHdgs0GdFQhuc7ZrW1
gZo5cJKb8Km1Wd8ARflhofc0R7eS2WmC87uF4r0un9/OaTBgYqsqLOpX5bnGEEge+qTEKWDyL4h8
Ume5IveElh7cPp3ShEIH/D4P5T//a6ibft2Ehw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g5+VIKoLaErnfHgoHvjVbfqwQzBWMaP4R2LjkVr68qIXmeoeDhzRRLQ4wlH2S/rFzovDzSTBGdIH
oYYiMg609yl+k/B0IljBcarVRsDmlnXA7zxLHWEVsbDmINIsmSgfnKupCURx4WTMiTEEnzpFOgSG
FNO38PbbriYMLv1VGWMjraOnk5lpxKjghmEvEUYWdOVXtm35Hrwap5YAyCOqPfL4p2v1H2kOgkPc
Vzn++2QRO74wFlIWhRH7Sd/lyg0d/qv8cKPWbGlk4FtIBDWRpbH4IRSA97sUSTUS667ZXQ10dti3
LWf7wAVnNVkHNDGi5ztKc3PoV7Bz/abjdFbXkQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqvjRf66eFgeN/Z8ybsPcYyyIE05+qB7A909cHStC2BZH94z9sKHr0fQY+x+VvxYGTniR1aGjPx0
53ONyQQVvubqZtHZYB2iWA6RzLHFnzu1fS2eVpSg3lf815QAPoyC1mqE9mV9uFW9XFNDA4sTGbsE
Mm0X/palJ2COd2driADaaF01JZ04gAffkGtpLrHWtH/LHgHRjXt6AyI5/CdmubuRcdM1FUvp/aec
tl/Keptqbs1dnnUMqMTDG7zPcKewV3+EukMtVuc2RguUzNM9zom97XVDLrwA52GD2wn6OgEjqW/v
WrDNmT+/pCGVhQbbEbc+krAFY12VnOMEQVU1SQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vt6GqHaOeiXWiOhNHC/zgACS4w7PkN49ZzDNMk5JhLGd7+8h4IyHdcFgaF/HLlCR/eReBugWAosy
AaMap069hD7E94rLEU7fFxdbkZYD6qLfs9Gu+ij9YllluEaMg4o+AqGHNNeYYWvs2nl4L5laUAfa
rYPwqHTRWLtqj1pmCtIp/YNnRATHP7qibNftjKYmVOdFpGM9mVr48pZYhbHe9OJtqKtLbzRIJrIn
XvtuJdPHttlExSyMmORUbaLYh5oiwdUbKKxCiAfz1mHaxpbH7EQEjplH6DVHCR0wl4UUpLpS4XqY
m2xvNOHiblEfeMbqSa6geR72WnSxMQyg3r+EDmXpy6WQLES2V1n7H/8kkv6d64A3A6sCbo65No25
Wvo8CYTCnPsHPuPOj79pIFf7guIv0k5LashTfHLLIR5JkLQKHAYzeu7qwv4NIUhIsngmILHqlN57
g42UvS9VND0MpaQoTa73SKy0/uXKITax5YnsQT6gB9Zuh4v93mQiuwse

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OYMs23XUcbQ/M2VNEw2Xoqu7rprn0Zo52KrgROUZzOWxj2vqiE8/ZJRGyB640nrUUC48KRLpb0um
E7OYiTf+sF8tYI49vr5OGew9/TE/Sv8rMLuAP9LLfXxqGyylb9KuDHYuzHEHi31oLMR7ew+Ki243
py8iOp9Ucpu7AaeoqYLp4bTRee7GH4YKqWARaTtjbQtBGhsk8oL2ZfgW1eR6HGkMrRekYlvvymo6
tgV2IVO0xrmS/XBmTYaV4/LYaZVOn0Tydjcx+A1ERtrPrvPIn3HSuREXxKrg7P0B+4lmpJlTBOSW
Pgun3bqS7nhgp22NV4RNku457E5J0aTZylZ2wg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KnsZLKALDWqncIJgzAKfboAuo1VaWQUcXKcdRXyL4Ex6lEqsmmKTvxZ6EfVlq4HiuTHkw5MX+NK3
1g2d9wfipvhz8BH563axa8qzO9xe2utPb9F2ISfN1Ds/KOGS9CrQOp3fWf3Y+gk1h1XF/G+BeUAd
v+eyBhX4zlryy63IOrd6NXvYMXdZijqYhV0BlhV3rj6h7oLGezgoNXJZmXnX5xTnIKcQdZouA88t
q/0lfTuWkYlGmOlNEYGIHNrd8AGkElTrxjKoRYVp71MYrclJ7UA0LgOLL9ClcDM7WM6zrXFsmPdL
31jIWwy/HWrK4DuuyP/SScJg8qoy5TJLTbbvew==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
e6JH08Az14VwmgDMM6NOUSh9Oz7q+rduGKFU5Jb8XZOaLO8kMDmApqoiHHUZcoKttzzKMBTFVbns
ACZQBPxPvUO8eIA9UpHKrHjydiosMrG4UheuLv4ocQY+xjVga6bwymdKcX29JCXvl3Y0e66unMl2
m6p9QvQVNUvDPFde0n8uMKr7vTUEe30tITbHs9xHBQFlARKj7GCj5g7KKJHY64BjBjObX8NWO+we
GuhjRWN/wtE1u/CGXwx6E+J8USIu+2ydw3NCPMWN9r1XR6ivKEZJQX/qS1veF16Mpnl+VaU7q5R9
fAvl220pPNb9Li/+/Q9p1PLYcagpeKsg+lo36g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 74400)
`protect data_block
GZK2pWpEvluWQRyosviEuV0xume226spBSut92QmEW65E/zuNQMnc/YJ0V7R8pup1oHb5lmKimsl
qghhPtTQJxr7BNcRTSPJeHIqBW5iwZ7CzjMQqIJRY4wRpY3XHW2Ce1I4w0C+8TjEf2riNNp7sI5s
qVIsOFeNmGjLTtJa6lgztgltZCg3Ti1Jxne0Ufx+IU8gpZkz3a64x7sOzy6Vp6O1AW7uh52y5kpl
+dz7N5S7x/ecROpPWoZE6h3028GH07r80Rsuxxtq8KWikf2lNtV+3SSRmbhw41uzf/QNCtc8PTxI
C7WlNSRmi1V2Uf0Njo1dP7hNrqiRHHVGL6JJSK02qOzKAAB1iehoTxR9ai8jjHiVVD2ThdkknHlC
Xo3e7BhRW9ctAmcYae6Fzzf0KsV3Qd8QX+aAaQiSqd5chcHZu83i9ugkgXPInEy9Kx76oDczGQN6
kNI24+cifbcME5GrjiG++r619tJ8+WZNenXitZmhxXqiBJFJF9IVI32d0qXz2FPIYqudl7aGh4vl
+3yDfFAEPyZtWZTKS4eqKnDg7eL9C78fUBY+Ufun55f9AryyDdE3GadNUr2cr5EhegvEZSHRUPXR
d15sZIPlrL+ErKwptP3KbRgGW6uB6fPNNn6cEV4Ar5kCEqfMdOYn2V5EnATnxwabdAFfJvipYwDq
AOCaDmdiGabMZjzCwGoobz2dIxGgGGzEbB3VCIcb6Gt5w/DE/eFA+7PUhgDf/tPLnLftltBGvAfO
ekH22zXwz8hhcdiQHYY6mI6IIIYsAkmlcInvqWRCIz5Fd0OkLcjYx7R3YBH6OcaRlkTKeQXoQg7M
WUfcv6lMqSmivqSqBh7uBCkP+ci4bD16aEPwcDl6a+lww5Rb+e8Ib3NvoJ6dnZWmGvhWC4AgSBTL
EIcXp7VsNO+9Ii5n9TjelOO5nscv+FgyzbQ86OEwQc1bbg4CIDoH0ynRT0PzH94Zjx5ZstajTA5j
iu9eTN0J7BHzhkRgtlHv0ZirHYmTa1u2vJP2toztZC5hZTelf2BJqKvzUjz7XCOtxfCrmcVgwX8f
zlRm91fsTkWm8ELHZ6A5tlMhpYBDbTbKhkFTdYCZHr3cEa5GLpPCst7YCgj7E5OUkM3pU6pIbVDK
YOzyICLoXGeSNuEDFUgCd0sWNj45dHhpW/VUv4J7riKlR82s0CrA7w7MCugo6lOChSvb4yFjK4ft
F0duB4MGuJ1ESmSBv7zD93+MxnJtewmsX7gXOx/w6x0C1U77YwwI3e9zR1sXVVp0wRDSgJSffFKz
TQ0CHrxFaRGe6w6hGpmTxVPHUYqhtaErPuJqeXXYNeJOelYj9w+pXQGC/MkibEMAuQlXgpibM1wE
Xov1rbqgjV8pKfFssNpJmqGLbKcRFbxdoGTkA40FEsnTjWxO8efNpYLcLEH8PLAS565aTCIZopZh
ibi2GYdUV6YgWcJIN8UxqaOY0u2Yk4qwh/tthZO6gtwbFGQTI9bnuHAx3yMN17fKFpET8Z/A2j+/
EuW9Z1cIp36xrM7E6vZ/a+Zlio8q+pO0lTl8vIT+CDUWeES1/GQb0CPjeMrdIRYAevZGyB7IbzXV
/FWYtLnf3hoy2wuRFRJCjOPuPktVuZ377vQ3olqxpQHrQXyCEDyczJhmDTO0V4wAKu6JIgqYMCjc
9hmgFlQKWMnj1J42z6EMu2vL4IYxF5Kwywl1GDZ/TSADQt9NxyaXReVXREsROl04hiUmbnkB8FVY
fg4W7NPIwjScC01ltQQ5WLIx3Ks14Ukm53P+nfNuAa1O36jtPS0ggzMyxTIO0aPGRNU474uK8V97
a/h3aQQ/B42FEiY7yBhiersrFuDLKSv2Auq+HvS8MFG143eyVLXS9ycXlI9+7EVsHizVZI6uANVy
QCao+l3rRJ+CMt6BI8lbDSCltL+oiBGProKLu2BjPWEE+SNdzAmeaxEp298eXSji88bKEMij5kLh
NJXj0u2j5dPozzCQdeR/n4UaITmbgQu7GEdsbubIC/9FurJkiD1TRsKdDGTK5Z9ipArjfLEAoxNp
dTq0z9VcXkdXPhz5Wo9GNa3uwaeHBs/1zmJx9OjHt/rR+zkhQLun71kFfzLhUZE7VVBN9WaCLiFm
lH75T2Tu/yorcyS3EvD3Q6Ugxf43L9iKbfMSUOmshKBROgS35dPI7z2kYSTY4KuG9/Gm8/EBpbV4
wHZjmIISNoLH+iPzSm6zIyyGgwjWOcJ+MnYdfLcdQtp2UcoO5tAQo1n40rnpDWicpD/yLVYu9Nwx
JcS17ZehRXCgsW5j28OmEIFrk7Z7HOEs+L8+r2axL3bi7i3GtpLmxTtS5pVTZny1UxFYqhV5XL/r
oADONSOb76pBiGADAEoO9KMjzTos+z16kV8NYMP/4n3JKl+y2SngKAK4j45y6zqZDNTwgmQEDpqS
amf0w6y5SJiHJynXN/OwqQGaWq1w72mLNvaCmtQnOaL4mPYRoANOaWqHE+VuTe+LA5/TqFYpD7Zx
mV6xsoTjbWK/5U1erYfwtW81RJMDyuhRMQ2mEN0WyZBIF2+CviyKtuwcTwbAA9PEK/2il/amAvvT
4YxR2bnE6uaHvcTboQvCyRdJ2dkmK26vfL07NKkb+Nie8OkiAgDRo3QIDZzY2dlo1mLrWfVE/K2I
nbXCoiEgteuKwaDtURwvalccpwqituFedJvJoT8Nlpphgs6EZL8tOqHKpWGboTrbRXLWvNwqDsCe
VjswEqo8rCpEKM2OBzKit50heMYJafX/7ewpJTX16ySxa+oLSD3ezowaB2GhlGxptstnDgGzK3D1
fBSgOpkihcI4NOx8/zRr+eeXKmVzhyyjl0lZI5JbGvyI3yRIKhvqNDm76zW5kPeP67RxTNWS7OJ4
RizuVEP4BLAXPWmKPR2iMNHdvhbrpt0CqllqlBC55ENGF/mhIE1kR1dTcZnUbdSzr88fdqUivSWR
y32qlF1B0O2eiHCGMUMsC1og8g9PErVgfneKdCpvjLmYwiz6iic5zwFEERNTJDPKqEFbEDmuYPRe
hKedsk/Z/fBoJWLobZmpAr2rxT2fd8YSklIECeczJMcxRjDSQMPSIbCLw353z4V81JhLKNup+QXr
mHiJMkpmlCAn+huX+4eI08CpvIixfYS8k4xqOdw/gFYfxptaLTgmd2umLcoDcfghNfrIhTAeJfly
nS9CEl5w1EmKsYjZ/ODBLRPYJ3PjxK4HlAAjAZ2GCXr/4/vf9pcRj/MkFBxo850dRJjJ56kiMSO+
g55AYu4f4q0Uqj/BfRnNEMSoSwKk5IYLwwnD4pOGPlubVpTpRbN1AyO4mzcm03GUgCRpypm9HUji
iym3l9jmAvAu+J5Ugjna6U4HdU8mhDtRPicV9IepDubFY6G776uMaHdRfzyifZ8hd4Yk8XVgzJmz
MN9SrAbdgTRuiSJwX9ad7HCjwt2BuNge+BpQG59vGG/5HQlQZSeS3hVQl+b+rFcBa9YOzrjK4POo
s60q8LvcOjDqfaC+tSJPtJTB30eh0XyqJEjWk91ZBLG3yOD0Qj+lOF604sXEojcWG/CQhSxg0UFi
K8EePcaS0oLaYdaKlbRx7SahCOBeLqoACjZ9op3R7aDqZLseWMSJp/YYImgyTCNvRs1774RSGHnv
jCh/+hMt+MarBWoabe6Zndy2Hd1mBO9gVKNOaX6xmxoMLs+QMCuVtGJXRxU/TPcJ+pxh1LzBBS3/
htbyrpQLJBQZ+volOCQl0cLTiyzj5iUjrf89fMRJFQ5q0Fkt9o6JxkQLe4gD7d6m/oIhvCJkuk+C
zS9xKQh/Dn3dC5D08hBf42rUwV84SMRlCbhGLrqtGGFR1yWuj5FussCK7ng7b596tB1dwWstr1qj
sij50Su1fPwlqQFxaE1Dulr5eIkyeQtRjuzlVODNmkzlWQCJLTMxPcaz4q6pFL7v7sqc65GgeTJf
h8iumxV1EKOgVv9JP5T8gXEOGVB4cKbw/VJIMmXFLWRb0cxShWjJygzKVBHDAK8uCn03laBYHZdW
Ol7YXyoL1U/lDUYepMjZUd8w52zriUzCcgVWGDc2iDcGwc8GiDNUaZ+pSH5QOu6OEebnoRoZdJOO
PBU//KncAvBE1uVkv0wJt8HacnRwJx/5F+UjTvx3BApXBizFkpq5HYYrqT/nKZ4YhU0JFcJts2so
WRvdxU0toy1oTwtrG60LiBSzxxPL5IFINNLHFQEUqpp1w9f1YzElx5ESmoHnM4LVdsnxqXGQUxZm
9sZJs58rDTGKvU36e+kkV+++/RVf1cT4l2MXwNoyjEBuLtw7g2asZzgIb0flG3yWwxRFWdwCM7vo
UNQeVFVmpgxrglJR5yPVgJHaGo4I8oGttVjTAOTyObQkm1X6JRMOM4+D6IS07n5nXIsIhzIvADu4
ZqBLSdevURBe3Fk8VGJvVXl9J581Wt/spFKXqd3pVkYZOdvwTDXNI3kgYyvitGGzGGAWieRv2lly
fHZ96JM913l4GYPl7O0HniEKLPyQN1PErj0dgmGNkR3F7IVeVT4aMaI52wzzL3S1IIkcbKpM4+Rw
rhZCNvvQiuYE2fz81bSOGeCks+8ERRc2kMLXK/69EsckM+30fKt2FPrCm5mwkM3nupnz8Ts/J2Tk
7dk4jm0xKe/MwziK3pD8ZxbxnHqrnwcmOhSTY099GJoEiNQ8Pu52Dtc+qClyxLQ7Bbe0zbn4gQpb
V8guA+sW+941ajLI3XsyVL9Z1kAcX4TDA9f9YqCfQA85UI6MqFUdFfGWYwBFr1ZyHhc9dYe+5LZL
AmGxJqYlkfDbfPR0s7Z8bhAWf7mjSRNUHMyyeiO2legnXbUYgGRCA5gAnXjHvN4jiswpEPWnIcwg
MF8MMNCYbour4fogyOVEuGndGupekyh3LfuSnInOiZ/uXVR/Bher9+w75HvAwJHZ2aMt9yi/AwxN
4elge59Wl+kpEEfqet7KPGjhHFMKqdogR+b70LOcJWF239A8FgJ4i2sjpvay4oBx519bWftabfWG
fEUmMV1QeuUJ9COe/46piNU4H7HL4WQpdt+i0e4aHTW5aJ9g+DOrsGdmTpZVv8XKOB5u+MELDRdG
HAZtQUBsoU0r4JqPphAJBF5N2Umj56QfeeLXhb6nW8tgk5+VsDUp0HscJkL1H/HLL/3vn88BnyA9
yGBwyFkU/Q8egRfgAHSPHaPI+ZZygOj9RJGopQZCYq+F6qEk8BhnPOqx5TisCU97aF1nWX5IXUj5
r4jGaSV+lBjbrKq8bxSJuKeeyXkakNnmww1p4OsfbNI5LCrOt1jf6b2e9Jt6AFqrpdtO20TEsEl5
smn+EtcXUQyMrPvupWNEqE6P9C6CYLfOelRfvi2t9/FDrW9nhVcLkMtDC8dfamenKec5urwpnhGO
HzXI9I/XGxUBJYCqul1kKWflH7GCc2mMItbC1sk9C2Zu3h2yqn+SKSxQ+UJabsLadVJQHZNd8rFa
0ehngutXHIIYg6GH5fmPjhL3kyMyRrJpTcEfTE+oFm/7PTB3uApFVdZznfHaEzT3CbV/XIWXU0to
5oLNzp9NEb9OYqzWk1RZDm4Dujvf5hbZcvLfLUbenpMDZcGQN8bxb2/zaiHHDmRULa0DGOIjDhjO
Mra8cr7zFNpchr92C5520m3fNUpIxbC8xfdrDzVdLC2Iz+1AjH0T1H2s29wclG+i/fCzasz2XvxJ
ZR1SMMmKEk+AA436mm2Sr9qmKPM6+ULxn19rrHKRJBvfuqbfkiz96OW1Y/2cg3I9Y9IqMD83SQAH
wOowb4I2pgbFT+5GORpa1H1vFGkuRnI68SFCpUfJANDww+oM/8AZVtrW4V9H2VDkRBji42j+ALx5
lUs6yLx4jAj6pJp7lnV/JDk1xbhTnJsyViYz3CqZJZtD0XSuxzMXiv0jlfXA2w79hUsJhnATAy1k
4619wsCwWklhsIZh7gbprP6qDT3R641Mso9JEvkiwHrZauPb3GLev58fmFFtMOz8oy1WQX1v20t1
iVegEoLRzEUTtOWUgittCZQBIJ41YCfiOScb9UnNsopEn2g38KYcvn6tigxYIWR/wvLBKkzZm5H6
FwSArNxqhFo7ewLdXXinpCLoBRyS63L0rDXdzGX9Pz2KFYqwXxnaHHZkL13LKQbPY0k94jFD50xx
jYvRMdgar6FNxyBHpPrpogqK2L3kfpM8FWHLqy/SHTgJV/ChrWViKe+eEcenGlC7NbI7VG30gJXM
TcCajw/ZA99LsmffQxLpAzYXs/9pxEuFEpNmLRpslzsJdv2RnSuDbNKDH3/ahU8NCPpxTIR4eMK7
GyxZSuXj37rzLejyfBGxBIokfmFmDobTjZJa+1621B4nAAY2sTkz9Nercx1qkfLkQeJT1Iwp0B+h
uBuIunoZeq+MKr9VHC3s1PCELNRLsCPp6T3VUSI2dUcgtzKc3tzoFNYT+N7Tn0czvDRulUeBtjfV
J+cNUE9lpRiznsPy4Huq99bae1LLoAMcAW5VNMJ4BO5mKJxR2qHXMh/u6lgtHkJbXFMzOcKGkWNF
Utq5FoJepAGKrNcjXwGqG6JVB+P9puSrm67B4ErGvjH8+CkQFqT1Es8C1BMKs/s45WWeYiwJc4iC
UDp/2Wy5BiFD+hLFd2ykJmaPO8hNFGZq0kmwBV02jlcxqxAm5ru9KnvGCl5n25Rf2GWQfmcPQMeJ
nTod0fJoJEm4RLENEuaJB83WZoqnCGMMXstzQyA+OdnDPAF2RpTewUXl+kQIvVAEyMrioYHWVSDt
XL6OIAPZFFIYldPtkM2C/lBm8vcdrnPuZa+mj5/GlNtADdB3ni7xtCXKn1tWtmmUA8p53wp9F+rE
YatscXzkWQg2upZ+oGUS6oX6vd8ugDQxlcldGgZPCrXOGkPm7rBhNzRyIvdYRz9XsnSuqipPOV9o
1dpZvioEn28fhDBppRYO1eWCzu7JstA+lPm4tdCZnb7GTCibA53KdZuj6P/p33E38dWIBMPXVg7F
U+MlipTp5X6IlPaM+7lz/89RplVHDh+KbpYwah002uJvfHYCYpvxx0T+CcSd+K53bIPHV7HIfttg
itwXqx7YBtZTuxTVCQ9LVIkkRAXtWdDSECmSIGE0v0QGQ0g1YOW5q/5jCEG1tqDPz1mai1R/HCiD
88AbGcspGGdxXbQ+X1TNpENDHHrXbq3DcTZC8/v8QfOIxQ4uvDFz+KgsE+M7jGl0nzD/rm8EZ2Uv
YrhieuZ96eTFpN8xg30YYMuCZP5sQVC1vLGCT9y2d3R/6sp8CnmqnO1J5gmSKKJ0QL7T4dDPgEtD
uPQawddbPxZLmQXASWwy4qc4RVUNXkZXL/6+9etqBYbDWGYgTR43ZfpRbKrx4TAM4AgIceI4x1BD
qTR0VKI3+3FlDMWGWnC2vNJHzEZqJsTxezOC29ny1EbZ2mgMHAHH7Gk7Z4qWymvEfi4EGAfv4xEx
+uNnoOKnPf4Jy6PCnLhet0bJFVdu3Drly6gE/DeSREIlWgDR2p3Q0tdVQJ1aORin74Gtr6t3uRkj
yxNRUYBzKubpyunojO/mGtNuud+7ZoK/FOP3ltReUJjZ1O0OHfATKOUU1wKZud+e9HdfYdJmg+Pt
tqjzF7OF+1ZraDawVE4e4pZ9CsN5SdByO3K2/3NqqvQYFg3yaWBjqKK+cejpGnqAJMYysf+Q8NtJ
u2sbl01/4ER3Ij1/17E8C8gylWjDzWR7T9m+zWZz5xxhp7ipBOGKOLSjMHHC/keVL6nPCLhLA5nZ
Oc80+C/NspXhPJLfraX0fROULqsZ90mnMw9JoDXl+S/cp9PjPFlW9B07EoEXOOa7CJPogBzBqnkd
xZRkRJ6eejXb4ZjAFTXjtEdFvF2J6oxARfsMujOfsWtRlZfc1YRh7ZGeSK0SEJ+sOsE5vvNsC+uZ
Vkp+XTfmxTwogshCeAFCHqQe8RxdEFaZmUEjFBrkpX3VIExj4RoDFIkZYtR5EA4BLqnpg22frv3s
e0p9Ldab0D0mTo6Ldtj5db/haVx8HGIzSeH572t1pafANSXhe7YfFRWjZvMoVAkokl8vYE1UmvfJ
9Pce6rmdAbe1SXahQUM4XO6qLdrvbcF3w3WWarnUauMI2lLnXRnAXK9nu32CprisLxC4Q48WJna4
PQ6eDPkUSMMqixY0Pw47lDZ15IrFC4a8HWQIKW2l/0+4/B/JxH0Jgd3vG4U4KiISyXl8Y4PuZ0Pr
VNESaumyerlsRQVUylS8M5xY6FVC4KrxorZuKn8Qbxq7Xj77Yjh/dKQXLXF9HzM3T3m17eOOaxR6
XKN0+2LLxX5I0hfWiAN7Ofvn9it/OCsA4Ai5PWERKhLERNDfsS8fbDHoaBnwRE1ocbglMdTdEsoR
X3/zIYQtaGo0+3hDat6ugjUVkhKmUww9+1LXveqL4Zrk74/LaIH9883BRdb7Lj6hr2QVVPS1kOeb
iVfentCt7pZByXPQ2Sq0eh6XuX47iFHqBeimBwNp8MrkUtUIF5yBxgytVrJFmQzx8KVllZFOB1L6
v533HV+XFAZJa9D/U/V5II5WBKIrDhrUWSeFu+BHq8gsksFfjIX0/S3/tLaj4G0h10K/xveBCRNU
VoLczYhYc3y9rP7mNQLqnWpaSdPeGUPrVLBiPFHrD/JpKpIwqzKadEOHIADRRIoALGJJgGN229rQ
ZJSxptkqsh/91fFeb5mZq63QuzzwZuDu0pUiS8t2CLdMMCO4n0oCYofwuah9/akuRIMD2M3+vYhL
vgZ1B6Po/S5hzXbgcHHiunLI2Dxo0EgScB+0oaZZTAcb1uY+RWvuFp5YrQTboLAq8V5pRdmzNtdB
G0ZHIUs+7ZBFBBJDs1lbkwut21Cnlplhy5ir1cNwxtjq+y+PE6SxjWZCL+mMN+r4CryqDUsT/+gl
qqpyc5UqC7bjlqsibn1md7vUBKLp0qc/IcrX95ilW+hKi3Mmt1g+uiJJ8FpAc9bWhGw/PzoinBEj
Clu4UebSvyN++WFBfVgVZ+sxX/KfzseNdXRaOvOxWVazU5xZNp3ArYgoo5I+zPWoZ1CVAzMl5o83
gjPcdEQLomWFyJtlNUnnje+dYVbrZJy+73mNLGdvVIUnA1rOeMyVHAwb9WJpl3pQ+ezoKymKjxyf
z69JDz6BMERohAFyxePpKtdlDhKFSFWdHHhu9sUONM8oE7y99IY3M136/4ATe2QdYqNX5rRVuG2F
W59Iq2tGwuDnv1kQjQOzA46WCJRgyyq1/uHTcn0IvCLUhs3MAh83jD9GfNAp9aFuBFsrCG46Yv3c
0nkhpnytmgC50TKpqLtE/QY4OweKnVEBnyg9YHbdpcDOiCnqUqEOTx6cXZtaHJlqc1aWnzhSXifW
sNjNOrqOdbxcbErll3ppKU5s/FKHApdzVC7N7bf9yBnbAjpjzZTHd26n6YA+mxuippvpKNjg88lU
Jupw5sZL76KqdEUfxSsbsOJuWFPDjjmFyHi2/1lh8jVOvgxmpYh2n9fCX0aYpNdjeuoV6eQdvXWT
ONgZchYq/F9NTMSRWMN6Nh6BmPY6plJ5hq8r6bi4cYyt3K/BsuMGRd500BihjSMgUgHIJ94atTs7
sUWbDbI26pGiT4+q1wdPKzzdBzfxoXKxHH0/ohroqJdbXV+y74QJnS/TvfURnYUFi8NWlz4mX/Ne
JXbVf5aTPXPXnxHcAOH0WJ63E/dSWVCYWCPhT7wQSuAR5KZbU4h9ZWGLybJexVP+X2Ijnm7npUc9
WvUVHMuf8LQWjLCOhVHgjK2fh1YxhcnJ/Q2B3glHW+wFWAg2EovYIosLDRhuVwdenWhBydfgIgKW
KjeMOnGSbnWk1q4dvnVmp/oudIPaLEbxWknx8Uk3U+qkREwvfRJujzxWMYIrFExiPLEg+qmS/NlF
HrwBBaDmkOlVImvt9CxBulcEImJQt5Uu49PYKADo9dmODqUh78t0MIuyPTWzdg1Y4cvaJB4ezcOf
oWq4zsBevsPb8aSIxv+bj1sYz6NxxBOWM1sfXELQMbKQW2lYCB/uw+qTglxkk3/8LNiL6CkGJIUt
m6ZngkyxPUiEl/erg23zSRXkPu2PiAy4W4O7c2NBkdJocSIitjIxpe8wlOJ07QsPFWGVJZdow+LR
gjoC7Cq1JX4e0xjkMDLtqMGGo83/ca2FD47grw0ik+hPg+yig6LEE6RTz10QRdwVRKH9hbgk+mpQ
o5vhQRxHx8/zFydsBYB2YrKu7AWW32DiiwKmJUIlT2OR/WO0rQLC6qDpn5DAjjfTH0Cw18wALS4r
ug56l5n6/1x5ir9B0UE2h+sJeOZ05ZqGsiU+PCZgNof7vjnd3eDDtl1RFQeAjsQhh1ir8FlpAxkT
0brJFWN7TaWPaenq+5P2qzQkhbIRUyTpv+dClPwjlOQpV+K4HJl+MGoxJFK6E76zjSIVfXcFkOvO
ymT0wiMztfZrAJDT6kq8il68HOsDENB1Rssd5f/N+jLYWiOdlnYD9rkjIXMqe1p9U+c8Mqt+gRaN
vJdx2rKbUTOeEvCxuI9nwiiSKytN3zTYwSi/ngrHUU66tMbP7DIS0OESVZNmLQYjoBbPhYjSbS5N
1zOtSU9jDuZ+BWlluXKbW5Xfsk9Cr8fI6lU2xpmrP2j1LNmdO1K3CgN4j/IvpW40AKSkmBLlC1mT
6vbhCUOsSAwvJNw01kQLGOQQEcJGKWb9CKGJxaQHs3blg3Ym7m9cT+Q3wtjEXF4X2KG+hTb2oGA1
CPUMiXEE99q5SzVeu//zwiruQN9DegIBSsFDJvYoJo6O/Bc1TL/gPcNzin0KQV2mauMFH+XPkIuG
caTRV9/igXWjvwmLxiz103YEEmiS+JCkX0ZaAGSRzOMvkJ/xbMdayGZlnqhsplr7RIhKJxxjM8mw
a5DUhAM1d3z1+HHHxrJ1AG0DU4yWNiuKymWdSGmgAOG+x61p4tLhhyGEznnWj8/D6PohT8/ELlom
K8TngQTnOHy8+PGh8F/VTKFcsaiLu0uECWk9Nn8mDRGx0mToCS5sTspYsgHcmZdk2bP6e3w3xFu7
Jvt2nbTgJOF96nbJr9CU8nUAKuDk0fuAyf6rU2URfqGGzPCNRk2lOQxSgf60XAPH1zGmdMfTxDGx
7rda7t1SVVzPvn5n3hB1rBJF4IGrsw32/q1p0QRZPHx+fZhKM6GAKSkb1R5CQGJCDIwLgsn+Qmyx
LfTs5X2OpObnxjCqFrxZwYIMmUpQl1y4Dl4MimwR6rnLCuFzMMGvV49bNnerUxQViW8cPqhyy2fz
in513WTENFfjy9InNluHKaKBshqzbMqwvvBbUDQIpl7a4J8706zAfpJ5p+k7UUpzhkWWcMyVATsn
kxFByQcTuiLD2hvzieLRgXXK5MUeVsfkNv6NP/RpJQz1S+UButS3Z2NtsNVUflFfJqM/xqBhAtfD
tBu5JltUYW6lECiGEVN1TnXU1nHsgIZVU7GBb9rVXmsgx2BL/7eGv2mO7RRm2/tQStH1D9aHS7lL
tQEXI/jrRjhwduU95DnF8Wra8I8AoLf5B5lg6f2c5ON7aMQeSb0xXsDUryaW47LYrKrXJeZ2GpDI
BaqA9T6Q/tSiy1qjWurbw7ygk5dqO+QprYMaQfNGwjl2gDaMiA97BS8xkfEPn7ritWpc0TP+UVaA
jK8Ap/RVnxIa58MOgjPx2nN/3Czka8vMi5C+aXeiI0uCYTeM+fk93jsi8T0PLtfXjmhnr42fA14d
8jxMClHGZDGAfUOIQUJx8rZ/JKLB/xyqXK8624OfA0xLFFYwkW1epjzpEDZsccUl7DbVo5V3UkGk
3Os9DZBD+2Lg/jT3+WRsKuymuj5xB199371s8YvtiCiU/PwNSFB8iU7AdepRw1RGngoohYV5S5F/
KXN+eNSZXssXLxY63CoMH4rYuWdyx48CYW5kuTISrXmOWQpWMMm8tmLPDnYrTRyFeYAR6/eD+lHQ
2YvuYtS1BkQEl/WwJscCbu1Kych9KXWRX5KYHoDcig/Phi+/zUHYAO1E2Fa7h32w9VA5uJ3Xf2MR
ecKvnm+rvHh63AuK4MZBO0dzof33vIeubn348fSKVDUhhhPnXJsj6Q1CfkLDhze5UYdlZOVVor1y
+ZR0y9mBV77tHa3+4dRZsjDRIDgG6gBzBr/yqeH+/h/EaNSr299MEkD9yHc9cS6vKMGRVr+nO6uo
q996dpQLe+yTZ7u+wZ7a1WCoRXblAZWqb4KW3kjpXEal1UM89DFamuqIheEPE4+bScP7Zuvm1pCh
EcNg54UgItO9F85L4a6gBe5IbMEUJf2S8NEj2J53oAaiN+pVmDNovZoLW0wP4VyOAz6AfLEU88nb
3+J/oknw1oJ0p6MqIBI9RLkODBqp1ZcxiFRfwyoCF8Z/VSuzcfh2fomVW4JsmbIdn1XkltnvsoC4
Ypq89htXGr1bGuDS9QT1ZOavyWzoz/o9tqjJ/K7mdhqIVvomc81pX2Cy8Vuu/Oem4LWK54m1jlJ/
7kr7FQkrQDZJcHsm6JL1DLhNCUpNROq4JYewz8xkauFad4SN9JUT2jbvXZGG8dwZj2L3slJd9j1D
0Tx+axkLQKkM30oCgc2CxKzhsIrkM0G4SBHtgfCkYp9WlvNkzlAXZZJv+jZnNdiI4FqX0MA6nJoO
DF3s9mF1IOzOZw3xwmbXW+KBaGwC+l4WLFe6Eq2hBsUMc6UXMjdzE0sZwuaeGq+iXqkwBbWpTbLr
jOIFYl08CqbXjjsyPfsqTEdvID72JWI02zNNVIBpjBJFHCwYJUmGlZThdpy7PEKhQg7z0lJQbolm
yxbuzHCndyGIpizQPQLEEurppLoC7A3slnDMr7wjnf0J1kRdfIeySOrvhYLf1yUFB6XzETU/0H9j
2Yt+WgpjZfl2k3k+3esbIeYlZRBcZqvX7/FmeH9LRB5zrWHLb0D0bjAFRCY7il6kwcylZHTZtFdh
wbTjFOAThpIR7PslPuTHFVgbkYc+LlfEx44SnzOJuT+p3RXc97008o5UcMVcITbc3eTFJFj5NbBy
+RGo/8NWi2vYdN27RMFPxuA+oNSHZTDimnZob5WIKj7OmkJ6wsukDIFH+nYX24ZTzTqhNdYptvxY
zPe2Q0Y42buCY4UcgGADxpGwBAiN9KUqHRdEuDT2q8eyySmP0XF+VIWNt8E7++IWKkSNgXTMnLYP
Hr7B+8SZ/USQAfX76e0MLWzBDuObjCr1FYPgt2TkZipixQM4oiXGG1PemEk23DfufFLDaILgIQfs
n/7CNzeaZxXHOUVQjAewccm70LnR++n/h6rm6Ud31weBfyAlnYrH06JqcDNrhJWAqZzy0+jqIjjS
CIoXvXgjq5RAQdXf6VScmlEtZVlhFA5ewOAxBZboq1tmvISYDGKQn78Vmm5uRT8c46Px1m/QG3R/
Z58ZxzgUvcYApUGMBYcXZnK1Z7cO+D+2g+5sF/9lcmQsEBNY81DXlEocC7HWrOVVvCY97aeR11OW
d1BElmOZS8YRYAxNSsryzzVhfhezf9MPainlMiJjCrXSaUk8HNoPu2w2kj+WNY5GubLDl5Q95eEG
K4ZNsT4MNqjcfMYzVft9lE7bYtTRp28g8d4rNuGfqWpm3JjVZTSNwLa3xF9QDIHUwSDmUXmHPV3F
25UBIEU3VtM/XSVOKjZjSE1j4dQJlsTdML5O68rAAkH5AvgVDtd07u32caIfJMRHEVa6LJlPnVJC
KaN5J+KmZjvHWnn1BbciXnmafEyn98yhRf2wPIjhF0v/ASNck8dpjTODvCQ1Lug9fK6lnsHTBclo
AhijLZfSWm3mk0cDGiFcbX8hwkf1YNShFIt/3YlXd9xIz163VY5cz+4gz+sZQWBMqTJI0UohML5B
Cm2Bhh3kiZHAGjr0GhKt/DC3Bj0CQ4oH9B6ShJdDR0cot+0G/5zQxI+olVxpBNcXXnSxsRETvP2z
UnrUyeLMtamLz6rDPFunR1+tP9VHXEXNmobR6mijTHIujeiBQbM6bsfn5314SbFhh8shkWUlioEw
ezVMW7GNxpGeRojaVl9M80VeucyRjxkij3WsF19froMSi5pEzwgSaazVqCAB9bN6d+Qg5sKH4DR2
0tIN78XcGIo4BhzNbgAIW6OIgdf6f7P8p8FUmTA3J/0NSmDaKGI45FcPbLUOuC5lIUK9kClprM4t
d+Y+PRHCUXdXNsQwfQOpn+xNyoiJJZOH7wPvq7et2rhinfbNBvfUzK8xq8451kwUWr1KlZjLriR7
lNHLTnRioRnMHnpZodR1D1OtuHdZX9Gf0B3qd16tbeCLP8xv4KZUUvbXgPg9LZf3k/A5jxtUlEMq
RsxHTt01OZDPOFFu4nzwN34F/71MxYn82SqpmFIYYeODmJwLz9B+z49lWZzvIIzrVf6qt9LVX8NC
1pJ3CxdybNJp+aghDN85N+V7H7jRFEOn3gmE1926XbqO/TNO51G9jqtpbvF7MzsJOxZDVjZRAoKE
UE5jzmq12f7m7fBeuGlaNgIM2/ZDcePsYU6i4SJe+RnMsVI1gfEIRcmSTcFKmFnumyvRUYGksbHx
Irerr/gBZmdK7b/qn4tRuZnSs3hvxjLS5b884RCrcwFMv4t76ELIDbohni6TdO8yov3h/9ExVvte
2+cUiMb+GVtXS6niUvO8ALQBfQ6gO1YwtNGa5h0A+G2cQ/vKlOj4Y3F3sXiswrfceIGYeizVqEfQ
II/ieBb0g12+hTPpkb9Ov+IB95OWVEXAChFGrZeVbuEpIbhk4GyPVfZD3cj9BmyKPpmw1/c/CLve
vI+w8QqqYAXPTSbB4LPRJHMWgScdF5sg0wVPr40MjSWJY7Cl19jE3WVO1gMta5E3b2DUJ1PAW4Uh
gN/ONP884uybak9634q7ME2KhNRPUoNtISAaJyU/z4mg/sxWP3juWXSmkSWKPuGLbAFOQeGNPBYO
iGpClKz/jXMPI+c2AZ01uOUxuoZxzVKolqkw3iJ9426LDQ4Z5AYt8oPY20x9haxYnWI5rlN3P68U
7FjDo5w5dfVCZ69iRty3wnDjKZ/o5UaU5aCNier/VkywjNZm6IO0vfaijcCGRCw8WyA0QICUXdVo
qGJrN12ZO1RccxDle+wfHsgA6yxCx5grDAJy7W1671F8UnAiL9wU2N41gT5Tb/jui5LJuDoLfbmb
dyduAlMN82A8lWT166ly2WcKqzl5kPwWQtxu0iEptCDzgoWRQsLnPQ3/o3XsapnDchKk0/e5WH6c
DWJvdhRDpDhQ38Rgq1iFcJ36IQX8bkURI2TheghHNgbzwcWKfdJG2fa4y/ZQuSrj2ESTSUOtttsv
DK0M0Y+61uHjCuY4+2quvg8pybL3iC9ePv9JVcdSUcd+r4/Ynnp2mo+c7zuzkwxYgG6e7+3O9GYt
UEsYhCzclhaEFW2EuWQf9LOaPXkKU3m+CWX9PoTMFpJW34abJAzCqMqbSlfn64yHqc0jQBwXjkI/
ZJtCAYnARyKJ3D/uXTA/rQC5DD6mZ2HhOL1RLq7Y6tnzLWx62k7Jmubzp0z9XdLLu0HmPcCipq6O
RRBszA9ObjlwLpepyNQg7ypWaNX2Qr8mom4FXuN8LuZ/trqHjz1jzgDL1ssInZIjepb9Y46tMyGR
Pha8QvYQYRIiL/BlI/0tbk7Q99iuGrYDoZzysle2BPxXfAZuP5eWjTBU7ALkmS3+zBRdaTxi/hGc
FW64wF9rxLAE/qcNPTKApxX5Vwpcis3S2JSWclFsNDnjiW2Ejg2SszLzfmysetgoVv2gxyW0v7Z5
NverXp6teg7uSY7pxA09D0PURbt+HdAzmcgoFUwcLCd+rRDxH5fKAFPY4M9UsezXR9srt+ciClYQ
VjOlr961O71NZpEfSat0YPkVVzc0+U3hH3iF870zm0s/3bFKGvVEuyseF6dgAX4/+fTd/WexOqes
7chJdEGBlhfmTWrKzujZ0f4/pR0WEjNw+GLH32bW0+ceK6mZE9+LZPYyWp6nWD8vtWAqNSzU8Nd2
nnrQmTE9nI86g5wr3fS8FwfqtnQc4Kfz5knAtcuwKnkKGL1tA8OYtrIn/F7NWADL1d8vXUQH7p9j
GNbiCyx2S9/YvMnuXixHs+ftWuItszHxp9Sljq+4yuG22oGcfyQrBo5xYE3ms/WXP1UbhjGyv+nE
YlBRGjhhf+rBXor17VfV4iXJ9XcZMghZ5qNE4WhOyKW1/G0n53Xgy3m+Istx0ouFMPfCLkWpnPIg
WWav1FSMTNfmNPrvP0BATVMm6iKyQO84YBfFhtBnjIeUz9JlM9LaQT73YHRANZRhD0F8hibvpgX3
DK0jhzQaf2iXIVl7v98ofHkeTnRz13FAnGI+/LJ1IrM/EhKueqaYnZYMcDb3e3vgUHpaJRD1DkkD
wioXkj04sbhOnIsMrOAHDcYmiaW4cmwtZQd/RxAaSrZujA1tz/YEQrqcKXhIyaYzoxmNyakZPRf8
JGDVOGPI4Wm4X/h0kT44uFgbUfCPytW2pV2zoXw2KjBNcMG34Em1+ee/TlPFtf0iL1YMeN/MPFm3
alKuhgVJFZguZSj9m3Oif2dBd/UoxMG+U464AErNaHSK4jL5X1hFypkb3HECulcF9uRshkE5wW5x
b6xWwbdAnQ27uBEgqgsG04sn8F9aItBwOWPkc5ZFRAOSVePrFYds8Mqes5d3Jpp6fDk0x2hExCpJ
zAPvMZcTTqdIMvPbdLy9zL/kLhRM1yKNTLWB3D53cWvLcqKQAn6oh0IBdiCxXJSQJ8z2M3mx25uX
Bwjcic1ghzw3OiNMyBghrRESRyj4Zv6YmcC2OLDRocUAiQIIYCy9OJFtt3QGU38OvFOWgA/SGyml
2rRlaZE7fnbKqxtzmUnTOhH4hQLRql2qFAmv0grLUIjr/MppvuXwnNSEClIbTN0Q+qk9k7vV+5M9
u87On0++8mk8RDO+mTf5WjXfiBjzh9ff04XJBMneyXhcUbk3dVb8eYQsPX5DLM2IOwTZykfMn2Vt
oUOQPLRjvP+Z/MqtAp87Xr0HlYHx1elrDS0MGKnJNvJwYRSZ7cfLy/B6UTnM+fjOoKgUIND9JnFB
ZHeTcRe8ML2J2s+LOYxFTsOzfE+oXBEaCdBtsyBR+6z8RFqgH0EviA/S7zVvCgiyT1RUEEaJsXbv
s4Bz0b0yUN5yLSsCFJcXwxzRV6BoF11x1SOStgRE+hDKAaRRSYif/F1PsqZHvYtNKEaPHBywbujd
vnOZMLudTWoKN+EA3RMsVkPke3pcApYTWpUM9WBtejb7QLQwSmUgVT0fssFSsWrH2FR56GPGRdyX
X9k4kM8V2agfMQFQJDUC7w+WogYufmnUzGnHGF4lqpxIB1MLf6qel+8ptHNG3n9gTDGHf0/wBycc
09OvN35WsFu3OIwqYs4rCGkWcCgyLPKFxZGSzOzw0c1POWDKbvQYyS/AZk0aVshDk7xSYyLTKffS
tUFB9CQ3bd0adN9sc5JfAC/cQBmj3KvmJQJ+6adLLcMQEORsLNWHhNqDuULiALbeBNOTE/7a4D93
y5uC0Rq1Jz0ss/Eujy+siPZwPDjk3+H49LZmfzwR8RMGRIgaj3J7oAV4egtGYj/zxVNiNYaoFAgL
sEISeEr60xG5QgRfsCo8wrE8Mxa/7pB4dB3tcni0vWxQt9DZIthxjNpI9UpzKwjHVx/5d7+HWAJf
Bdhpwp2+6CsqRckutYzFGm8a/ujsAnB/R6KCHHKZs4XrJk8hUw1NBUEzldf2hiapGOPW2VRc3dAs
NzJPKyrsjh+2vWbJri1Pnkjf5hthqW4k9J2/EFWwDgqwOuU9//krUQJpKpov9wcJT44p3kh7ICPb
54vQHZmTlAioNG6dTPy/A4a1NjWVSTVlB/lrFGS/zW0vuqGwHEaCPvQSz/U5JNuFF+fGyFKAa60P
N3as8/zsvlus1xiga/6ar72O0LnpEwmu/dFuapXXDiiM3rtIzMPAKKZrS39G8V9ozBP9Rt5D/WmM
UlUpOxsmwE7Vh+NUTmRdgCJsQ6iJ5T43ATOUJiL8hgaXzLru9oVAQoCwRERHsDU+M+TZgXf/gTsO
y3bLCQO9UtifqHQOxNvnCVMWkISJTHqo0AbXRFsY6AE3l12mFWOv1ikAblDZkZ7h54P4Wbe2HiF+
VWH3S8IB1xjvzC5hzgkdofRSKGemvXwIvnB5Rg46IwfUsb60qcDljhCbhZMJhezagOjeuCqncwhc
5osuRgZ/A78nKZJaWif9sLirBef/48g6l/QcXPt6cwaLDf83BwDLsi2Q8Rnx5KWkLS4rGOa/p6bc
hyYqzByFQBJ+gA2wpHWFOBIrbH9qOBekWU399VwDjWyNUzm/KX0U7bbL3/8phz/AgxIHHOx5bpc6
XQk4HNwgtUA3U8jLjWWBH9kLjJzm5OzRFBsRs/xMxZK1I8JLRFRcKQmrEQjbl6/Y/fOpEsiMSFmE
jZ3d5+bMgdfIS1TsGXiWH2LlnGyRBpeYdxo+/McDytR+MCZqm8KsE9E6KFaxXFB7SBIndRUHN0Ps
kkuP0ye9Bg47gCQpmPr0XlAkVDRyBCstDLIRUCAID8X38zxoWnFYFcnUn6Zu7FasdhF2nVPsLoA9
L5ZeqVEEneSJ0joLWJBK09Y8tKEP3Czj4JnghF6V5wbbBrMcFHzofkUOX1QvYb4UyGRexzk4nCqO
VGWBcUg4KCMFGZjs8RFa7bm/HJ/BpnWTxLN0N6XpNKrn7peI+rwN2egmTz2BG5EEDupvipPYy0s8
p9Os0xt/CcIFAUmU1pfSyFQ1/Yl+fnBEq2vV7SS2eOIDbBwf0vlw9b4LNfuvtRlIXgx25MCZDeu/
c5jCvpmLtOZ4wLmo3z9lspIp2g3cwX/fQ/YZLdPre3NSUhgBaFKEJJizSIvl37GnhfOlsxPDUxt3
orOk4PS7icM6hf444wXU/8zKCqINRSbNA+khFrDWoaOAFGPMOkceR9iC3cobeUefVjDOu3fDDzuQ
SPCtDeWhcO0HQGWNJzwQ04HkrCV2ZcGNRnebKiKqybBk3T4tfRm19wxI01xd49wtkpAbWSo1Et3j
SHxMvtR0awDrEYv2RhRd3Em6/V2AU2B56Htk1K+TorpYJgp/vhaKdA7GuTlRmkcgvtZ79uTfnH4N
vzxC8FQuA5cp+Xy4xhzs6tqqrL+Ys3vpNWfQ2VaKIO1yys4va5DNew0sNwU2KBei9btoG9VGFO9x
xDlwUdNqiCpXLW0fZsGBJvKYQQ3kR8hrlEwdFkrFlobjMarvFSH4Cv4gUwmQD2NZs/YrIke1bSlh
MF04mHRfSnDxeFlQb4ps0gQ8QfoK9T+mJIoAW6k9gfmafGXU3VbVHr1yvXvZPHaFKoNvxmQsVjSr
u/jXBKLMMAy8S/X9qq8vReYgfveIStygI4UeevzVtqiRFKD5yajF0Iw0Jig/IQyhTop9iy7D85os
s//Q0pGcUnwDdshMpkmD7zqLlRYg8ClpILi2dqHSkTQDiFt8j254bzndhWwvKg/3eu/1IOmdkzD4
4nXXr5jRVPAbXJqixU40LMOHy1N1L1NTSnwVY69YwEJJQ5LVvAk/VJomNzcA/UCh4H8H2Joa2Lfm
zn1PAJbdL66qAQIJ1vCS38Mp8wET8YiNdnkOKtDQU4ec8Y+yvpMaK7p0VncI7wfpskJMZocq0j9S
IDCOazXsnIw2FCHSPmF4cXhRViRmbyIhuHpRRGaJwjeRgGpkb95XqScBiZV47lYjRED/bp0+mvHT
+h0lG3S0n+XZncChkCZg+w9W133YuoGpdIcqityqvKEthlm3G0zNislwlMX7dn5+AtHcvZwsWzDL
CQEN2xRxJtLmZOYRmxAZr7Ia2G7gcw2EtODyt7qtCtak46m3KGL6B4BV+eOJIkLV/7pD6Qj4mH9T
a4eAKqVd02ZF88am4PyzPJE+LuBbCgIY0hA3eckEXT9dFqejGSt/GE1Svp+EnOl1rV1NNk8a1XgH
pEvpvBf4hYg0LM5oi6Ftd1I/CbBrD/g7VajRfggyXP+O0+ikAALu9XW0/kF7rOfoe5G5brbklK4+
2Ork5Q1bJm5YNjZYRhrlWi+wS7iTSkhDykEhw13GDhxxh9emkgp4wvad3/VFWgTyJyZnAhQzador
MdTgowE1vAXHQvBLDC6ZT3kNHvKfoWdkBwxVZocSZFvTCqXvcTCqCGJ5frUPabM44hL2Xj7wxS+9
fWZyzMMHHC3r9ND6UrtJsAn1arg9iHUVR5V23Yvlm/0P4WJ0yOnhIoHikbMKGu4hWvehjsUro2wR
cjJ0Mor2MMRzhHC++9k8RCampeJ2/j7MIHDDZhwnxoQx5D/J84eCD2Boa6tMtGYObVVY6OLxyV6o
dmS81JP7hz0eKp3A2kWf7004waJtT2KoZ0B1t72KceEi/MdLpzKERcETlfdL/mKBZD1feAY8xXFz
KnTJc31ZLrG0gVYVJzIwNANQNevERdw/+N6U+Vn2T92h+LBRjjmEIXYZjzo6HWOLkqNAw29k9Yp7
KOwz1z9GCKhdPbNecGLldvqct4ItQlyGUn6OBodtAR9W/Fr/BAhd2UZP51R7p4X94Ene8Y26QfzV
5IGcgB0XVnCIxz6JqgyVEop1vy7e4gzh1q/KpT//pOF4NGRhMmkfF5Ml7bp727jJTzClDb7zfzMM
vI8UdcN/dyztO23UYWGcB6cNpCqph5veJhV8R18QfuGX/1hvx9VDOrwucjQkHqvC1j+F7S2mUc5I
8xFlXiQ1bShcWkM7y40IzZ0GIQJ6ZfH1+Cf8LWoWesL1k1yW6YqzBzXg/7uJq8iOTa6SN2ADAkiG
nsk1aBZBN0KT6JdarZTEuwGZIrOOUAHzpB6AArLoRNQlNjYYbG9xB8c4mdcWeDQF3FsJTq0GQxAl
kXkpGE/iLiycOKzVax4cePUHxmWc6/HPa8XP5u7AvzS4UtYyuesw3HnCPoehJz6j7rzN2L+iF8/5
VEY1NxwjAS6kj34X9+E9TGRUQJONNCmF94cs1Tw0KFWFDK3EDy/5qkAMzujLYl8cw8Tqydt6hxXH
oiyF2UErUStB0uzfQ38bJbyivwtYDqMpGi8NefKNRfgZHVLGagOaaGlSJJRg3dszPjKjIzkVhoT/
vGtOz1wltF3wugLgYL/nTypYS7J9w/eim4e7x/nEviyf+i442gepHhhI25JSRIx08XLQEFF/yqX4
K68Bd2AC6n9McJ3n/5bP13SuW4aCPtEvL5g++W80chqCCEO2P1dSIqnY4co/E7vBlTLakyosnnh/
aLGIIoY0FQOD8MbPCbCb8eK3rOmvz9brzW/CkAH6VH290J/qn9cZgmrqLk8/mvv5Ff3eu5wJf7Uo
oW02QT07hEs6iOazeMCWVM3nihyrmsAPjxFNpKKYrmISA5+teU8LjDtpCa3TziaecvPonuvyKOhv
ErH0c14647Ja1jVOnqzZhljvn1lic4i1synBdWFfW0zVl7GTAN9YEkcoVBxCGrYn3HvklKLw/Php
BJifXWgUZiUx0b7JAmkhDfoBqeweMDGiHd0LyPFomJjbj6fXevEwuGRTD22JIom/6tgw4SOtsaXe
+CqzIl7RdDEVqbWvzY6Meklr3r7idLcZWylrHM8wLkBbE4aywXSkqEI2jw7ZjggKBpiH3L4/GUCJ
yssASFMWmk71gXdt3WtVd474GX3lGZWgzQkGQdbsI91DFbCQ40RHxYI57zTMNukXCsvsmEvmRwSE
CtvD8GgmFOSXGVjpvw+dqpMHjz8ipchnMT3ttZQJ6ImAy8e5cXxHq9z83n3fRR7x9ycnne44J7SX
uV8UprDCvZYcRF23BNQJihHSF5TF10AbkrcXVkg4rG1aK3ZQUFncZ158SFp62iy8bibph0RPxjaA
Pxy/+AXPhY+1yn5awlnA0otaZPpO8OptrTxXNKFCdXC+RasbAkPRKZtjOnXzQ0MFZqzpQHuHsSZD
kn9SPers9cQZku9a86bmH8Wx3u3L82j40VyU3xn+laDhHRrGFVyl++ICGVe0KsRekHUNJ5mmS3y6
cU77Xpxs8ssiGPLxduh1joQ1im0DIzR1hQ2reAjmxWYNijfvyFMz66NWfVPUXuner4N/VYLgQHzO
pi886qH9aggvU2Jf85+CNV+qT8EgCt32JX7u2Bl3jkX1+IivkOjRfBDnDqowBafHdLzqkN//oohs
bmZtMxlGkBJhvZ0Xrr7b5Mdmif8+YpllMsxH1jVmAOHorV0s6N6U2EpcN35SKnXlcxd9zirKhyqZ
Scn+bpAlPK2HJuwVh29Ef64i70iUIZ8Yjwx3fP2wSoebL8OQ9w/fsPJdJ+UeMnIFDHMAK8OB9ope
7OqKIITkWQ4pc0DnvDpAYZNKv+z+U/MF9d2exHXYLf2rWoA0E1ZIVG9VsR4U8js/tMff3muQLeZr
4oHdaCDiC/uwUaTh4dSyVsbCLV9oMgO5bf4pluBFS/YOEmZhUgmBcAw8Cd307HaXb9xQn+dH+i1n
s3CJak3GdDM2mXRQgNJyw+R56aaPDbKObrvHwL33PNTCQNUeYmWytYoY6F7/Gtt7s5ohF2znyErG
1X5pHGAXcS1Z+TW/OAD6Bvzh6Mr6cylhUog/EEuKne2v55v5s5mGbmCp4s1wUiCOQGTfmc+R9ZGr
S4sWcX1cgTsXsaccewu9CPj6w7Hn8VfGkqNLUKO9use/6BDeMWYH0IuUzeBG4WE3mwKBhrVl2cm1
dplKbW9BImUZMUZ5jW4wtt0N8UXTI9hrayZXrzFewh3DC/dfKLUP3b0qg4+x/+M1DSqczfNvKNtu
GtiQpSH037BxLpE7HBdxW1mUrQggzZb9++CxlUe8j+agFb8qFo/Jg/EUSfu2zldJ7BqW/1A8l8RP
Gt4T3lUnDL0dGD6isjSTzPH9mv+rJBRrSoNadbZE9uKqOyvr+jIEdg340/hYt03XU9YbyeZCMCoy
kNHpwZhXIWWDE71iR8aUTP908d3p08Q1FxSBoTcTcugyYgT0sw5U67pmkBprEAOv8V3eSJvW0XfG
S4UDhfdykHm5jn1WKvolioT7EhGiva0bBHR/1ye3Rx5Ae85W7aNTqqeNuiUC8hKJgPdo8gSMvRhw
qWrsOxOsOebc4hSHEv01l5FkVxXX+9X03chcS/SMHUeREW07MDgInBDIcsJ9Oif4DCMimgxtkOJj
loIrhrnEf+jy1iL9jp1G89N31tGPXbaR3DR9Mn4Nt65NeU6Gpa3mNcQjFEL2zeA//4/8oydNCpR+
AYcB610olL9WFyqaHXkSYVVPMbtKhjjG1//7CnmdiizbmQl6cnmyDjsEDH94x1udx90/+ViJxJth
33DoFX+Wz8Kqfdmc3mbKmL0t6kGx2tw/DgargxHrdoZJy+UkitvVI0tYICbVzO6QJiIOQa/Mg2z8
S5tkUkJ7EDHmue1P+6hfor7CYYUyVcUKKrw9htZ3IpPfnCY/3EQsDyc7qedo2h7Y6vtWNtZX8mNt
ETOI+Y9KuTxr5rLT5p1r/H4ocfhQHpHMq93VX4ek0SXk3CZlaUK2+yRO+TFoxYD/+hySMiHJ4eVM
tWTA96gttmYJ8saaQb2PyLaZBCeGBAgSzKRvsQpVUT0c9/ucj3ah8qyKcORBzriDsCLJCkGj1fo8
PhtHKpZpmuaTSBSA42N3iPU933GQhETeb5cbXygPd4kZyvWgh2Htm7qZ629bfHdYl1q617g22EOk
zArWD/SP/S5l3tx+SvlxIj8+aaH4evrEc64sQ+x1BRJVut29ihy0YeB9l6HUXF5G+bm18UgbKqpm
B6OtCsmGjk0Q3AfVBnr6zFcmM+HJuRcGnuZDXSwhPeME9991gQ8x8MKN77nb1CPf4pfKuojLkGjE
PrZBOwhMkh8peQBic/3U0+S4K7tvkzDyMfb2YvP7gXPDCh9DXXgNvyNH/9UKIlAlywQksKd5Ty6k
XKFMH6/d+sueOZ2uGHb0ISQAMuy2pJxOg8IebyCQvIMNBkInQ9DSqGXUbTpii8YBl4BPQDSmS88Q
LoaBBhD5STT6c4RI7hQ5A2TlZbmBVR/CrEI+BaUpAxIFTEg99/oq49t7B/0cIGijjUBV758q9sMW
MlZsHMU01vAOSaBpI+Fimc85LrG/ONnxsuRJUc4s+RSQjrYmpr+0CZXDMTiPNiSiA6k/Lkk08pEt
VUmPYQSolzzEkRpAfl3hCBiT41k2VDz1ivnopom9tJknuv/lLVd44kMWhSE5ibwsExaVW4KTirOP
0n+t68NPi7L1csCxytuGWy/j5+t+Bh3hy01oX7u1YagboNyL6JnOEA/MNPVkIt17n2JBx0sTzou7
LPEhqiDRyPr22TQUt8QiAK0Sq8Ll3L1w7DIY3lR3RUA01bz5/oeOnd841WbcMv4X17LKEJWsm0NS
uGE11c6RVnx4/ovSlpurxH3u4u1JPn8I+uidwseu8Zpkph1JOKOhjvfPGogHfgog/yr/0beQzYDM
bWwVi/5Sr2T+s1J/wx0mN+syYRamXU/AJu1pU6JX06Mp9j3vKXy04VJDeylaG1XLQ6oQ1Pv6Kllo
U0V9XTrp3AaSiM9eyTSEPgTqHYBV78P/G3hxw7EPhGyJqboq38/Bjm9nQVgN4Mpf4kzOg58qaJiO
RnnTgf5J1kMPUYdPxeb9EDjB1WrWmaDADpseiv6M+E6RSMRAdgVZ8ukxFiHxtWK0poipUUj4lkSd
Kx64ov3ENpxxOzE4OZPcygiOYv2NTc65Jzl//Wy+YMPsLR9okrQra0JSlwpIzhk4l9ETruG0DFHz
rzyUtcKRtMz+qqTUfF6ctoowGeJ5E1XygWS+zfzqijYExH3ddZhtKadTfoSucozcEhb8XGPkkufa
wOf0EmmRWXq9RBtAgVkjj8crMTC1e00jc6innGukBiPxV1GDQj+YTAS8P+yiTon9pXOgtpy0HlCO
ey8J4+gp/h4a5ZrkBEWIFaP7h3KKq8bgwj9mNuOWLfafnnkegEvnNxSJlx/37HvoPmufaQU6CuxN
3EsbjlCH+qA8pWOlvf4YNF/6d3jQRL8q53ueBEp1Vus0vhLyFxVePZqIYueGATrDT+0GSFP7HD4x
9Loy2IBw1knyifTb4oCe/SddsNkYxz1Vs3vpXVpqMi2MbU9iUnzQWllzU+1FCXDcrVeY7orrn6c6
is4iaWYcMeo3Y5xqhPpawC5qTo1H37pMYCOAMvCYO9YAyDDIp56RfRqV+6w7pWdcyKZd3ZAcHzhG
qY/+6fGOs43QGbG4bHZ9zWbse0gvwxudq05As1ON2nbLV4VobuDQnttHI+5R+cE8tBz0fVNQR7sC
B6GSxZfCbNqmdLD0vgIvje42lQ0gbhzOUyDjhFN2b9i8GWnaI3L963wMqJfI8zMxccf1NIQpdxiS
nisWzWCnbxnFXMNRXYPEUcuGoh/EUSp0EGDrdfPsRJ0V9pbclYWgLytV93+iVF7XrXpmfgs3KaFZ
gWmnchDqc3ut+MJktYgqma/Xm28LOcgLyPnTbTB9MoecNhcQP/K1A6xjyW/aWSJXxmVSn2IRn30D
tuyVbZop6FUFqI4nifIT8EYoY4oHQub6gl74mBYHQSNd/xEdKMOvn6YtsndNT3J8Ou6RqOF64O31
YvQG79sJ9NeyWWAlpOXtmJnpIoLyzzWeXrRSZSqUuf4O5Cwhpqz4gDLPvehgepHePaahva6MfJVT
v0uiL2KtPYhZR8qZHjptKEiM/3HlIqEYh2IpQlEjxE0TDv2HzDxHQ121rUOWnikb4NdP280o8NWJ
xl1ly3IEtVzdotEU6+VS7G1vE/hdzP+t2MUSWCYnY9bovZA8OM85BGrfPvaFfd17b7Ps3Hy1TJOL
e5YuQ3hkq40f5ROIbhDfPQCuHPmWBRocn1Bsh+xR6o7jr3bHztQ9CoEujNB2xNH1CArci/ztkHOq
1uoqkgwP5L89LIWhfq7spNjVwROGztU4LcWhYH55stPzrjn1Iy1NwJ83Xd7Dzt8gMUo5XrdbkpSG
tSSSHHBy76OsPCYAvPLgRUQlOYnBWNIyIbFnpRfOeqEsU1Uq3Os+ZiB7l2z2b+zZ+fifYyULfndQ
wNPMXtM3fy3Wnkr3wvE2CI8hT34PCf5tVZrMMUONs7w3oJP5LrnLCWemKotMgY5LKSxab9Rex8pJ
SI7BnEi+J/X7hY1YiXJ6JgqdbddmNM5tjSSfPgxduzBO1dbz68N2sMqpJsEhotb1GP/xWAyQBD8a
CNCaD3NK5TQOEGxvq0gcSJIT2yLY2ZrNrKhq85Pnrcz+uHYJ+FkT1dYtun1zjThvrBeQb9KOd5bx
ZTPwZbq/sC6p0t26kto9jtFwwN9bPylrKV5LlQGWCi/YJXTXnF6h+S8svS2oIEDiySftY9RM5dpy
ODHAf5/+kmaAgfbmaeQp5nD/qeEBT9hekFHjQXZcuVkCfUjOYhELQNtOHc3A/CMFOLbrlhoy5nTo
hXRsjCNQei4iCbhGtT0fNSlYf1sY59yUm+5mJvmZfImm4AeedZ+eL/r29qnztIiDwmzptLsdUe9Z
5MFgNLAy53tx2DGRPEENKCQdpQPe3Yn/+Gz5yiRBdzb0466at8ARSv5CxzSH9dumMTH4NoxhxxdG
fnxYQrFzeVgaOr2CvIhcZWi+sj8JNsHaGHdbzS3e/GN3gz7lq9/Qiot2Ra6jyuScqVSb73Sfzu5N
6xmVzRX5OsyeJh+YNyTYMlj0/1pjp9ZevaGXc0YrCc/R8/5o5iBX0oKdGgF0c2LxhCQJAPJwTU1A
PXFp2hAw46HTM7MysPk1uzgvI5EamRwFiyD+KwIrvWr7hqhzS/IvPmnGAIkQZwXHNbsU3jTJSjl5
ci5ZLIN6AKZI7T0LS3NhntPh98KTi45BICWoSOvwwUP0g6S0pjfbIFH4A1Pr9hPKW8sDVBmS2jVH
NwZBCLSjc7aVlnaJZi0byaI3G92K98iw503ZQF4+c3g1IaN4uzBeuhzErZYRf3qI18mr4tqaRrJ8
Gv7mohmXBY4Ex47ioZgwQRZ2G1ic84RcadhGPTeWUVPLqPsca7pIeXQRbYhkjXw1LNxegmcO0VK+
p3kI2NJ+QvGgO8sA8h0a61Pxb8fnx/fUu2Kgz0gl4z0WzLR8/C/vq+7kq18rMYXJ6dzs9lCGoycu
vGstRQioGb5J88vupNNd83W4lu3iVO3Kt/hgZH2XTrFzKPKUkeiAlVetiXOaqtxJuK4V+LuRwqQn
LAicy0LegBRvMyYx0r0+2X167gynMAkfke/tQQczZC9Yj6Xocwsm+JEKuYBLSsM47YHsqnG2IY+n
DfaWPT7eUD1Kpp9sSaLW31KC9JWlf+0z8PQTi4/KZQXnsR7hFTTfJzV2Wp4XQfszpCHuJQB9Ine6
dYFgrArfID1iuq+3tP/96YVi8qrf2MHUVRfLY52V1XguyugS/Yp7z6gOOPcTB2dtxLmLjVx7l6qg
pAmTxrUJk93pQce1DhvTMTSTmkKPyVZZ6UW63p9uvF1vRxq75inOWE5NxTIMeO+bQjMT2Nf/ygkp
cm4ZW5xh1ebrs9a9vmI3qRKAWm3EkZEGjeKAwSreuyN0hfoFYNmnHLYxEiPfhRwFSAU9eY75xzsg
AZ2ID+CRi3dfwjfysyAZnDGSgEGk2xE+i3/kIpOOjJZNufpjxROsQShhGeDrsIdAB+TQwcMNWA2P
LoQGy1qDPag5sBWKm6HzRbcohp45dBnTjlNrLc8hL0iAnA9j6YoUVJJcunvYdS84WUX8VHAGXtMQ
wUfIeaoKHQNH4Sw6xgWGH7zsDuHsy6OV3fdP7NrVyAFknfjBEeiFwOT9sG+JBos3nJtKXiXiM8gL
TeYV0whrX/NE88nzYtu2IxvFWvOgyyJbLA2IHnIT3bXq4NFJl8rPmWIOm6djXy5C8yTEh+2hqDcu
vCmykWm6g31UB9sKT6ea4npWJ0fUwpg/I2jOm7zYnWy/b+IUyO+jfL06JzcbNlr1JITPFo08GCDG
vHeza+UixyMvJd4JjMHU3gN5k9NODKn0SVkVX63xAzGaDwpXlQwoyUZkq/OpsIrOHr50iR8h452l
GvWjcSxhmNl037wV2BJAGZn07M/ALFX2UKVQhFTIBJ++RVoybJC6tCCpOJy5hoGgaNZe8nA4vzrw
cbOHGPHdXS3EBIJdE+WRNP3ZfQKzFJ+BuU5TrjVUFt+QaviqqtdlqAsHAGAh1IT/0gh7adfIwwzB
nJ1a3hJPddaNe1tT7kz0wFNlnvigR+MQ0g8cMaUzHu+sepn85Ac62yKtmj74qbl+h5kwAgHs0pXS
whTEe9GtGL5hhVEuaTl2kvFKCzGWXNC05uJP3aQSUHRuskbNkfDEWD+LuiS266X2CBeJ0bSq1i1R
A7KBP5dOuvHzF6/SpoUO4mSqW1RGbaRdfFFRrdQFcROWgHVxs5jHnQ7q2ot+J5Y+SB6f26HANha8
7boZnMYn3r6eoPLIMdN6aBIu+c23mtFlc+NBBSN8DUEeJD+in62c57FLAA8SfZuMuPEIaEkX1PUQ
YmnFQYk+hJwl+thoBaMrY5CT4KBwNOMeH/lv6qSDz/JRcRZGB8mcRuleQoxHPBn6cEK55ZNoNkEH
xYH5GWOJxAc0+QtX71n+JLSdAyV8UVP7r9GlIqmRETk7md6+4XYF7hlM7M3Ty+MB1x++HKuEIp2d
PmI2uj78kt5uWasil/SdkWUcmHXEnO1+/X8mzwr0EnjmsvsU3lFyL6b/Jh83kqK4QdKTx6hA/JZg
bNH4Z7Ozp3oUgTp6ipAN14DqdsvQi/Xf+N1jsRJ9BVktkbB2xdSucJRKW7Nfaneo+mgYw/Nzl2j2
O5l5RGfgVJLFErvcUCRHN3+rFrkjKgbJroTTPGH8Gl/cIxQ6fITy6Rdaj7Oy7SKLqqcin3s/wiyu
Z613fsC0D5i/UlTv4ycLMpt4T4PEHFgXoaoPP6xqaa/U2iVmda/U/SeqDNFdxKcP6ZdaWqSgF1SR
G311YYDoXXB8sqj4qU0KoUzoCr1HC7JzLtSTaulR8uJrKjTqkwk+d4myT2auBs5FRSy3i2F8xTdS
o1hauigU1BezLsBZC98qJsLi9BU+jk50ooczd+b0wZU26uKMI4I27vHo0X+cKbhK4+1l7GPUNrtt
5KLQx05oQhYXmLxEgNwFYWOoUeDvBYc/QsvKKFi6LGBZ9+vnLdjZ0mXeANR647GHmJtHnjjFYMuq
UFM0zpzH1u/nIcjwpS47OcqCTuF3OUzHWL8RIJWjZneNcwkTjxcRntY/Ek5MmBMB338EKN7rJJ/s
1w7KJ6xWelAxROAgnD6VFWiJVZRuVy9zk1s4TqyRy9wmMNvSnKfaJ7OXljRjr1p6/uK4LEO4H5qB
AFCUyv8B5+5GFnFQI2+doKs8jAtUhgqxEN69iA1Q2qow1xa24QDTIl/Q39+15++auFbxMi4vA7Df
Zxv75X9lLoyrfPODp5m/K8hF48UjK92YaIJbsK/7k/rUaIGKIXz8aKZHhZ7y7PblZDATC9PKw3eu
GaYTRdfk+wtR7asAKKb8j+yiQD/CA8Gb8jNEiZLUQ2O7QeED3GrDBJ47Sqv+/4MOipETOSbltxrw
rYK7gauYY0EKD1BzMvtEBoBc+pQKGtlRH8v9sOdUOS2PjfEaZjGG09WCccH+WP/u5iB0DpBu42un
OhrD+6daCw0Om89sk04Yxgi8bnwylv891e8gJQHQKwQld/8M5hrmBqMEjsfnTQmDC4e8ACI+B140
OAjG5lZ0TZzUe4Dpurjy9nNhLk4CVKXRl7ZGf5kkOgXKLi2HaWJMKH5yDO/fsqHZ3K9wjd+H00KK
XaxGcZotsu4RoVswS2tKbQ0WtFh4UeuLT0vRhKkA95P9SLr9ypI9DtW6ABfkiHbdKBhu5rXTPChj
qbaaNnppO1oTPHSdfudtdF+gHhfpesUf+bkKoZzO6GfERddHW25bOx4NERTy7JUFHlIYb2uXlMdB
jnzmu9FB9sAcLu2oZ181lBgj1KDIZnp2P9Er7Xn5CEFfkOrHFniMhldLSlTws8N3urMPSv/2bk2Z
nsq7jlxWEmpfI02uuwF+bIjh+TeFA3qA8oBHWCflHKbHkbo/OjBw+r+HU0OpYrnDYy2S1hVGbjsr
zvgvREv4UJ1mylfWZs8npogDA8ggt+OXdwjI9kMum+Y7xIK6qs6xaVfy8RfNpWVKCww0x1aeXeRV
R03WVyOjsFppWctwx+HCL+Ou+YW0+JCaBIaxA/4JqRAwZPBnbLopn79MgqFztsROc6iZgS2PHs6/
J6loZ7KCFpGpfI/DIQOIObO9o8m0OitJB2DcSutFxH8KRSrsJ+UpfM5dzrT8B9w6ZTSJrOxH1crv
9xfDNJIoIrI2xWA2iGDkSjT+1h0dktPiwFx5t5E14ZaW+znkhQoJIpDAjh/9rBOOGVmehvzMxHdn
caMToiYjdevBmegS1CFCKlylwokDkJjfX7ZgZmiBJ0ip94l/S2COMRKf7toBquw7daqmf3/1mziz
+2nV0rf5ar2yqKbWwZkb7Kj2TIGLRjUGXGGudAJmbS2Nlwo8Xf9vsc1BRwoWmukrxoytgToAWrL4
jryacavdFU2nl4ho5g0zHTkorx8xX2u16wUyzlJ654uN6O4hxeKF2q/jD/vmuephVi8iuNmNTlMG
L4IfjxsOsH8/sDNiZGOA5Jo2GUufn3qLq5Bax4AphSx/Hc4M/6syrUhytNIfDu+1zTO2bLT4/0VT
vKP/Nog/pXWI019FLRGgdy5fAVq9IHZ3mYP7oXk6Bt8kQiaG1ZMObgEAK4m92/5HuLpfOIynjAQI
BdWJXTLp8G7/ODsynO/wPxkvKRX0eOiuBd1M/ojdZmKeRY7nt0bq1INMcXON4uhvrYEstRVE56xm
dyk05/vpvqiS7X1DxG+KZCowlTJWzVIfelFFrQh0HQfbkwkD1I7K6J7D/YnrOKfDLsxq/ggjIo6o
BpPr359or0marcuQq2q01NhwEcGIq92RmwA2z9usC7/pxd0CTxY3miDlFeIsG1UcHWI94nHrawjC
vyaHQ9cLqm6ZVf1r48AiYZ/OO7m1FQLe54RJ1UtoFKZTFx23iVkRC9sKq31rfpQgUfvkwQ4xWGZI
zWk1JiFWy6Mb3Dw4nU8GsQpfYfikPn5OS3TWLPm4H6bLV/VM/gQbAM4guEiH9zVKcv5vjVE00e0T
REIX/pE9bjcSL1XkMcnbI/vkgjJLeNgqw0aF1JK7v7tnF3FOBQRSZ2idXlOWSLp1Eq6oJaNObxEL
7k3KovqW+BnasdotPREnLok+ks9+KALvwLRE4s+ew2nC4FBS3WYhGObI7VmTICu2RlWFH8/j/QIV
NsPmOwH/tjJTWiVnm5t9q8mXuFxeIWbLvcJTxuq24hv1/5NBfjaGK2ASQDuNQoZhoe2WLfhnT1HF
r2238fXdjOUTl+DXKaasTsq+8aFo/3+n6UXGasL1oLUZ8IKTiNQKWogakNucqN81w+6NZrkb513Y
/xj0QWmn9+PL4/lAvGbUVFDFgZLU1/5b4+7MGZgCHmWHAUsmHQdZmR9vBVdusl2QQ1R7QY81mnWK
f2f2X+2PIo1nBoTsMBEqesvWpRIVPtz7ZISz7IooFr9QLaBaKCKsWhkfbjGd85LvanUksmUwlgIJ
Z8iHGCe7BB0xFrOTiuGb0yQ/FNVCB6J4wahRbJX0QyzDnnjVaIzsd8Rwa2bbdQTUjXXtzVmCmQXb
4wYV4f0DBh4NtN3WYuhaFDUVFyq2TNHdTGgX1NhqJEkc+H96RU/wVHcc/2OUOwrOt98ZtXcHKL9q
K+lO19d5kmJ9Z4IXbjzTV/Beohh4ED0AuNHAtT5aufK5ABeJvozWKVYj6k3/wA/XjgV79+mnwSLz
qwQF7/ttAHJdjMM6K51ov85NPn8z1YOMcanBIrcHx7XjQLYopF4/fnJfMvjocVW2WEEY4Oa7AQFl
BRYx45iO0EbW74lbf75ctkBb2v9Kq/Q0i1nAFrXdIi+wne9XWnroZ3A8hzpGQA4FUtKs16bNzmYf
jbieu2tne+UD+lZqKlCSrYsxB5FPovqNxp4ghMdOB4awJiIgJrAl5fpgn15wpMcjLr9ROdJEsm1T
snO14SQxXlGiD26ZRAgxCenVUdofMOM14G5MQTSDROG1mm7ADFn7e05YXjueP7RT3iLEBps6mOHg
K4ZG4Uu6zjUrwQ86D8HBJ9XHIM4p3qd8f7F8oHDiqREAzaiwPyTRwg+aCLW0HNuGqJObynVjDEBC
I4hmputMqolRoMldC6cWUthqHzhpSJaF8ALURqR8FtLIr8SBzqIPiHSKbF3b1pbof20hWe0g9S8t
/V0MdKnBgvyW805lBnGExBzI2gLFCUOS9Lg6G3231oKQLOKVySkoJGbcdktGf8xhs3QB6S3tPx3+
hg8rSS2P7zqnHGnv9lwtoRyTQ79e4BHyrXx+Qm/zuxuKUZp6earE+1vBKUK1ShvJSG3NVuQ4I/I8
+tKquHFw8euTSzzTuoA5xesbdS0wiBUwJsct3sVk0FDEhaoEdxOaRw6Uwxa48T5/V5MlXdgCt0wk
02hmljS6jHXNitp0T6x01XtIVvj2lSwvtDGxKlgVPJ6ytdgNB791XY4dkO5migcIjqUJw9SK2J+6
3kepqHdj2b3b8Y4UF+e2Emp72Ec39XqapwQRIrQ3jdY3C/UPO38CM3pg1mGr9UjlSwbZyhmoG8IX
EDTuYeMZdbJ6zVNycAQCYHY+vVmL9WcF1V9+J2aNd28976SV1j6NiORRn8o6mlf5PKr50pgLYVO6
Scx+GbkZEM7UAcLlkq3rd+5y+r7ZDufA6sU/1jHgHFDC84FfqKJgS26hVgEFhSoBzogT5495/4PW
cL7Lxfdj+wV9TeBzXxVgRkaXVDdncwYlW8iXeKRBeHHKTw0Tdwz/sZmJGE5Bcwa/OB8o87PE6vsX
E9d3+jC0pdAriC7f4bXFl0+M5VRlufHqp1qkwC9XEiey9g4eQMC/opEBPgaEH8LsyQGC4nXc80iK
enqU14o2lorikuUtWi3fdQiaI5pesB/Zd5ZbV/OuN/hql8DL/i5auaB7qJnDPUzbomJ73SpAH/4a
iJORHGbM02H5robKHbLMsNMNiAs5yJ9OJG84yLFkbQOtvmgyXWqaziA6X4tYiL9l16mzhZ+uNQkz
R9KFG9TJ+CMdJBkkqlyeTHukuYf7hMHxvSVBBoTQivvB2hn8P5jpA0PYZrEUT4Dw8KkQeNqjO+W3
phI/4oSRFvW0ksIWCnD3ma+mYeSJJeZce5qrpUsQmgyd/F9SyR/+/546lNSw38vQQp5dYP3EsYO9
0EuWlXHdLQluNbcdqDXn8WVZPzkIZuw84JQFBDFFJWoFAWLwzSvhZjC4O8RJ27iPOKRwWdADv3G0
T9f2WYvlgGo//XgP8WfBUQSzkNXxAzoIbD2n4cqeLYbMjb+2O9m3TyMRI+gZVjVarSZwHF+O5CvJ
GFs7cTh7xlwtafqfG8A30cCyCsgAkxH5sDnrVFnGRvmFeoN74b9hQoYmwHURc4RL5YDW4yiTQuPV
UK8/wk6m5FJNwRke4CWKGQVoYHpZ0c7LUaki1jY21EOg9mVrRljWKAim947YZa+AJQxorh+BHyYa
1o5pwZtUtlk8UoODeWSc5cN03lU/VSrJ18M+J2fRflbdbuH021HwenEjcXyOfQXA4KPSZbDIC6jh
yX34FumNugqV6tBIOKsvnNqg7bLoq5C8A9Mx1oM/JU5beBC2FU/PcRAGZOi/6iuIwInjk+5vOY4O
VnIaAZx833euuXGQYd2+Gic9yX801gXJjf/EzjZz8WlUw4lWZM6/s5xGjqye4EQ+qfuYxzAvkLPb
+ydBw6R8fexQmeSO9OoS/5FkLjlyRqf8LuX9/SYUiIX6gvSUqMsaakvJkhG6JptNKacIVyuTvV8I
WeEm1zjxksFShg+8+X5AZorlg0BAqlxelAZHNH0+KKX3xbxOthfgASqf56PRI3xiD89Om5BalPJ0
C96XfvQH4Etpw8IR3/oIfsGHBGYesk7QgmFEkzgKDyDeYz+AmymWFzvA770b4SU2o/d8jQlDdpzi
a3sFT3Ytnfj6ByOcOSR5ARWeoTZKfixkbCzeGy/TobksKJ5yt5I1nTN9Fgj6QDqBSw/9F0s56Ab2
QdbQ7BX9TpH1yIBl0QZIH2VpqPeZapgibksnc/esJck9WyAmKzQBiowtTHBrChnxB8XjGay3ccUe
r1v7NTpgEfT/8IEq+0Mq+IWBXmTSV5gWyBhlwUbCaX0M96KVQ5m9kVL988pHyPFNAAV04XhFRALE
gsQOdgKenV88wSSmp/fxUmdw5CFRAwKaGK5OLResGwpt1wTX9S58srkkVuugIb5caoqTQypuqQEd
GZ2YFVgrIKFjMgcJGJ1mmwB//tvpctU/FsLA8bM1vPMMJ5KC8MqqvtQ1OPqQ/JQiDB49Zryb44NM
kgk1+oC+NVHUXU/tPvj35TPD3KPUq5vLdtvhAlIWMPx6+veozifr1fHsgFe1MguZ2SY403GD1/ER
l2yj9nbVhaPKu2Yy0LPsVlOP0WNixQ2/kZ+ikCSpy2lU1QbG/sQc7FZScUEBmGJVMgCDUJF/kCJ1
3fV3Rm3/qKGpTkTOIfKBGj9PSTiVwBsi02o9CsAaV07bcc6kYfgOtdndirCvAIsZH+BoDfCrtdUc
zJrKqcJqZoDzAsqIyIrDrh4CPBhPgPlz4DWCJOJ2N7b+rHxFBPTwrPY62wtP5z7q6/u7mrdtn6bZ
4vDF6U0ZgOGn6Voh6NKWEomZLURDazc4MOUW67lfa/go1OkMXif5aXlBLQA2+PpWvUFR6TAAbdxM
/j66CmHoh4AlCZXxewXOx0rZdQ3XwrQ9wU2BPOy4/OsSdcgQJmCNSRImoDtfaJOKRMvV0zNwdAv9
6wLlJ1Im1kPxvknWMFVIp6A2YQub9/0KTSeR+6bwnlfRQTnE+VyzQMU7UQy8sKzXudNgh3eJabDo
715zpebTFmqBjsQsGz08F4wob2pTdGbHCttOCQSZNktPN0IpYUPCOsxrUfGamvBUzowBhyZ2A7N2
l6rErpzeWR0zqrwJ2O7sEUSzKV3AlIyZzAPkTFPxhCnLsaX1yzJR+MIoMPIa+P4HNMjM/Q2I+Y39
Nq8qpvwfTeV4n2Xb3Eg91LnEMaYalzdU/y9iIDyPehefqLo7IKY4j8LtawxJWjdDGBOhoFlfcjeW
zAMZ7DdqYek9v3zUF+1D4Qm76nj65r6ytmEsCIBPWm3bdnhySCBV0ZfIs4BFRJNAZaW/kU/+wDoF
GTLRxAm8KurcWWX9BzqIMVD1RUk2lp0etlKEkPimU1CpDH+5AGHxg6NAUbO7XWjU0RHKK/fk47fM
fBthW1591vDfism0XxgvMApKk9F+ihstiTvJSAscIoXMa9+Tuc+jwjVO9tdUvSI2rNBcHqml2wTM
SeV7k8cL+kIqTsvh1yCoOKifAD0H68BI7aIbt9UOtpAWDK/SgqBydtCgrOgKPeTrq0SunDkMLYgB
hthUwWg/Rnpt/mdgfShKcxRmeXNxllhUJ17b9Gs3bz//LP3Dz+G2mxnnnykdMOGivbFYynkkHnR6
p6y/e/QlQloxn5fUL/JI5phxpLDtKP7IhnhoFuCW/au7drXcuymKxCuP1eQQwalWw0ESbJueeabO
2ZJGk3fCUgYxE39K7BZEwhurLE1K3hMZmQ0xumFudN2VXF0ewHhWLULt1fyotJVKdhLa9FaUc7xM
7fJyyAhzEfJ6+HGmBIj/zeS3nV+6t9SI3VQH6KzG+jAgiUNQhwAxLsRDur9yarb5h4bKMXPanbxu
6/5mTKxipKeckXUAcJ9lVb1gg0szemYSHlfCaBuc4NAHpVcPK0ANz9s/5yJz3tqL2Pp3CZfcjU4m
9ecX1qN2nx0HSk+fqOenPt1OnrsERqG2r2PeKG3kN0fV97x70sZPrinbLqAXMGPm9igQqiocVT6m
Ugsb0vN+5BdubVzr9RdkG2BeMtJmw13cSoWnB6TWaAhn4/w+qdZa9dHN20rOaxyXnJ26kOdRC4Dj
tr7A8dXPVrrX6fvuax06zZOZwdQNELE1DlY4+zTv1FcJ52GQTgxby5Zo8DzP7v3sVs4ElSDb1Vx+
P7A4BnAyrT7KkLE3rQlLtmFpmIRZXWcdSY3fArb75qVQPwqz2Vk7802txf3DfJbG77E39HJ6qh6r
oI9v48TibV+QsgGSZjhX+wxWy3Anq87MnMNgJDc4E4i+GXF3pv4nBfGnWoQ6FT3fA16JBqtkm/Pj
Yx7AVb86FEGIswkReWysG6YNOzWxVaCs0izgt1sFnyXXEpq1L0GpSwBDuSFUHBCdKwmNbPHOSG0L
PCD33SSqp7QSXNGX1lLScTsWR2ZzbcNlS2AYqJUCjMujBG21nH9DrJc4aE25ZHWjl9SGQdkXQ72w
fJu7M9khfq83pk5khXU6axavQPpo+rSBTNnWv4ozZye5iRcBYUU87dBvKn/jyuEdXYGj3xrplBSG
WhMVTASH/I2AwDe0yit5jDvJ2uK6k3XTcyVOvOoXqCpi9UPfBhHb+hXwe1CgcAiZXoHJ0og+15Km
e2kxwhOnH8XCnk9+Z4NSI/XU/n1UlrnWe8Q7a/eUveKHyT/cvsvetHgJWlH3I6MEoLotJx4b1qH4
KY1M6DbOnVqS0Q5NMIG/2La5svjunVxPZL/fdqZzw71meff4LbETfsxKWlQL/Tto8tm46vJGTJkr
BeuuQ8smtS6YvrhR/spsLSvfdo6PAZMw04s1ObnYNUXwE5g8Qk9P0m5Nb5lRxc0t0bnzI42/ldTr
cdBSmiApk4z2XaPrvY1V7Or/Bm5q/z2sypXJD01evsMhk63pTRIYTt7b7smFAM/XObKj87ZFDQs5
6KmwCmoRGBbSp+58bJwv+OcdcNpf7sGK6YfFXAcBaATD9RgCxQ0gbvb1AzaH1LJsaKQzsObM/OlS
Xs7NScwZfj/1Kv3J6MirLU/5VopoZXejnnh6XUmdFE5/m86UzBzLkd5O3PSy6vw5FJ3GWcPZewvv
AF3raUANFq5MBWqBWGbF3PYkBJdGYgPfiJUmq690gxDCtNLw8MRUPP0IX2bOdV1PMCpd82pLA4gE
3+c4M8QjxwZZbuqvMYALSIl8KPg6VotjYgvgNicR4Mx8RNDopvp3AbA+O85ENS6c1t7kmSCI6BJn
6ysv66JZDw6r8b3wr27hO8sji4wr3NYRsYmL0JEnOExRwcIYpJFYJMb0F6wC+1AeAjJjIeiBUcBc
G/UDQ60ePz8FIxM8N3lo4hF+UgWcCdYfL4A9ogY8em6isPbINh6iYkDydYnsHau6FHzsAM44CTTu
wCl+zHirfRZy9HgqUs/xdp3hFmJGCkaYbJRygvZakZE/DFwtI+aSQDZ3UffI71h/9Hvo4+R+9FFK
iENqW0/rElZ2jPYjkR0960WEf0O6+n4esLS3kTqvOlZq2ngILPBUeRaJvhvB1ZqORHJt7yajfeZ+
CvzMsIPz/q8DUm5irf9xoFWndDgK6qsmmk3UQxC2wHyIwB878EQSgHbjBJpks6XXcKpt1Nz8dqGX
IV6h5BVyIh3Nw86IE5r0EZP8FdOkfXQ7He1eSRGjMFgehTlP2biXgaSDnoyvgti9TZD9X13X9RJo
yAjRc+B9+fHQcwac/ivF2cxYMZc3DhQal33UHrw9boZ/UOvsxX3VBeFohejNKK499j3Y3ylDxNUB
2f+J8qFRqNhyDa6BdVqhA6rMoNPuU6AQWEEHUHlRnSh5ey3CX3yipUDq0LKTqsCQunzit29cS+na
qJ3AnoLB/Ipbu4pkADrU+pYrEQqG7ETVhTDGF8DmFzKKV8kApFGAHj9A1SDPm4CDD5wU12br997X
Ho3Pkv4Dni5MnfUc222aCkkYfLS21S4k5JErX0vywL4awV+Gouq3fyQT0LiHZCy2t3YH4gE7i58o
JxcuE+egbTRmKU/NDeRKOA6yz/a6UPNHWo4knWOE2I9a+pU+6P3WVTwsxCcpUUx6lr/d7/OnjcYZ
evH4sgbc3/1gRHRC02WRCEoavhI9Ofbg4cKZSCG6d6V5UvBQsBcA3r0BcPANdmIzPufivRWgrCYJ
YHo1FybYrsRwSmu8uOzNufu4doxBgsIL5jkkPNjiQPX9gPzgY9Hy67vW1f9QanqY0/kUd9CrX8Y8
1oqbssXUp/ntXH4V8XE0SiCLNmTKMC1/ZBY3WiyzdZl52X90Luw1xZM4f7AxqHvHemKlpv0N+D3f
GqrWyRw5bmkkRzSd2VM1ik1Er3PC6QZWO0GMNpuWtXWgQ2/+/1hrTQI16m1ljfq5+ru1NAUftY+C
PMnQJL1tBpYo2gaxP8Yzgq2EqyIE9gIelIbVWUMIxfZPu58mGiQ9e5Gfh6cgyqOB172GUavGf64I
1hhIs39yywPjCdKLQOGwOHONJ45CurL48K0q9A+Ix5SQzfwh84JiNs5GhygPRDaI7ypo0Y0jmXyA
j1IMmEA6SJl1KIoQ/kuRTUvKTv3lxl4nDaD5igGbTYlcuK3s2vwWkBoH57ruGR1TTSISM79yM6ZZ
tim7WxwWypb8Pd7QZLvcgaZGJD1fXKRITIzs/zTL3NjcUeowjH+0IKrD25tRzPWl2UksmUM8xRwE
wCA45tjyuswP9J97P2+PPNQzwMbV2OiH6QdxlHknPamxkOheNZgZmzaiBNrqJW86vgLLVxLcw/yw
ipD13LF+bAGcee2G38iD2K5eaCjHdM4xI5y0uxdamEkp4roYVBaZyiYVO9+c2itYYjQYk3lgy6a9
Kv4n8iLMi2ci88opQ0RoZ9PZM45NkB3Y8PZYrIEgT4OJDm/Md0nK9H474yU0dl6UtMplPowmn8Hr
5VjA7+1O5Ng/gfN4IRIUrM32RskQPybzaLQomnmWIow9MRccWNBSqdNK9h+aesW9jGf4cHZt/W7+
uUPWlMRtJfPp7T90PzSgmr1cqWPwzgyzOrph6N61LgbixKi7C8fy4FxAN6quFwWzftJb4DlncaLd
eTU5OzRUBiFn/gx/pNtwC5zMW/i2JMltf8q5+NochRrw3x+MhVtHWdsQf8ZGgNVlaFnxlZvjuohe
n7ZS4cYaZdCMATOOccuKTOJEZO3nDRkeuvRmTQ6s0pbq1CGkMRbyWfSzFuX68LDGE910+4DAjbFr
/HayyVHEwaPHZTy4tZIF79NijX3LS2KhMuYIyjqocES9Pit6HvW0wgM/25WLNQR0eqNKVv14mdJ+
4dXM3H1sHBYNYYPXQUDhlM/ntYR1HJ7GqUnUcmYdyb0A5FRVzUYTy144HHjNgUDksamMIx2SUuKo
36TYXSXqRg+gIWHVsfukKv9pY9FhhbKWy9EgY8kUJt7xqlN/IVLJMuecstpA46W6bvthI349gQWF
cXPphws7zbMl5uG8DK1LXXbUjS2BORwj6AtgZ7RraAVbicw1JP+Ka4lPTzHzkV1T39aqyJr/yTxY
c2kMIvRynI8TGqg7zj1wDWikaucIyFQuPL4zEBZWoohCvf6AGa5nuTXXxAIseiayb7JmlN2Retj7
q7MFR0Cax9HxqFjFHicBwmL9s5fm00HfB5s7GAYOmVLLgVhlxbTQrPqvSSBMEJWyu6JhAiPs0nUq
jjVBJmO3JOUAXWrkMShdD9yMyZoTnJrFd5v5Bwh4O8wl4uucFG9lSQ07l6An0ejLjutGlrurraPb
x9kqCwjeH8SZ1tJS52db3eD8kTfOhgw4QESmQutI9ub7sXku3IQQIONe2+x40M7oYqcM1AsS3RSE
7l5WLePulMNu35fSJ5HgauG/MHM275yujAfDwHMRbs5Je1cLwhBerQwZiBLLwyTnWdATdbQ/OL1u
flRDTpZhON32O/NjihaAo5ZYQ79pGvq37Kx4ErjFa5Uwf9O4CPAq0nBVdi5+npniAps0ZW0njY/p
oRHA46wiiiKI3FuXr6TF5oArahMFDMqb+ZKZKEH1b8BDmBlYIE2sdNJL3RJ5NO90imkcQTL2KTNX
3Fob+xFdlSvmA2N8k63xPHtUP8XvmRr6popUC3arEy7fN3+cU7BdS4Md2xsnonum1MZRyPEUF1Bc
1YsDicpNm9Mg+xRH3CbOcmHXgBptwECQDTgV1p1qSv9FWwBexjisxxkO78J459TAOwtjeuFw1mK1
LL+1w1Pe32T7BQipLcrTJDXENMfj+3cOXPbi1YBd6I7Qh9C4InraxfQZ/Dzl6AFby4UW0so+u49/
jStKdVjYLE2vdmmQfsWLtnY/tSEj7lM8qdV9HBd51f9nbwOOmiGGGBvtZZlDHgHZ6xcujcMcHvW7
0Wyv7oIDidzhS5lJFwItEcrEL7yQv+xCZCUqpjXXMNFuw5wYlsYpj8uTpBr/ZO7UzdjE9+rF2kah
ZviYF6vqhWR5mpziKaTIjp1YiTxLWY0Gd1F9WH23C7n4nNVw81PN9Qf6RrefkTw2nzWVUX5NfwOd
uyvG9E0HKa79HA5xP4pfpEzVDYOrh3eYRN4lvw1n7tQn8fsAIYZMg3hG0IgiTbbWC3CwQhqAgB9r
VFz3gejNKL4AhiSWJc18+gNXFmiaq1sQ0ETqAqGeir2aYNoG5lvM4PbEPqww7eJoh9RQvvrCtyic
KQIg5pOS7jcodQMwDoonbSGooXm+MeUAAsB6JQwSqI1BQWWbKY7KxNw5Y+PoI/0P0JzSVhrvePWu
7/gp/eAtE+PW9twr7ujILPppWceo9tM6S/URqB0w+4lsERymR8noRcmjS99R1qbWof+nnr0O/YtH
vu0Lpn3hTlHI14z73aft4Elr6YDXipKZ3lD4ZvVmoSTiFdQQD4gNMavBEbmTEJ6M2OxQeh0wY//D
qUn0L/iTYv7nFwhfWbZzwa2DZDaM9NZZGyZXtzS/Gz3/2aooaGG8w1rudriwXHCgYzIFlEC1eoKb
ecqHzEA2ff/Xhy7CgkSKlYj5boG+zs9h/FceRSpp4X6qMrPkpAMDC4l400RyyQZnKa3aBi4Nuvr0
yL+jFwET1MNcmhRNm1yGWlw+Y1eqrWuBcNRdnvSwFjM8vviZOb03FpQkSzoxTvMGO2OiGT4S6J2c
yNZc54HMIKvbcCmL7zL0lMX4kCjfv+SAnzFuPSU1BbuhOXRSwt7kjAUKubQlN2IW7a5IfarJeInD
C99McGGBcfFhfdT4LG6NiiWxhPTcnvgJPnjVL1ZtMCE5Dd2Pb/quUkkhCvlRq7tEB2ZcfoSXt9pi
7535UcUPwkBrVPkqurMnIbZCCEZbz8wtNnJKufO7jikj3IeTJXWoiKvLuNrY6vc5uUzeY/SJXIrK
bj6RcNfANzLtmje5PiHXvzDtacavXQjMs85kS6fsb8s3oJjuh+RxiYKb7trIiSqrAreO2QLcJq/o
P3cNWDQYu6y/lovIwLeELhGjUq7zxfbR42TI/CvOTiLg6LLxwsw+7gMM0uJQhhJ8LxM6n96b/Hdl
MwFsT1r7aZpq+BGpquj726JREz9ScrSaXeezHGG3cVvrU3GKKT0AtT1kg8aXXX4REhuoAYn6c/wb
gc5GN0Zkhn2lM5vIag1d/PsmI96Ft8vwQc1O5v3x04gY8HOt9/E6ToWUBAze6h3gYi8XwXCsAZ3e
g6d4QQvaa0Tm4ReWT9Oictxfqki+Oi872m3ZZZl+J1teD3c/V3bhqLlOu3VvPoizyozkcquHPo6v
Bq/cr6PZ3rwp/O71oi3o26YsXo4+YpeNUH/VVKo+H+As4ZxMgzMjyOokkgpgV5DIhCWg7zOlgsn5
JQs5uptIhCgXnpo2cBqBQ252z65/hQk1KjkzrTPI3TDX67RuS8M/p4QUsn2MRtKQz/3Gw5X+Xi97
gdW5CzhwoCpOdvUil0do88lbM6P2JBInjOaeaHNus4moEO7Z0kFj3sA3gcqHEqD4r+r4keworiac
MPDU/eRjqUf8AmlTr9S2XEBNmjSqFZxVLD7Uf6nq7xXz1o+31XHi2YD1pEmLl7OqeP5nygX+mbxK
1F6fYjCffUWz5Sy6Ojtp2FHQlcYnmtFXbSE6ndT+eRVjyTTkjy8hM27c/2nt9P8wDM3w/JVBiOzc
OIhwuB2L0MKR5GpIsoK+/8W3j4lda6EXCYhZB0qk2oyAXPxWjidv3PfUlrnAmLQzin4O4tziOFi/
DVdAMGk/ZUIj5QbjuVX4VMTdS1o/2lvXzvxuYRjfqoqvIZHV/9AJ5xwECvnoi5+4UJZf3/pLhPul
faJdFkLOH9wVKn4dnUplKEE0AT+JMELNvwFG50RVwvRFD64bJK6yX87eu6j4RUeWaP5FUR+zI/Ls
0yQ97Yod7XmNra0wnXzRe1p6/DapFSeInbwjR9k4BzhW6AWXswAthp5J8ktF7pGFZY0AlfeIKn9u
azKm8Cr9+L4ODMadaiVw0hZ6YReLLzcMTYyLL8awkocDs/8g9iJYjq8Iy0w8FmknZSxrMVjg/J+B
gFklGODqeUvx2NYaLH0r75V94PT0ZGSmEI8Nan/Fkzq+PCxJ9tomYXaBB+b2Jvg97Ql8N8vnTe83
bj1fuvMwPW2ZMJC3JzowRuIuBkLjAaUUJcZv5WVXqP9N85rhNGRHohjCE3ka5SC1fQEM6xqKChMR
+W85CRU/Gv+QVKQjjPdCs0ReCyFSDBGxr7lpaU1iXDqyONBQtZTTd1q2X8V7VvuKeW1datUrVzlI
EoRksuP4iWWXEGOL4jD5kO2f2i7atee+N1XyuPau1Wak+Lz09JbkDiRWE+Ca2Nw5XDwp13M5hL7Y
V99kOSZx+aXM0l5ujiVCrNLqCCYBKTO7/TvpEKoRPtinsekHBkKpOgVU8U3B3WdMHSnLZqtj6XuR
G8Z5+k8c8vTcUJQvLDAz9c8apg+DFI1KyN3LqeonQNUorY6yNdQy30ypOLNRjE3d8EezpuFls/ir
NtYNz773dU9nZsuFLzLtUTUcQIr5Vu72KBzfQj9h7uWpSgyEWXGJneFRH0yFYOX1fgQFS3K/ErAl
AJ6EOVO0YiT2DH+B6rt7ioSJ1NFA2+/kcqVEY91amckcWMaFFggUJZgbhXRraORFw2sovNMguB0o
qKyNc9D5xOjAtw5xirXJJae4NQMuBi4lV+Qi9wBKPt6CJWEY08SG8/VwDYWumFxKuxHe5I6XxiGW
os8Fm7Uo8K8sZ0W7mjI3q67xnz5ZS7MMJSsCsI9zc4mSsJYjKs7szXAvMTFgj6ofUL+u0jagQGta
odqcUhEBx2x3ZabwLASKan4jtgNkjyi92bG9TTasncSUYDYmTKLs23/F2RCdxin+w3KPlfe3fxAC
m/jebiR4/yNykVMKqpLsCt9KGYj+HwRanxJbV1f6q73CsD3268NChv/JwY0YoIR0qlhEaJB95bzv
EEq579tu3XiRd9Op/vYSJ1h7M840Xk9H8c0qgCXt7aU432ZQ8U1ZLVM6M2GEINZ+thQj/vYONyvr
mp0JMJAZPIrK3DqbvW1BVoSdo/BjXlxctPh6wneQJdq61CCOHsF5+NSFdf3b7DgHmO9yGaYqUcs/
ndw83fZQS35Vfyev28iwuAtvdT/QmaM5VGv1eleMjQBmIjOJzY+DIhmvREqtrDAUVYY1mGzylONE
7N86tiJwdV9QzLWeNvQH6/5UOQ1NkwXHzZDMtX/GpJzq42xdeteuDAA4uiKRWP97s5xqBX07jNDd
NFc5RQzbQFYw8kHuJL7H4oRoHujPqFlH0WRlmEhEUA3Jz6zYfAA9BWT2IJ4ZGN0VtUK15gJtf+Lc
Hx0w4zLob9LGDQE1bwLXpWKyzxkH5FS4cB3NsNYOpwmqRSaYaqoAqJFwLD1E3qEuu7cVbxImWUwf
bPitL8XfnUjjTWNq2SicRizsmmthfuAGTg3wmGUB0zJycEYfACNPtbia0T175tpwlZdmvkRJajO2
bq/I1jcY/9SuYQaKjyJsUMo3sSDZEzwD2khVIKpuGFI1cDMke9ujR5FoP32lDd3F9U3d38p6G0yt
8zxWUwMPqF2KGnW1iMFp0BucNM7ObdAx6LnbWp7S4LACWHHnn8NoGMArdR+g8mQ+JxEsMkY/8CKO
5qznHolwvuD5ijKITEObuWBlbQ6UncbBCmYQirUKfe05wsTfP+bPw+ghU4L5fyUFF9gZWU4xdYH1
KLOr+ptTuYB54iIJ3+b3bH3rxANO/Ee9J3NHw6qIjdbqEYZMuIdSPnKGYbfkKkzEpJjazQxiCb3B
8etF1TqiWW2lQLnkwzXfnScJHsr64QE0xkMKh4HNdfJDrVV7K93Cj6qLjHF+vVwCLc7vr9kk0GW0
O6Z91/Ma7XJ9DygNjrr/mjK2GWGNhnLiOJChLC1/r4st0pTeSUKhycG09lMpajVEMbCzcRn3dvX+
8Gqn050TdiAeXjqywVpca7/unkxX7stsLo45MeshQu6sqLWrkJ1hF+vkMCYJ6c2XtpnaSWV7fHOJ
DH9QXuPmihFiFjiWuW/mqiaZ1FqGt9LYeGrmJP/AVj7TZ2nOQvMZ1iEgdRY+mshaIFyX84mbsRVI
NOJTtNua3q1Ak2Z1zfR7YFBVbV5u+87lLm821UVvyZPWuIy13OpAulHTOflLmVzyGh1P/pp4VfAk
1Wng+fHA0N6ZlTHccWcp6/dyUrnyMUZ7xoTA9I2VDvjyRqFn1NGY8RpSgyPl2WAbEVlhOPc2p/Zk
8LsMhGEc7xHlcDvOHZpMgwz602aV/7WNwbobTsatYmPUAVm32YZcARr6i0ihX37a2RariIRuj1Av
icr8YurQF+EGsfUFofdDw35iRcIZcI7UI0XfK8fW8VfwoEFnoi+6tvC9AIUFfyPW1BJa5cr8vo6M
iGNzYR7q46U7Pz8G5UeYrP+Kfa1iVeDrEHPtHNRkYMsPXcFbsBg6ogMa4hK+W1uytgkl2SxoMOUg
oZFZpA4jtY3128BfTaa0xBaMKgA1uS42twbPLSgLSSR+0ehGBqL+6pAai83fW5VeVmKSAFRNKLDA
PXg4LjnszjX7JcvQKUzOoXaiIjnYcm98VrQU0aJrBnweegv3OQjqNRZNYfZd10dqUBBLS2+aXHEo
PJQPyNwXlqx2irh0wxEXI/WAlaadzwiUdPMd93PPbhSHAx2EfAPgZgzig5htZp+pAIWMS4Oo+T4O
jifx1pKE1E5XX830/7eQ9ZhyscryhIuX9odwuOytRhzhGpiX4SkroJ+yCD7/zJmfKOlk7i/VoG/Z
SPHS7sRIdNI49QbxGlau7dr/Uf4Kq6foahgJGrM3Eh0FP+0Tdba1I9O3QXMOPSCgUrJlpmoL88G/
TsLag/lkJXvKfnaBYwyulwY0uI9yxMxPxO3FeRq2KEXsDGEBUw0yTE+HCOeuHERYVpRUi8M/s3PQ
m2PkWJIyfNXErd5wu/dhDMlBj9DERR0qsVx3qFY5MRPQqx/qXZcB9Dr8+EIp508EJqQ+Br9gozDx
JhbmthaTDsdtOk2WUDDgB9EBKf6THwLcEm3PbgCvDLyKEofNVCGK85vG4DJxP9OnuIyV6FbtN+Sx
MKng8swrBPbX3IXsHw1kM9jU1IWTT4BBFzpA2TYipsuy7VTddMkIooTA6KN3enhx/YlOW649DBDF
ucuWza5tRkXq3825xFyLkrARKjB/j43K1eyM4BcofzNyda9FJSoLkzTHiBc0F7V5D4EqNzSfmGhy
I2s8oEbyLg2onVwJRodvOMM3f8Sr3xkDZLeSK0LCz5RMzoMnjBr017Vez3R7Kk9GRu/ZN7d5mZnM
EoEVFkMexcI68UiDXw6hU38TzLqJOH0tzzSvY3g3R3g3AtdjYQy4VIFyBB7/0pb3oZFBTZSKixHq
NO7sPpf3qPpDIoTAkeXglSd/oMqQdJw+v5sKJe2TFBTFUVn8S7gTlQBHMkNx/2xZj0kXrUKcEqov
kFh2j8nT93Uy0h4l4oao1q4G5cnITpRmc3TbUgUa22h22DQc/G9CzwK5FBIIPGAXKnv+FEyqLWSu
UBu9h49Mc07xHm7CjC/JqrzcrClpTGlhU3GE8U1Ed52joJvNDXyVXJxeXKRdhY0FdyV1Hjf/HuJH
zCKkzQ9b8twTXPQIOnaA9gPyjjE0Y3p0M2Hd/dhaKXsmYmUnA4ig1yEZNmMaycQyz42Tl0E8+kbV
vzmjFST8TDiR/99u6kBL/3w3N7lhf0EeXPJkpzu6ruK7mX0ycorQW9TdnXAR0CpJ8wtu5LAKR+KP
Y8MSVoCQ5DOWpOej0BfLAtvCRJ9XLHJwxjOEfgix3GxdUkntTC/x1Ghv8kzKPYAAqP48tn9KxKCf
m0crpCsTucvDzPkMAEMSJvaOk+DEyLTkj56ZNl3N+ykVNYuwZd2iSckihedazsymOIRi/X0Amh9K
aY0laN3v5m1zGlOtoHo70femD1af8mNsMdq5plJTLmry+/FZUCjMG/STFItHyln9VgBdQ5ltDk2d
C9e856Pa6Y6WHIjljrRZTYjAghZ+V7YvsTcBzOEvExc+M86G3/KjKdHd1MvIXbMbQ/rms/qGjDWh
B2SkRsOiho+v/RKHMPWw4sk7L3auXk0qm3qMhcvoeFhscBQ7swn8CTzbzqrQFZIqvHj09HM7ckDF
+U+BydE/3ICEKrgdSa7EuFO0AUnZmyXIENhuxhzaTQU6lQbAjzyq73vg8hV22+yI84A/phrxLeqQ
N9zzKEgmZdIqppC1C7zD1K1gwdSHUZ/QhDYMYdQtHyOw1g9WcdrAnfjDFb++4MO+q7b1hOvfJB2h
yyoZVwQB3OPtd8shpj7N2n3oUaPV5PivK4pw9dlSUQVBsbZa5x7mEXN7Smey8Kgqw0Ne6KjAadIp
qP/+UWdjKnE2QIbIXYZ3OK9y8HFqC9U6CgkATXD9Hi7XNOQdehFuUaBxetghl5gt78rUaA2MVeQM
dzUYCFSUyb3slvxkIEGMl3NILLH4eSulpMAWV9zjr849bLpuIX54UYx+2uvA3KUt2LY3qEmz67HM
21i+HqBNxBzi3g1Cegig6wb4KTGBSvvBPSZgLR3GMHNvO8AIbmIpjQVry7biW/YpslupXuH6st2o
Buc2lSLrqQ4RNH9jDKVzmXX7OD2f60DtJAqAsgRPySuwZEHUAnY+sYqFT90dBqJSeVWrvHiehpho
USEgaE735ViyyHPFEKFuRSIWqwwDEi3M2wSJWaPzZbLm9CDyyTdHN/x4VpU4F1+3Ta7Uv3WM2qHi
bkLSw0xRDHxqkVIqP+toMw85Bo7uw/giieG1Rf4IRtSBCSxG0/9TftLzPxwuyrofNai1Jw7tNspq
fWNYg+gm4jUNvSQHTWRToylnbXWGwRMlzgaXUCuXw5KKpLq9TUPdk5FJrOJjquLfibxN0Y4DrGSl
9ACN6cr9iDTYLtp4xwzerwf1HyssOvf90AfzQA8v79vs1h5RJUbzYniVReLDNhcFY08754L8Jcv6
uZqU6IMpe9Ly9vxpH3HnJrmEO3aKvx2WOX56ufJhgI9j3yYSgWuC+z82iCEdt5CiJ75WCq1DcpPA
kL6jZqv3eEVPqtlGQoCG1lg9wT60gqkE+L4nRn2PoiTuDkRrRp6KEUJaUQBX3NFN0cLRZpbgbnNn
rTJIoFtNXfIOsqwO6D42Lpj/joe33jwFjYnfmUb/GnxS1aQa+QrZoD8axPTu8O6RLzN9YFALZMeW
g/PLy7Cn9Iew+5Iwz9HTI5UJ8RMXTMcqAqt9dAO7ogi8GuB1nj+JmBoNJICWp3SXdjr5oVl1Ncwo
I6zAeNYoT+Vy5M2Z3+zAH2OlNq3sXRZn0z6AmLXPH1SCBn2wxGcFe/VR1OC6Kf4YlWVaoO5T/DBg
OQ/2dDMTrlxE4uJbYVIeeBPP/n4JqZQRrsPFTMW3vwggbPCkg7FMBdowZYrTHTATnrQJ6R9qV0Ms
HTpoj5Pxp3z4i7DJVUECgQZIlBIjYT8Orf0CD8kuVpPTagqSSxTtb8Y0quSY2Ji/6Ovq+WGJ/493
po1KYvJo/UMKU9E0bH2FGZSrWQj7t+YMloqU7ZG5I1h6N7uBSlFvrDAUgS13dLcJtr4tPAOqSCdh
IVlEoYt7tE+rNC9BB3w5I9376cFVOP3l09og8RmrWZQ7LB4evgFqq7gfdrIxMRiGHQaoqjgdmBby
+AzW8MSPMlPnkM/t1ZkLKHS5KqoKFUDcFvMSvN04Do8JZ3yuJjiD40uYFZ1Q8P123SvcRfKEOXrj
t4SEfxOdPWimAHl0qY/GyHx9s5iIXRcvrDy+C7meWCeDxjTO+CE9Bd+igEyzFW3OOz8ECEvotw7L
/8oiJns0WQGxxm4rdexVKFvpJGMGY40+LJIu3AeNEdbxzp86ambsAt44VtendfbEDWu5gspGZr+z
WqJAe7QuWP0lmxEXaLMa+BE3S/rdMvnMahrkRLRMpqrDpaHFKqS6QDJa1XPWYxF6ObBl9YnFe/4a
ZAg292yHO7dcKJ3oabdu1wJLyhdwzDxBP+HqBkJzE2mF9d9YVLDRfQCDUfN2UsqjB2iJ69YJaixZ
2SXlu8U5hnZlMToSppNfxPHoMzn1yRdFcBhzuJtdD20g5Sk+5BZ4nsSHXRDFfuAJnKtAdAyGBqgA
oDBP1jD8Mf6i1b0TTTo1MNcMELlv7SqbZjpl04PI9nLpfGMjbYvGPTHz87xFQPksOKPCg0xIwNzE
AEltjXgAFUPkFsH1/JtIZaCq9fUJPeUwp0HO8ELawgQy2wQuun9WdoECKfIE9YGYNNX9z5fOXddH
t7c0YtJNWoT8r1Zh1UWKb0IHZzQeClHvunjeqlf1OmJJwc9Pnzgm9UN+5H2HHrQWXteqrk3srm//
zSvagU9t9cv9DsnvVGO5E8k5CD/2uevfIlXWAlc1GXwPljMvzrc4c0wBa0CeCh6wqpMYfy7ur2yP
XyQpsfeGOomnDXlCYDdlaIAmvr8frLgSy0W4tGPW7qUKxsBzFnZos+t7E+8EqS2LxvyMXCFSyOAc
673pl+gmqgQpAYeBkC9igRs4oHhCcqLG5MRlXqUXKt9HQk8LZ7e4yPjwR4QMA2rODMd7mUvrCimA
A/VFxiK50sKY3DJfrqq6YALtdPy6RnXWAyGYGfucN7QbL/jhERswG5jxzmcWUI+4uwpE8IYSgHTg
RshL9GDRXAOSkAbJkDbOSTw8edwpmdL4xukZ3b3po/jGBQmjsqbZiEP5T3rm79sjrvBYTDlsPX/9
7B7M1i37uyh4Oqjr13BAXqscjT58qkNjK5oCWMwD6+bbYGwkwUsjuCyJ93hxGW1uYRggsFV9/aZS
RVV+hj4JfpCafL4CrjDwBzd4i29jR4Tftj4dfjepUUJTXwOiMmSdG0CS2EnDGbezLsH7MC1twKxR
aiDJ9BpuJv+DTY5+USILnxYyT9s+7Jdk6fOgnXbitkajdpi+ZsDAqFgzdwGNlQMC2V2rUL6lDtSm
BLtHhG4dYoH/GSSuAntAkKLSOnJ6YUJjHmw110A76/Q1cmOPDZzfbYHZhdBXf8x/mOx2OXZdmyB8
3t3DfE+s9y5IGI6dZEbygz34Oc6ELnttIgY9ZHbXPt2Typ14AYxdMd3s5yc7mIP4x5Q/O/R7DkT5
cbX7S6eKjrMk1OCU1vvqiRb0dMdMUpbQBlRx+yTvKjgMuK9D7aIijvFoDVZPDJjsqNA5sB78C0q8
qLom1iAJqjGKezbaMwZ9sbCN5GkBEMx8QuQ4jdO3980hNa7yzGdOP1xLMsdJQ9o4v51r/h7nhegS
mnFrm6YhFKtcHixWHhRDkELeFxUeOIi2hpxkBPyjukEMLwwrj8IOaK5/aet/66pobxi2UqhIFJpR
YerHqcUFInoX9m9mGglF2SwEdn9avDZ8tBKf3KkcRz1A02fD15NgH4m+M3l3QZbSh/x2A/BtBBe9
myjpvLWtHwkNCKBCATEy4ZFwOS+4UdrsfilzF45wFgJaPiimrR2vPpDA1ORyhPhrxaogGcHWJ7eh
SNtYzhM8FwaRg6m3NGeMVJX+GfIl5+NfbWz29abnNUWsLWKUDR70o5K16MYy2B0DUVDbxcM3eAZY
ozfEuGcyZ+jpETkJ/KEOpW7CBBFXpxrFf0UnIHB+568T33870wq6CymtpR7YzFLH/UIBH5xCJoM/
kDPeWjTHteAAt3aiQc6UKITcRujp+zw57plV33ybqkSfL/K6C2dQIEHaxKoqWkhU4PYgcMkZrCR9
wd+SZkv2TzixgCn+KfxTwgeBCmeow2VLzDYmw3SaHzuEpyXRe6/0Zt0BKxqDwkA7v4/ii88CajmJ
ADaR9aJHj8TX8O6dJV+BR4ZZdkd2C/oRvRftePSBbO1YHAF+WbdQFd1eQ3joJYKWXTw6XkYZcc3D
rsLGOTSIjk+DXZeNMvMReXbhQmj6mDKxcKdeze7mP1IrSHXuK9FRkDW/oteYg9zU6WX/b7dcAA2C
tWG/mDFEzAsmbcYbijSf4guAULhk+JXWfKN7Ua4vMli7AxMWqg9XkXb78OjAHNbPVZ3bja45TlTr
jFNd5YVxQK4pz/Ovl3OUrUnE6LI945QQR3Y35wyqJ9utfhJOuiUVfEHP2zJrMvSBK+pReG5rn6xx
YJYLuzv56BMLx4HJ0k/rqQYkirwMi7kk1qSbC6/dEsD4x+Q35MfeDzTLnAE8Oah8f2Hc08KI8WrS
tT0ZnSXWJA1IlXmsYNZ95AxZerqmxwUmuYHbvon3iIOPRt6ENODd43e9vyWenhzFqW3xD6xnpYHt
Di013rEMHBmBJ3IyFuv4DTy4on/miMPmWEBztBgq3K7YFfxdHf1j33efV+NA8R9Nj+nGUO4sRCjo
pMvf0nctH7c/vmDjLKvxRBnd5U3WgnU/EMuRVx/ETFPgP0m2ya0IvWJAYPcOkXKlmdE5Ed02o605
7clEj996iJUJ2h79YaQS/wNMi0ICH6b/2ecmcoEvlIB5zeJZy83NTjAs93DrH7sVmJLRH6lD46hd
hnWDYOfrhbwZZAv5zyV+9hneOQXKa89zY3DQyXsKE6zZ/L06pwc7vR6vmx21BATinih0l+wW24qF
nEN43rZmNf3J8m+RSdK7MAY3J3d1pv1sRrL1lJKAW5kJM11DFTAbHu01r7nuQmwyiJjE2p19HpWC
vSyXwpKukMiMSxSPHCiL698yfy827QQFl6ZElawQ1xbAmWovGsfw4SeDTvitzoaggpkfmj0y2V6j
LKjc6A/T/aqXhA7JYdA6cv5TguRuNjjygW8WyKjdU+36oMpJ4BCZ40VkbGkweEzdAeUgfmukKX5z
ToiZSdpFik/7i+MqZ8br1HDMLiTGkxnnNzdYPqqapqCUF/4BULYTWqTNl4/l4WPgWtRsNdOEr31/
RiF9ZFanemlMfK2x7qW5lGVbV4tjgai3LAJuJgx7U16IkzVliobVHXqUn4BsOUHKAWPif44fnNZy
7gkcz7oXVdm+R9c7qci2yWrdg05GbLZpm5IqTnNtS8/KKgBhkm+Dm5/wmARMSHHQc2v1BeISuMX0
rC19Vy8yiNkQIp03IFcRlcXC9/ygLN0cUJhWeSy/yKNTjinG3Rc6I7JlnJ7FK7dwwB33BShbBVke
PPvThJJFxq0PRhHYH1TX5UaZmjHeI66IgBrjJB9mR+yGqRb/brv6eL8MHRxawxHa4VSEG+vhj662
LdACDCiTWGuPChWxhXIXcKGzDJ6RPXjjPg9/+LXy9H20VFf+9OP9dI+RzUthrbUO7MTPNp6T58l/
r8LRDmSSWw1HPwjPmTklAuKgS+vMlBw21B5hnPddrlFd3imIlQ6IPdisdU7cXai6pzU7XdqlUrCi
l0JYNa2gMrKbqfQFjiSeg7WmGhVBYoV3O8ge3yKBPl9uQAyrnNVgqzUY8YbRdfrI92hxA66jQG6A
VVift1K/+h0zY7KPjex4mjg0cH2Trff/t7NtPnzjqS5uhNudUrK/rZHG59cXSHvbYngl3E9oyNFi
MaX3/oIsBZNSePkxz7vGz3JEk/dAUCW5wj4UXZHQqsy5M5/nBixifRN3x2FVJfNK2BZyjBATmvvu
GJ/hC2ZdbiX8y07XVFw+XqBrDqxfjllwrdgGJu9n2TOjkZ00JrIldYkgNF6l2+Np0lPTMi+3+AcK
QUopGiSNsBv0HGtIV2RGdkJbHdzqFvpKkgN1cg2VOHQDU0usBqVEuxdzVFoN6D3RAAMhBZ6k/jpB
8he9+DP6m2+KrUUG6WKSDSg8rAsbrAXlcuHCawBjVXq2Ih9Jj0fAOcdR7UlLYqz44BE+TD5xZg07
PwBiIL7Swjh4O+IGvIVR2oaapuVIOrcRI7Oc83lvj4/kWMDZSv4xhaYB5QRHB/NzNvJ2KAhpY+5b
jd5y/uQzYqZj96m4ITxp+S1xtgjSpWSCWlN1fivLRHkYQNuT7hwBjxrnA+H91qjBB0CcDUGykFqQ
18U6rEPCs99S1Q63YCwnStVu/z6k00RJiR+BbmeTPZ+p1trVT5T79t+96rugApEldWEE7jwAyoUJ
Xrh8m4XN5kUwjTrSkb/qR9S8WhqfzOKl1mA5bjEBxSBWJBcn/yuRMyQ6rcakDlC4W7vVS3nvFiiq
JoLiuXfKPTaqANEuDCxcVyYcp381UNZZXDcY/XMU/vKLi+5xIVJfZPQHex4Pa4rkULl7J1iVxF9R
GtzxqC+unybthNyJ3y8F8poHTN1L7sI5mFK1bb+5u6SwZg0r58ovpadSJIDTlWN2ATZtFSKmSL5P
j5Hx4sseOnN3jjjkrZ3dj9Q5jsi+rs84n1+al75QykIEl1o5X4qUMXGwPkkrBZMk/3joEdV4rRaD
NO/n83cElydm74hxzbtFgNQuWZoMHtsoZan+VRGkW24nLcWWwxrJBbI3Vbd7Md3duONMPHFf7glR
ar+SKD9MqebI70g0Mhf37gRb/bAlHbuvUaOqkbhe2wShK4D8FOcpCOUizQjn7h1G53vIpc/yUuDn
CH/qDIDYwssN6Z9WH9B/9Nx6rhaCfOI2n8OUUQeXHZCOTUNAwPhn7uQIUfv1vlsPnRIlwRoh+snr
90fTTzifqUCTFWEFhabFTxS+1LBMlQNwjelk1t4M00RXuBEjJuv7k3IcFhBFImZBE/fLiZaEze30
gvVPCIoJUuZGAWoeNIZ+z4aS0VdAVBptwCadPq/OfCTJFB25RXeRpWp3VaLv0yjyflwXpCms5KNy
FcBmCW+0V5wnlMEi8M5RHM/mXbOWNhYd8uUQt43XD580ucruRGeeyhBDoZ2wG7LyNljrCdvjpHAX
sTVPK+sFqr2fjKSBBmPkkbNBJWi83WQo97OlFdhky2m12CHL742KT/UyTgrhNw1POBUIOGRb7IVw
l8+MhBZLH2uK7GM3sXT3hAZ2ZTPSNKmFrGZD6cha4XVD8yK1lIhAHWA8QN43z3t2ECbXc/NZ9pfa
lPVhCqVTeaoJN1EYa+BTFntafPDADvFCLntaNEGdZmg9A/rSxM5RvRqI5SXS38QyINfeJxWASbzo
iMu6acBKs5x1dpefXXj3JUy03DYKNNCjS0XG46A2LHoH2txQCAxn9s6b4HjwzJioCtc2XmBBQuc6
Zn2nvrNs/XpoST5104lJVQ4xkGrelWjm38vxVCcArn0nb6bfZewzwxGmnIVgBgEqkokd4yDY8EvO
2zvUywqB85PAQ6awWEiZeJJTacp7iCl8rk7mxELsdzEI/ZmbuJklo0mHu7/BFIArKQPujy+m2nRy
7uhnU/+O1tTCPsIBvAw9PCPo5mpCXrXISZkM0g5m7TX8longvWt3jJQ61qRLLfzlecT3K+KVPe0X
B7g2U/4Qxq2fuHjUuXtuKwo6nzejuW1Y2sqsXPqGurcfBQkrrOgLDceL2Pg1sJ1XGyu9tPB4RdYq
FLFx25oBNmOcVyM2wAot6RDtTPLZRgghXwpkdsLiowUZwlb54ilmmJeMEqQOBDpt02yITHURnYFW
3oyRaFhiYJkFkQEYXXo9cOzVjY3eHLg5rEIQbMCvSMPwKbJiu43W82WnpH1WGE21A51oS+AvRXMw
RTurb352fbiraFr3ThK3AEPH5dv6C1+qfaouVZCZ5BBHRzmMHHgRob07TY6Hc8NYTzr+6qwhMa7K
MzPWzShHW6+7aHrhb4vI9LVr3UDc1rQCyUcUS+rLxEv4/KZwO+weog5ASYMBtFlMfJbgd9b9hyue
Q/I/dUrUpu2+pqXdBQY9/TY0cOp/2A8BSi/T0A6a5X2sujKABJBWnAHRtUwdK49Exq7HhNkroTmC
kaVnnSiZdbRVkYcL7ixp5GCkNlXhrcIF82f1mqIrSDxmK5UruG0QzD5N3ept3qUw11VnFja+9omb
ppJRt/HolKnMa/lwdDOkhy0mDXZIk/VRKJZSXqRcecivx8lTPS4Eppp3rCqxz0ZWrJ+gZMuncR3m
C8VWBNioyBS85IF4bZz3eoqBqZbtyEo9/jRwK+nzv/HVBoMR6LTsAoKU41ObfFcIwxeRSCIxbipf
ngYE9P6i5kAV73K5PeXX9DeSGoyVbq3J4tU489XY9+vR9nCg9iffGSXjnpl2eHYMpnawb2uFpWwX
y8R5U7MgngeyPAKH9TTYhBCBpJYaDltj+tO/uttZaBfKaRL6ThPrGR3537wX5mRoIRXLItVAmfQ5
KGSoxh3548jFBYce4X0lzLxJYeWy7OABVcDBKYtwiJlce1O5oxnNq5FUyA6zzyBRJxsqwNbSBEpl
RqQYw9Ahg8NSA6I/9gjhuTD9uwhkamqk4qCFkapOd/VptzywK1z+cHHE2c1/eqcYrdy05j8JPaGJ
JISzFtZum5yNk3FMDIaz5S0FwxBDQVPy/N4ZZUcthS4EKuk5D5tsEKsmTf/nTIMljaJVibx34Zcy
E9b5CUnbr61vwoQOqwpwrx7vtoM9VSwhdLJ5q7CvY/EwTJbEDGSNdTQEhhMKciHd2E3hdRSBSyO7
G8IyV8VJId1chv8aLo5wa1td0IcvIlyOcvD9CgY3tbMRyZRzEdFDhGEdQdVJfokgukaXQ0yCJ2Qn
73KxJ9CAZ2b34n04mUm2nQ1TqYbVAscLrwJt60QzVJpWsHEqRmYAs3BrJ/6unkf3IhtXHLd7Z4Q3
asDLz6h31380Jn4ZULNWPwTo6OKwpQBdG6uZXJFQZK75lLkMSN16dj9h2WKexhqZyDA82zaCAgq0
hh26fi7PQa3HvrNOlhNhD8GGHO6ssDVJ7o1Nab4um257aQdBP4dCeaGjDLZkH4ysxoBlGDso+nVT
3AR7RWUpMNbpG4D4yGTAouZrNu4+FzWfRfi25HCmRRy/jrH7sZCrhe/iyi2WQduNjXpHJnVH/yT+
xF78mfPofJlAJur1hyF1zt02JUNvfMXaRUBca4lpUxh4H/WUs/k5cm0CfwqF4MQFYF8LemnclLbx
TKrw/I9WeWiNQ0qu2LG0P/FE3SWD7uu3V+JgMoTP6JiJ350ASM7VwKcQOvnlE6Cj6txqxmyrpuRS
62AaYvyr2+jvnRgbjVWafQAti/+a7ZWVe0ub20KDwzcnLmrDrWkjjytszMRCEoXTf3Xxd3LFYQjG
RTEn0rG3+z4i3rVDZaOhPPCoLmOKX8Rzbht297dgmQIDQNrcQrFbt+ttZ0ZAlPQ+72wNYefs1VbM
JNXa8kyf95MsuZi9lMjBPVRnLvs7nXQMInHEyvmjq+3di/q+lucLC7cFnu/eon5FJxwXAOduOFhi
iKpWGppeWotGSC39vS8FnR7BS6wtvwdc6LEhhUYgrj51EdUZCwiYxyDOlOST3+qQwU77y0gEdeJL
TxilS2P6ua4xj2AdMcULvn7KZ2wS3Un+A0k7qM7owrRZUlpkwGriKFfn0p7SXIco4DL9mDrUByrI
xGcPfNptgmQGLuvMJzeqSq+ry4FQSK8kuGbhHh0BrLDT53eroGAqKiwjizuQ0R25hRkaPN2Ek6Th
TX0eNVdA3N1mBVIWsJVphePa/iCjYdJnL+iBpyGg+GjVcj/CYxCYUfVd/oGlBdB6Vpp7aXFu5EYy
5NbZ8taUHljaI2t9/StEQo8PDVSH+iyWK15y+5YUkuAUPq6wMMdyyIFN/hPS3hezYnkDG89kn3B1
FkIQrHfRa/UEAmEyflyQWvREFy3fvZz4KZMIajwVGECTlMwIzV12UGf9Soz4Z1JDNIGJcph2IDy/
4g7NWRYJLcIVDHVmL0l6sdjtlrQl/zA66A1OavFMeRCwH8bDCe5uAY/XyDBvxZhaqnoOzcSHD90D
HBGObKEDFRJd/1s4uJ+oH9J3TOduGFkzr5eS1mGsupGs8+vdEOfO3ggWNfmFaYjcsWXQmegxsu7X
ANNyQ95tlK8OENpaqUgLb+X5xNFgpdsrC+odcV62qkyLzok41yni4QFj34dN5Ta74YBWcR9eT9ft
2l2z6E0gv3sCMZVdnVa4PKS/3AC2k8qz3fY3TUKC6xI/aSxUvujEiPvge0x/I/8TjbJxDmx+ng7i
Bca9ZbNgCajt6shYZMJUuUPEwxeXMsBMLh/QYfJizkJdDaVCEhV/3e1878NRCF2Lchiw98GExC5F
0gWoIvyesvYxp0iti6/lqGVf4NPlcg8VzGO3aKsnhzkYPz/VI5f/jNk7URnBxVckhl/SUEAuYFVr
KpT7sWRt+JT2QoKRVWq4bnmNSwoUvEcgfjJdXuNAlEJw6tpdJSb3LSDRa+nl1z6lneOZ/JCvXwvr
SEPM2SZm4/9NRC3v02f8sQCNWjFCFj1zX2lnMoLGQxTaUrFjh++R88+41C81lX9wjz1vpPpedlHe
WE4goW/HJ8KaORTCQlRM0GRy7atUborSnE6OesRFDrCAFMXhCQQaAdyKRwJKrhm8EGdNJ8PW4fFq
ythgWdiSbKK8sUGlI496rXwsB3aqC7lH0XIEuXr69eMhjCtsJNLWNm7q4QVk34fIPlhPs+O7UZGG
vXOOBiuP/JvvHuBBg48gVNrQqqxjQcMrrF1Sc7xoPu7yRpczwZyOtI3su6qxzk6J/e0tJlYdF6AQ
OEU/21HrajS6tUMC77DvDy49t7/CGLrzs+/LbrjQF8kTmWL4j7l7Eah2lBEHnV9W1BFDo32tj0u3
Mh1souIc98LYA1u0aIKhDdE0uqlm8Zf4eTfsL+MLV5dxlD0k1piSSVL3WcPoSgK6Etj/9FFQmKDz
WK4fRPsz4FRsj6A/c8ta8oCTG/D00RXq7WT7/TIgYnBklPbW8jpjnFP3FCrm5wWKbYEVmq3E8HOa
7y8b0ZePmgOjFEt7vkzhY8dTZQbUc603b1B7Iceq0twea/MlecRV8XOjboOG6Sk79c9fFQ3dmqds
RNpenGGFjwC9qjfoBBVzRzIasHYqwneBQmGnpnY4epuMUL+kh2lNFYdBTo1bg3jT0oBzZUewuP85
goF2AOU480q8XEJj5Akdg9akdFoaC18tC908xaXugwA366IvUKM14q2adJsPkR/tPL6y4gOLJVX5
dlvrkw1+96tB7V2A4VPhIvvq0JlEBumL2M7XhWpy7+fMNQNdFkh1VuAV/vV0yhrF5H4NJJ80Ngmk
O7Mn6BCue8XJrlBKFG5CWwr5yTPsas8dkLaEocq25iBJBW8OPrXFofTfxHafsWIIqud9/m6Cw8M/
+zdHsrxV4R+jVKcQDHpjpxF/OxolM53yr7M4VGn5UOXaXhzoTY27QYsKoAZFySMTgU7TpHch4NSK
DhPikbTOd66mxHMqygha1ceDn81FOgFFXuXK6SAqRcG6DkAie+aUnOFk2GHrMHabaRbX/P+JFxVe
HsovfMJYYbs3swz9+GsmUAvfqQi33UzoiT69k9iA73CQKsGsasUFlma1xJoHriq/wKx8SwE8Kt0b
eawQSfgp1LiSiCJIKuhgnppafI3dyTugiD1mJaIlOtsiLKpyI7CGSlV/eef76EaSJ8c9+yKmA4rC
1UaXkC20NM1XHdQcVy5E567V2bGrwwojLImPkxZ1d6+V/i1pbuLgNUn2cKM+rIBwmiebyji4KzA1
uKF0I1xfvcisTxee8uLmlnc1B8bDaiwsFuojFb27tLhGmYiUdzVYv/OHPk7y3xe82Y64SzsSeilX
yRzC/zx/vniC+6NH0gK3TvheNsSoXeOBdAszWicUBJ5leMykcypE+XTc2noErMG8WF8GCTo57BGx
+1bhEP/hmKs7DE3AUBr5GhGrG4mHqiiwco+K7m2QoJCDxn4MeP+M3xIFr35BFsEa4OWmuz3wXt0L
kf4IiVgBBPVJdx0xCA3DooFJoIO3Tqa49YCb0dih8mPSkRbeHYWRDftz3/mnCzrnfNo9ntwU9+jf
mXaeOn2XNiRSfcMHxRxtYc1YmotCk3FeyUkupfHCYDybBBidDfi8xeccQ9DR67IgAJAGWiPzkEca
udeGZQpN11lhzTmRCqubJZ67kidwAmajcH0uzW//zHE0FGRn+RIX6KdjU86tjjJ/khLZbQaV+gBq
sf9waA8xV6qRv2FkMh3UUxJTAftWfpMTocknMs/EyRWq8bas260LJzaonppkiOEnEhtZQXpcKM9R
jK93CTqThh04F0GUCBY3g9oZScF9/dNkR8VPMuEFH5Lw4K2qbtSHqPxW2j9KS02eqkYninyBOf8U
H2pzX0naTuqn3lyoQQDaUZ49Uf4uqoF6sP0DF2RaJFtIYvMsfOsNt66sKWkcWECbASDrjY/4/BAH
hmbgr5gP/PEHp0aAPuMs7TjX9rQe3aHq5N5uXjQQTzoERL8NgdYlJzrUq+/XhMI/klfEDIxj0Vy4
6BeuauNZUC8DUVHOM5RudzjmkhRhxoMSDSkfCi0cIREAS6LHJxtXFhBXIALCD+DKr9zXsb6svwfx
UUB8HFMJfFIWkZmNmdWob96Ms6aUXATSbNTWzucZkVhbmK7F4h1n0fk01PJroloFMuTzzDs+xjz6
+tfpME9/gNTeCcusRdJYc3yWR2tn22SyncNladWksqR1wOjNVOoViaEim2mgOPYDGfYGFeRZWB6r
F2iaw3NMNn0FhtxbRU26BeUGPbuX5IhIKJ4mSklcK/78Sgq+aNZMYdF9u/T8MYUcHG/OuW+5e/QG
1rdWYGuLJkbEYusrcxLIN8mP1AfeJxP2C4oJQAyg8pqVRAjFVMmMJ3QWCLgAVebpbfIVwdqKKHMB
Vg9NBNcNei7Simj4SpNza3ggLR0r6i4GIRCGGC9sAuKZU5y4u12UT3tGhtYU5rmYoI/yYCcSH/kx
m0iYt+2u5Dk43pUHoPvWJd3Ah3mxlw+l/1xZuRYd0bRqkOUmJ/RsWOIxGXVb9J3XbNsib28JaWsR
BZ4FWQJql2iUAN8laEXg314wVgL49KgSbTNqieGpwTvFTQWztbrRitse1kpo39yw8CZNnd9ObZFt
PDJIp8sGdtmjwiFzfrrrdA6bgdrv4QUB12gh6/OuMohUBUNZhKmIj1bCrBfHBgyaSdhD4f4dwXQA
9P/GfkEOlQSfbKDYndGZlSY9iRMz/kSOgYNiGLA4HEW9PNLLeVqw5Nt3UyKCMuTan00qz0EXb5AB
jZ+cNCxV2Rj6Q5O5ZX53Vno4LpT23k6/0E9ZgsHeK3JAHV7ZMtgHCSzhPjmfdLPylc87/l87PgM1
Je/EqrWv/L32ImzzdFXqGiNeNoINzOH62Ch6ZQ72OUKPzzenAO6/CS/5HbgSiS6FqKGGVBx18InB
S8yPFouHHyHemoTe8K4PPZ2EJ5Z/ICbdqFAJ5jBuzC592Ssefr0o+KEshgRIXFZr3DKXJrK2U9Uq
F5An6fcqV5hJ2+bV0MEfM8hPR7Z/8SoYKzXJFE1bLHX3K/FfMwowUxhs5sqQhGfKhGQTUAONdXdZ
pXCBhBHFSWZv0eIoCfjsNCCYPTRb1xmK1nBVGiAVxagTZcU/bgg8FveNzszTqSmBnM/t38Hfmr0Q
AzrECl9vMUJQSPUlIa3UKtddjn5KjGCOEld6N+mCis8Big2ElsxjjWNzdxZqpNUJb+UnuNf+XFUi
SgK6/l+eojEw0Z7E09h2vZvjn7D6ZezT+hnspNA6m83sAXe6SNv6xTXUnki4U9QwbGsjoCOP8kIV
XWf8w033S61V3UoalWvSW9h057REAzmuiw+12+mGeiKMVnwtQMZz7MDTZ32W/CMLpETttXMb6xzm
i8oT5cKzeHrCCfjT4889u45T4SvHgNgw2h2Jsn7JF+D1xjY/12c1cJUuT9IrOwk+E3EHwmNa0Kbf
0xMiZNNitsLyxPH+ZAY3HPsT8Qd9ikNeWVlE/TNBtj4tPt0/n0l/HFS138p6vrqfBLMqo2sAUtN8
V2JGywwKjaYQmwm/6wM5JiCG5u+qiN9Kam7LNtvOL52ECYXG+knTmq2tDCHMQnW0X1SemuNsekjF
DZMYKlSgH2iJaNSH6DXxNSfCfy2zsplYSqEKjAeCyL2mmuDXFPGwi65WvU64oKecZul9hquiC0e5
yb8tsTb+3fpzW6CKKNQPCon1swo2UwZNJ57tZXkPOQxRV30zekS+N9dJR00TB1tkoOOu4GK8UML4
7c2dyzIiWcno2vlQ4Ua4KwfV5+gwYkKav/b/Gs9SSJcDlz5RPFhYPXMbUn4oG/NAmowtv86zlgsY
aDc2xRkbj8jQgXuf0n20nAlgODJt+PJ/VHuZ3yOegDhlQj5QuPiet7S7GYQX2It9PXlGpDl9ntDD
ODUgjDkzYfnhZjSNVHhIACMdDWkyrfyltjYJTy6EbcEdHqdk2JL8DlA/aU6bCyWuh9mc3PMrRr1J
TPJHbnp4KcDRAeeaWqHGOX2LRwef5igPmwHfdMK6nTJSbeyUP6Bts7ArYzJKqJwKnoP2Hh4QMn+K
RV0qIa86AdZ2Dp9AqrWA/08YE6qnpKKQvv2XOb0BuKQsvdQLLrIF9c21Y32gSjBDuMJBmTIk3tSp
VG4Gk/dMjBzCJ5jLd7cWXDJVCN0QnxZVwwvXKFZOwT0ozcZntRl4vJZLRgLnmI/ikYzLD4jNiOl0
mYUMFhWlDNr5yyycnA9Zb8hTIiUpEbFc7RSdT+MCBoPi2fQHUrAJr+u4hBeaFQz/UwmKAAyL5IWZ
f/PXpnXzSicRNGCPezkf5KmKhPiFQ3yHAuObwmn5rAA+j5CU+2mfzNqv9hlMMoDGwmQwESAK1om8
8OeNKw2Xn+tJ0v8yGaT98hff7x2ZFm7shpQnNoQ47/WEN4wxKm24giwANGqPXVX43useMb6yIDKA
AtiUaglCO6tqRVbsgVCd8bFMvDyPTz/q8vf5aXZ6vv3E/l9MobR+zVEB/ZHt9+D+sQnPIllUCCh4
0eUAzxUYo9qp8u4/I34DVSxvfey/519M/QEfVcE3oOYb9Zbl4VJUOLp7ctIp87n47DbYHHkp4ne0
hFTdlwG+OsSBHzqGZJjUD6StGjKXwbGumEtvGhIS64UBYIcVdKODXgO7d55My1nklWzzZ/pkZbzt
1KMUlmLCs9Er314hcAsb6tCMLWzp8IKVcN8fceIoFWfS1GgpGTLlup8Wawk1Qx35Nkr1cxHkrk4p
NoAqAjOLMw49UxfzEyBzDsYG7ORF77tV++fgARtePJr5vRbUscFEViMZsrgHQLca3eA5hUhIwoEG
ABNp8hIFtUBDcFBnAFxIT8+yBoXNNsEui9P3ks5asPlzUKBcnFBTMM4Twapu88ds2cIRbWSi+A1+
93pXWwMsheJl8X0+joCtP/TZ80v1/EyPB7xf6vyZgXOpd9aBrHtZlhYCmSp4gD2Kv0EPW2IHcgCW
USho/Gi9x2TVSK/OgALHzeXW4Z3WOTIUWFxFH5vCwFDdAYwIuQ1xj1YDWN+Bu/2ZO8hKibvGEGsX
3p5F7ufql3Ailvy/QGLi6IbIBvDFPVEBA2uoc55dncKd5Nv6gPRkEXvykQxq0hsmbk0yucLA2DG+
NShB7ZU7ZbIHH/d93EJwN2sFJ6DzjPlMKiqkBzvGbwSLwf/wg3iZyGUuTjMhvwwTd8WUFwU8AfpR
ylLaan0oWb53UdBL1HkX+2IQJH1Yyl6fU6IhBM/axAQZFQtXZDvrtahyax2CL+VCGqpjaTFrxRwp
drkHpgWwWKMcBZ2fXyunty9sksR1OdMa4Z2HPV2TXc9PGi8lSeVR+hfhqiIY4REsbh1HLqVpFZWv
nbsCDtr7Qe/1/iewBQvCAFwR5n8gXpY/VWlGJxzyzCRMhdXQMbCrnTyP92/I6toI7zzdQMyXEYSN
Bvg33ICxT2AXMkZKWel/tRT/XlWn2kA7JQ249AtGN2yhjYiCW4IsguqGetEQ27/ZKnh5gMBtwUUT
kyxkd9Stpg/3lTs18x4IGEnne1x6OOKlItnYWlz6BW9SQ40KTimhxP0RwLTmATHtwJ7P3U/ARcn4
bP4YvY7Xo48b5CmCZqImHJLHiV2CTraaKkx4UogrLa/QB7dCWiHZ0jaiuPz8kxZHuQUfv29BJ6+x
ZXdPHQbEKXdyFZ2AEmsON5sPvPxm0JGlI2nNfg/euqYZtyWr323GL0IojhqBry3PwlF4ry7WSG9g
vBwMC8u0fETEzZTM/+SwysenOeleBAC2OdRhvN8DPUXoLEEqw1R4OhDi8XUSpBzDA1jMY+kEPM2/
VYZ5rfyJgNN6VoBoYsoToWktqYU1raQHy05zDnNKUwJvxjqSDXA8SaRZwJ6uHCpL/iorwQUDtSkx
mq4S76eF2Yo3pc2K5Odr/437IKxyr6qdLuhpcJzBRxxV7PSoabp3Opy8H4phyjp7RqDSrO+USCWF
yd08DbXVhgurYRmvekkJLFlHZJvxWw5TVb4HA/mH5QZpxvKdv5pVMoCy9xrgNfvl5qD2F0HMJST/
DBmNeEF3pcMZ9GHmVa4ZC8e110o/JVpgrYmFTP9x+20/OODIkxvUTFQVoiEa+m+Ck+w6WNp8du2G
znGF/JB3f2xw8XbCg4xhZqrOwN9IFNYvhFmgMVdK8Vj9Eoms1pbnq2pDAYH4FcvTXagkhPz9v89K
mqWyJ/hLiNsHe2DVYaN1hr2LmenBxabieemVXl2oPy5X8hdLzCoQlffd7U/7ONPK++RCr8+75N+G
QLmpCzIWe5msBbICAXlkC8A+sNZuVBGhYj1YE29MSkg3IUH6N0KiloCaeQff5MBHtGGtFI4IKJ6c
kn7F6auzlQ9sHrjby9iHyHzelyQoO4QJJMjIQ2PQceCip8A7118pAzkeWTFFgOkRmzWStmyJtvf+
whSNJ30jQw345Wu/bLgmRX/XlSBdFxNkfhA/DTLR6/BXZ/x1LuhEZidtc6QTUK/OfOXdTaTphEvU
r8Nce60cTG8ydu0JWHbkJOGOGrCIx1m8CaLxUSrIQMX/W8uscX6BgWDdUa/XDfCgN5Lqz42PU3tN
msgDLypejWDdJd9uDCRS4Y1C5Cbs9/1BoadhDtpdpBiDP+VLHys6sx1CqG5MYLIA3GNDLcr+Jcam
4Zt1GCqMm7USGtu7nLgOJndkVfxP7hGxMaw8vtid4Lz+og/0gh38S80IZP4/9GVlKc4sWZm8XS0w
hw92Ez0NqoABa3wTVLzJnKG75lWD7WmHiSCHxlz9/uZOCUPmzPBsNhnZEEms+3eapg5IXCRQRFWv
AAgOzw6Nu4p6dii1f5OtpA2s76H0TfNtB5SETfOWioCmoC0OgoVUY1tK70n+OLRVRtBaQwDjmtfm
AgjunksR82cVknUDp3lBUDVaxC7lNDVqd9zOBwmlhA3hto6ON4P4o3qHOD5QfyldLe9R+rf5KUnO
6A9Gp3LIhBx6GalOqQnXVzOvsnIlBcjhPAKSNDVhqYIAByOW5+uWghpt4Gms8FtiD+NuPzAk2s2h
og4SW0LBtROwG7rHvqWOcOdfOGQBwfq6TxXrRlDaAXnXSNA5oUgh4lo/b2+Xx1n6wcK3hco0+PkK
QuvK7tAEGMXB1Q9cHbX5hVQZ6qOTHqb6d0XLg3HCFqEp/3w+v4DX+wDj65oZPJfoqCb1Rz4oT7M7
y5WbzfREnxjZdkJ6Zi37V3WDWDAD623l/5IBZ5grJy1eH6C3yEHwNGDytz7B+MBvNGe3zvQhvZDf
SIW9bEdXMCkCA3WJSjrZVNk8v/Pim7H0GFJbhB5+9rcv5CAFbDpLgcDY3VI96/0HS2DiZdLukw21
51n6UzFq/AUjN1Cl4nRiwZRZWMzy/2rgRM2k394Q0ajN98Lx2g35GKUqC8E4Ut6CFnWyG88gRyRU
5zDuo4PgOITItS77abjpHlRygoAx0ReoUc/UNArQEinX9XrnaTKxbNCa398lLRZMORm640b9LIQA
kipfO7jRR5lJL/8UQmQ55qcMFR8fW6EaYiSOcssTHiNg0ydULb97cliRYDBVSxpX/1tpa68hs4WU
4OVRmryiCTiJMJKo3knPt+ngeFLSPH2AdMnCygBBmRwk0yOjxKYzriP52gbWiraf1WV9oTn6Sh2/
J/NShPnF0eDUe8yjjRy+eLShDSKE92cOPD35LQEPS6U55JlHOZ8hsF3oGPyRbv6QhUqQht1QIOif
NaRnrv3dc988Eu54s6J5XgPM3ePCgq0SLWtf6XW5A9lNQbfa2kbkB2YvTnNYgj2LwFS3ZyKghJL3
jS7JrVY9sTttjS0Hub0LLyRRFKlLtYvju4xfbq2JpkEuHOb+pVskxVClagMZcLpmgWV0zcWO9Z3E
Bf/mS5WNcJwidG69FS+CmqX30uSORJptOhuEf8qWMjmqgaE3JNXvNFneCVnLQV6jyeyYigFGmrF8
HCiiurhHaNdL1H9GIKQzbu+Q2kZINTEw7eCEshVzj6lASPzJFUn81yBzgt3LzC1u67C+ogD1aT2t
UFB0FeTAjBiMPxcCegjlQvirylLrNb8usLuHPmXTDw88M25GOt5OrXHrkaUojrBMyLIeZvins/Bm
6j4PVefpLWRbUM6Q5dhSwupVdac36D5tX2yE8hrqc7a5cHSGd3LB2XjpIr/ZxhQXX/uBujDyQdPq
5lvqLLTonyUIZ6upXfnG2SGW+Z3rJ7RlkasCrEgp/m/VqqXqd2Zhqi+2ARvOIlqm7J0+5F9hho27
wXXbmamWafpdrXLJd0bszj4vAS992X9/C8yjF7JIYPiu+ff7tjoeEWd+djDOqyEsIoEEds+UeCcd
mP7xv8sqSGjE1lp2TteGTyO4BZYFYpCPXjABVemOseymxKqB7wi5Q81UejfF7rNmHaIDUJw+4MUZ
FvEzpxIQwnApOi9s9b+habAeqCBBzEMsreQXrbNmP4HgOs5RBxCWNpZMRk07TNuFeHEA2+TlVEl1
HY9K/EfvGH9wKxeznhV19+NgP8dExiw8DBsgXSLMCNyXQ9+5oL00evuFlKdNY306VKXppLUdQCzc
PVlDenfIN+VLHcb9fs+BW+rz65F0etHlb3+qsDDjMjSNeeVczmUXC+sGdX1bxQ2FxubRxqXkwPMQ
eVjDF9cn+UCUCI1Osk4IPXdEiNmzhm78xCnu0XoFzaJYhwgb2Cas+VVh0QuADRFTGBHbpul9f9pu
VBjM/TI+zzhl1WgCwQ2sXi+q5KL+/FzcpNygd+E9/I1H3pwt4WlQ7rErKRdAmVo5KXL0Zmvj8eh4
tZfPFZgCTE8IaybOtyUWW/KNny4QSdS1Ef28l+q0kxWOrOoCw/UzAZSyU5mB0QtY8IWsUNTsgHl+
4m9LpxTjCZxLvA7Y94iHZGDZ0nna+cZEZm+oDl41Dw+X3PBTEg3oGKZIWW1t3s3UZo4wRr1+8Fbr
plIYycDNp+O08bj1kX5p43MenlmLg6HvQo74XxwSaMq0sWqPluYxV+BCvkLga0cuxhfXwxOYXjG5
+StnKaV2NjYv9/zHMn74HRTBfoRPeeVnCZ/bVURCBRtSCs8UwwKGIfZrYsQkYnzVxTIe5Fx5ad2J
HAMbWW2JiLsNkLOFsNydRcz9JUmpohEgiHM6DawpMwbeZaYLpYBY7OMmbI6AsDCj9H98XzOR3vsM
QIwLwoPuhEdm3/8YfdS2vvwA9F0bRKtqAhQaeVhCh3Ik94Vd7vZ36oqXEJkcApkHnSefx9kgSod7
kpXOBcCOxhBA+Zr+uKrJgRLmEfnT1QY3dwvgnZN4upmH/qeLlLBI96++u77iVDH1nsa/8/lscsEw
92iav//vZF96GzJ72S+FYOZEHtewyB+pixy072zh31FuuCgmAMuoZPFYu8Hmbvaw1hz7HGx/WJhH
2XP7jI0CtD2HHn3qwC054xYhiHyvRHL6Fe+TpPb68uX2xTER70X+cz4kRLa9PYFm440KlaQAeP82
9tZY5YJgaqHPQuwG5Db/1BiawTm56gmy+knhABqmVIA9Aqlifxil/twRf9R5NbDNs0Teelx02O2g
S/sH53hqote5kOMiR5hLpzmeL9hEqA1NZwroE9S57zFoOfu+xMUEEfhjnmPIBP9AsvSH1optVxuN
wZ1KMHP/Yoz5++jJ3UutVml7AIOjaXBOj7VUBRmftrSUUlEIGCXyViDUZt0MbadSTPGSXjWiebC6
0r5qX4SOtYTp3FI6qC8ZP37GjmhqowGHXjjkKgDnXtYUp2AxwTL/f6K58XXJUFSEzEFhU86/B+7+
tx8ZDgTI/vc1fUeYGGKzzAZVa5elCSmZ9V8Qcboe57FYZ4kNFlvYVF1H769RabMyxaTSmnLuvmJD
om1524Xh+YhHp85HKHsvcNsLJxtlUuNLM1JveDF7Fdi/rlA0TmtswU7EPQhrAcUSTrza8X1SX9EF
HFqHlmDnVuagnioVS9sCqQZ8fD+60o5JH67NFfrp7kSWwbEwlSF8tfQaeKallctriNme/CQxFeND
sGqtyphFK3MPlO+RsC3rmbADBeU0Q4jeIJHGqQryWd4Ga8QOm4RK/yDwU6g8Y1yxm3MrI+94nMI7
0qclD0+XhKW4qVGM4M5qpWJFxKGkwfQNvckawJS1bOde/DUNbY09s5G5cN86dKy5FAfYX9mfk1k0
nMu9S77iJ5PA3vWlnhrplUgIuWRu/z81j3ZI0ewREiwW+VTNkI5GRH3fEuTGnG5lMjj8jlNVrmmS
M8OIpwhinObv+DXcsqgGj8+O9EWGPoHj2cb47otgFt6yk+7mMVApLFwYYlmedm6Gq3fHpeR6xpLh
J2168UDYa99lCv85Br24lJzmAVzeb9PHETDe1ivdcb3qi5LwAkO5L3R2Yy1BZmvs6uGoN7SQPBLz
KQCbjmPTnmmcCa6DgRlIK3FI7E+lc/STxuCLW4rtA1vdz7Wwjf3PHUDa85QQdjKOr9Spe9+v+JW7
nAzhEeEVUHw1DBR2YByv99GzAdd+mtl9+hy3fs2ShmrKfarI1dckXoLDiV9TbygIR84RteYEJp3i
zEkRqK7nUK5ZcJxS64agbyjwDGkWgyZvn4DtyyKcsetE3WOzJGC4rDZoZSCEIYZcxta48uq0xaX9
zcnvdE4WVXs4dk17O6ecrlcLSADwXPIIwmAzZype2239qASqc+D4fwBs5ceGemy0cMgX8n3Cr9xc
8uLGdf1VfcfY6BKJ1UEOjsKbSviKuglIs8jfa0+WaQqKNUZKnyCEm3zSp+ouMNn+SFmdy73wsiGx
OB6XzNSPCznAmIR7lGwtSyY3ruB4cQO6kvbGfRbPtazxQ2107o3VAXjl0TZQI/4FpiyUKd//XC4o
Po7cEE2XRifrIPZHeoSrfvfT8ztr8QQDbdF44LISiBFfFrmb5U4oslL54OuZ27p8kkzqNtk2Y8Eq
1+01E67afnLhMrm8wjnTEVS0N33p5uNfb8gbpbkP6RtQghgXJEQhg+bjviKmPcfnhJ/lhc3A7EtZ
HKGUw65IK3z/2/p8ATTuHywA8+ODYdY6seXkGH3b/xJ443F2qaRpJGdTKrA59N6pz3vYytJnHMKc
yCRmv73atLb9IbwU519ZGAKB8sit3Zu5PsUO5jBchZYSE9YR5vo8RVBqPQY8BqaYhyk9Qg+rruuS
j9zPGzAAGOccW6e3NbV3LaqvAZb/acEY1b/ut1O6DgVIR9/g7bJdOXzwZJ9gAn381Uo6k/ghiMTd
K/KXCStO5Hp8lEMssGAXTv4mYyEuM877cLpEVLs2ayHGeN1y/xDbQCFBbwmXiPJV/90B65HKtRfL
G9y3rnVK4A+tZree8RxY5VKOP0/qmJGmf+ObiMBQr05n+Ljz0471N8tXtGDUYC/94o9pgk1mb9C2
YQSTUUpcb/ic4PS76faQVNVnEahsuqSNOyajGZX4hya2aSbWbqEl2cZPItkSTMCSygJmlNiyAz6s
k1GZod4JyIEuu4Qb1qZvtUhrW7OMl3WIAl0ZKbCQedsL9I+Mgsgva1bWmgmOzH3NEcvlzfReDzQK
+b8Qb2CRXX3+VXkugnKNPpVsK1bgfylDdCzAjjKaW50d8hEfQS/HcaiK4Ef3wKKKM3WwCGWvEfDN
/bnXRqdLDjT7hSHGtRGuwOXkyxMECID/UQB5GUp2tk0ug33Mv2E4Rv/wAshT1TdXQZInltlYkUx+
DpmUYoNIjZVrR1y/v+zMWLdii1T0DcJXTB/2J9EiEGNWSB7DIsDA2X5+AtqJn0Vzd2gvx/91iFD6
4Adp2Ji+tWUkmXykUJZpdpQw5SxtO1d09AzYvW+wU4dwFFfloxW2y4Thr1baf8hccHDlIYR5ytDe
dTZvjmdE2JRtVkSAj4cfBgvh2IyLS3JDl/YkJClAp+4zarcLOQJODQY8C5SHD/fp+8pcriWjLQqb
neafMrPHa40aaToFHxnI2EMEOdO7mEPKZ8fKhxv9rlbDG4HPya1EPCfXYYq3VTM7MGvhM5HJ1HKp
69j1Hz5/s907ISwUcfKRk4u1FOMJK8S79yp0Vozgyum4u1RkmyQxtYc3pdzlH/TGKY/0jtdWAtui
2EuRaK/k7mI94fRo7ssnrhMq0VDZIEGAbDmZUrkpwZtITkcV+N04LmkZWVlXi/dDgWmBNG0iKmd0
GMLL6LNK02PbMyCjEBiNCsKZhlUsa6Xle6vDvoaTVSAbQoefeJwMtgMMAT5TLhnj0DFtExOCqD2d
XN0J7hsZIhYofafEvcN6ttEYO2uyjJgVfdsoUIGHapyt5izLrHKtMy2yQvgPdiXv36XvB8GGusZS
R/xqQXjlB2MyH+FLftNuQdawUvt0dCWWoO5kKY5Z1gGF9hNbTzBkNnqIslmlt8AEw+m/e5v4L40v
a75FKNPi4goaHzm/6irMCtWPycMPwxJYLF3xSM3y58gsAAoR3KaOf/WQVOG77kxJd5qJMTZFwbuT
ZbhMzuXECZ3doO/roL6u/JjnoTpVpyonLp6hHyK2qzvIY41XSRna/cbRwzsng4kgFCXdGf70LNaC
BL8C4l9vbFn4TW4p169Df3yELhzDiC9zAe6yZ4leFagB8vcMXt9xCy/5UKy3D2aKLstqJqZQpPYl
HTJMIbTGU5qhHreDhqSYZqqrvgNY5SKlMMr4GErLNHJbrPGfe3Yb4qPTgNFropcsgzHlwXmSD6Ww
f25LnIh5dqHLTkWNHlLS/lIm7ZAbQ6f73h+DUGgCEmPZdqOI4D490ulkByIiqAOY5b1FmdgGCeOy
FfzoZK9KflOS1vzSVIB0msTX63f3DVYPesBUNMs5xrPEITuZ6F7vBrFd21snrDFKqNKwqscOEnnC
891IRQCqGpgL5kANrn9aU+mPUe0QahhlLa4sweL0IfToihsH5ULwy2DbcT7/hqQTpTVY4bEmEMng
cXBSsFfHC9fFcYxVLSaHHZOX3VB7F5hhaBXjsl/h1E9flrQT2S2ttBIMRGdqrCGJtugg8htphdWX
wzl9q09FSouLOqiratVb9imkbrh9QSF3Vuh033LlnbimD71lA1OIecEVw+myPw+7oaLgcdbsgVC+
L6UotMZC+fkz9B9mGXDVCaXXfGHXzLV9ZzAhwznmV7KuWJK0mxtTlQEZoWbYmoPMfbt5DjVd52OP
QKlMgryz7gorufilYNjckoj4pA5EO1mVKOyA7BUK/rndtZQmzLdIDk3/g4+1j8r3q9ooE8C7+ht0
5BSzVbPFYBxnRntgUhvlWLarT+PsYWbRYKXJuOPM2bydYWWKCNxVSu/pXE24KqUuK2bA+oFmg0L/
r8XYm7N9z4WYMqeU5yyFT/Bb7Tz4OqazlN5BHydg4vRJ9qa+qN4FpKt3lucdPac07pYDmewhsU/d
oK/lgOxjhUzjwpGKHuPlRBAYbJWd9UWGXRw+LZyJacs23x+/oC+3CpzwfkmdOqmlo8CajoV0gjoO
wLIgPKjvCka7BhGeyeN8DNPoKCRv4KLCKWCnvqMgmb+6fh7+zGCQfr3phrYDlp23lMyNKb0tV+wN
SYmJXaldWNuDyCSMp99Rmnmzycc5pfY02khdqIrYlzREap9iuG9V+70QSo3xzCaXirWNHDmIdtiN
QZRAE8bnwjHzRWqvD+YwPYSF8AyCbIflgQ7UT8N/Sgl0srcmGz4Emrwa3kZ0yP+uivEEnRiLObQG
TNskmBdcbR5ZEnNhhatCGH7/8MANLmUesdeQL6qkXJw5VP4WCrAJ7YK5h76IeXA/AXcXfdrxX6TC
qD84ZGyNNleYheiYdf91C0WMiXFS65hy6X88B2rmSMAfDib2xJpx103SRO3srKaRaULSEc6a5N3M
rkQoLFDlWKt2DFucxz61KyyvQa2BVC4bk+Idx120/FlB+C6DUk6SIwSUXaX+Y8ZEPOgOnBiJ8xDQ
olJq1/yq3I9MPyWc+/tHls1S7abOidxHI8QrTOCpPueup2zbGUkurLtWAy133mWKc9/iDAawr9tE
U205Q7XUSGG0W6dwBovAjN5RQ29UEJe82peobTPNhtOJC5uyJFF1se0qacJmWRTNrO+TLoVIzira
+D27rspOfL+R7OGr6Lwnm9EiKYAbZgjDx+vl06Gu6+rY2eBEUEphTdvA+/oe0EM2vUBJCfacJdW1
/rzYsZp9N3EnI5dP1n/g4T2WYDznfxHfLtMCPhM5VXH+4ekt19M5HhQ6SrDk+CX4xRkiYDZSGnfT
pJHSHtyCxJDYSBKve4175h950xAX/jjw+uRE6fMnaE9VgBZnP1TA3Rn4vt9yvxnqyBQ50mKGVI9g
6qest1GoczzkaL9zD7alpU2sRcC2YbW4MaLB+ohiglL/MMEzQ9mApdI4UjD3jZaNP5Q4BLwhFfjQ
k6J7+cpZahfjMFLqX42GmUtvyMBwglEZNHEAIwni/zd1tzFPNuVDAGshuztOVwQutOe2hVKm6A4X
dywcrF4UOQBg+8ZXJRA/X96Fvgs2Ng19BcC8C+mTQyWY4ot+exCCDjV2WLueZRx1xWyTRHiqJFKS
TXh1fr5x6XVjKKz3E/x7XYUvE9lKn+emQrxiX2K81kbHAkgEe3cv3lE3C1Ug3IVFCBkJz7SDgdvR
uES1Rlx/DKS+PfQSBayriyehr4jQiXHl5zO5ivWPUHQITGbDatpR6lpaNr919GgN8EqAGlY/HLxS
8RM5S4I1cy8ufh5fQjgGhr3aJdKJD+5t81oA/g9yEq4dgvDx85W1lfxFYCV9yMpyy+e4GehQ4MIN
m3A2ZCEPFOjmU5KpS+R5mexTRUF9jeXqw39UD7iVxdgxN/N3EIelExTvpSBnMO159vjfEXpufidt
LAMtmY5hDciecF0sx7aMnLx9IoctCEiF8OxI6krrFLWr6eVohrXvS+l0Z65pVKGzlZO924hmsZJ2
kY61xyAyxyleVveBMLFSTNX7EcVIXVrPZv/IxBhq9+DSeuFmGzHnLzOfVVyCgwRB3zbRKwcGy8We
WNUdXS+nn6KwNF9ELwxWCjbRibmiNpw52sUtMR7SUR6hmylN44qztFLYqP+2NHc5x5UASbbBti7T
L22eOVdHznmx5BTxKGFhkfzZrLwSU9cbc75FTlumxfv0fJQ1v6fZg2WNGhcHua5buxc3BykDE2w8
xscftgG/unr5uI2Dsjc8OhbgRdsi5WQQAtKTFPBmJiJDx1x2Z3NmcJT4qhORAXcvYnNvqzBOIC8F
oeYSeOO2/eMGdeq19vHKXF993wSYQJTE+OOreIynO4aZIsjsYu8uuVrJFIHTfDF73HG2T7wtdgUA
1Mpg+TLyq5lJQ6BItVTufF827TKBnBxS/m3TIHY7NajlNsrpCXMRPiS52DYjN9S22OyPfxXZkXQE
R8XlKO/0yhwvHQUxib2NVg74VpK2UbGrfivtf4wlh/MxwZ6snOhN91CRyr/8qFzJadyQKiEUW83P
URzAmw0AhkBBSbCUORA5vIPll0dRvNZsawBuAqENKs1Sl0viHuIt/IaTZJqF73FeBSO01KadgM5s
7O0kvCYxnQcBDOXP/4tMsJeRqnFga6DjasqChXWKh+5hfYoxeCGAlO7ImqFDyVKlYb0OM12U75uS
Dhu8hbUttLQnIMLNe5EiVH/ULYW3+Oa7YPdL67XIX9bmUmnpr/hLMDFDFSwoIc71nP0HcXP/movK
90x9a4gnjB0JQp65a1hO4fa//u6XR0/uJm1ukdzDYcuBUlXdBnlGsS0DdnoZXeFKbaPyjIVOUJo7
KvaQG82O6KQthNR4OTeqc1rRSWqwMxyywyv9llZScDJrrE37/LfxUGhG816GiXKNqb4d+WtkTwvb
DL+Keg4FQ0I5xtCE0qP5he59ag7sjR18HbDAFVKP/sZo/WjMBD/NvBkM9E1IZjZAA6sHCN8orJ4J
aslsFtAN9fJ694ly//NZPQ6zQiEuuprQ/wtSrTgIlHDkFObFqvhP1bHD6jchUUOm14R/2kyDafq7
Gdu9iqiGO5fXQ7xALljHtc6+3Qnmux1aMH0TgUgSP2MOEY+Wwmiq5tMnegNFgTzFV6i42yZFOCHJ
TK+3VO7Jf83AkdRumkliiTpcLaV4PUJhsvJYBFAXteN8fU2y0DcRHRAgwQYJMyrwl0rS8PbfXNc1
5FOY/QjRMcWcKPBBN/EUC1WELEDzYLPD/zYrr5gfsVdGQuSqwwxm7NSvgYvsicQOO78Cpq8gEw+T
laGjO3fWa1ynnRDZFHPLAay12n+N0pmVqYhPhpWfqWufMPB6yz3ujBwcpveAQaAyf2DNauHW2yF3
Z4ea//OLTL2MydQu8vYEgUHaArdng8AzJqe/bqquRFl8JmMyI0iG2BDS8F5HO/Oh+E4SQL0t17Ho
giYntHCz3XeR1kTARLSTM7+9qDKt2zELvTizPbqHKSXYZ8lnkM81gYv46Fh7PEAgGbL+/APGGFj5
vaTgVUXR+vqIxeetM82qv9PpEBUNexGrRszurwFtjyE5Jfr9c7P3KizRDZnzkHy1MjriaKQBlMJ+
eVLjfjRVVnaczCtap+jOBLOZRyvi7rc8A2+0g7JEfypbwwWtF/28gVoQI6+sVeYVNwIlpZGACsl/
uKI2ggR2dSr83Kdblhf+8s+XnN+vv9iT+KZSDE5ZyXdXzJBF/Rf+pUqtuNRdYnMrMcTEfUFIuqR3
XvXfsG0w1o9CwQzy9zPPuTlg4EvhsRq5NwqGMWUkSr7fpNmzmH8rN34fQtwHf0ybFpOt0AptlvAr
E7aykqYzpvgG64v+mI6pkvrdAdcoo0F23xkesvDDSsFO1tlEl/aY08PNURe3W4jBLtrec8onDG9f
lxs/oNsT7xK4/30OaOXdA+xSw/L2DtQjV+55M5LmDVZB7Sd8sJyWuNVDWk7YA6hrbzAvd3XwyOd6
2x5LY3haEg4FEgZliIrRF4w29EXDyIRaeicV3TZXIENcEXLAoUnwfkzuN8RP2MINg10jA0a36wjP
2ruGSnUFGPESq+n12JF7LzOetr5dlYiQZYIp0htF2q3PpSiwkhSYYsKqY8AqtIeC2/ZaVHRMTc6K
vOPZLyR7aHh53fKhrRe1386bKYa5A01cpw43ko84/mTYTeZ8NKknsGKzmZ6cTQrveOs26U1SBsJh
JKdiBOibtqYg6Unkf36eVQURcZt/gjAmvZSswxatraPHu93YfNfOjel2w1SeiBC4r3OnN01/JEeV
NJv7Q2Z5qkCZqAecuOKRd5ZHIXDF0w5Rxnz6+0GxV83yDJq54G+9ZNOg0V0nJceeYw9mtzNlEiYR
BtyN0i18fktGPEej1WMGyG3+FZ3r835MYS5Ov1FDLL7530fXwy0BlQwyvXC8aNcSSTFp3z0l0Y5t
D/bjgCWVmM/DvZXutcWh6q52jFh/jmEgIFxlwg+mWL1wa0hJyXMKQhCbogpHcKvMO1EoAVuLukY+
8ZQg2tbXTZpWxHdxxpFGki/9spBJXLggBX6NhFgnQdeBHrLuu1tFfknfoVVoSDPFjNNwKKAe2UMR
xRL5Qii3AxHhixzHh22kTWNMyKw682eh9hTlcfsPv450wYmwiCzA0LgXw1g9YwNQ9Hy2KfxZbRFx
4myF8M1k775is9SG6dM2/SAsbEP4lsz0k29Xk1+IHIBN3C7f5swJTD+KkiZ1gTvCTp5Mx3eITq6r
8gCXBwVeH599nFyfz4KJIsmi1jXDa09jygADkpyfaWEbBzEGIA3BYwyP+KbGM/8rOdis6jPmRAz0
JXagQ128Cf/S0LBksTPZoRtZYFKAsoW3xHzDhE+iOrQZJ+wVyX50uIJOVLfj81MMNOu5Vk0YyyVW
YiybX7gXUVwJ3ygY2eirixV5tpC6lcONoHB7GzCdgvVc8F+qGa8OTRgMsCI/BIxQgR3R5ot4QAmR
yDPJCNTo9CbZxdFEXbSDzFmnTeqpF0x0t16Xs+Bob9xdGEby/Wzr86u/1HKygRg6uX5bTG254lxv
ztn9XkpI/XAB+x4Fi0hxT+gPPaVDrWsN89RxAbJo9f2orTwWLdibrVva1YAbIcCk2fNEw7AaRBki
vqQx8TddCdo7ZGyDqsBKxyD4t7X9nI/QtaQyR4Y54mfW5+ofMfbwtucTgbIKVibCPQ7N2bT4nHSh
O9rqYPGkAwcYYLTBb3DYWONTOGcgzYBlkNcWkEqHimV2DrcPcTqfNaaKpGGjVjGpByZhppxbCt/h
PfJ4sw8R+IIMa8XcQqIN5cwfnVdQTxxqOsWIPZvFnfI+CjIgBWi4+fDABUWgRbxK8r3mEWsyUKVb
99zZPZ6SZDd590BlLwRY9PEETNdIrO90tD2vQ8qk2s+Fv+VWajSFg4XoG1H3wBInBhPpmUrHY0al
oyp++87BAsDrziq2zy101lzSolCR4mrU0jhtuIJgjTx5amITU/8ViFb+fvhAMd7fvNRasw75j8p2
MI2RnxG1Q+/NZOzoYIYipZ/+fsfOEyB5O4tHSwzu6CmDKQeHdJglZvmU3z073ZTxv1+g7qyRtaNx
txh4eFtzzKPrTFmhF+diaeTLjOh0xK9UYZWmiHmsAFE9hjzjotcCzGpCIF/+1Av82tdw5rEu/npw
vAAvSBt/BjdphvWlrwZQ/Ab4kipqZICbl2gYJUGWRFTOdAnfQ8rkYwDR793opbzJBYMPFOBS1+f8
WFgyCCBhLFhxnVqztx8ny9U4kznxHo8m2v8VyXJKCVUMtnGlk8+07MxhIsfTvTQT/TO6BzoyVxiW
v977TMVkqALHUYpWocJjqbuHdKDHSK2wOBy0vgmG7Sv5gThHtky5mr8iGZeqo4s0+hXTFnL/MxTS
dFQXbMcsMZQTOEADUcTmO3CVgyEJe3rc1i+zr/Hu55O5ssb20pDdhridfoc89yW2f70SESgabEUu
AqGez8bVyXNSycXFcCx8q9EQLsBY+H4xiap0h8QYicodNj+3qPGW9+1TkCG1uLrXxE1yhNbLa712
R6HTixNfY57PHZfB2lVCadCqiEfy4dZqlX6uzu81najZ/Nt/EnhK52brrMvJtfiKCaVIZMappXZs
NZw7jaeasBASNZi6tWwRzEboDdpFJWwcsfsZoxASmECwHEEahlElC+hxHF7SrgHAUF5ZZU2ZaJsH
Yq+7VprhkIaseehf4u/QSzmr5nYrdxAjy/h0/SyrPufXgO5M/mPufk4USF6eREXuSVEa1t7AQZ/H
LTYbAPi4ZUr6YWpV0ukGjRlY/AdpZFWFTiHVdw/GT1uLQz1vGxkGQlG/tVA54+egr2dr0IcGtm15
hOFvpF/j5TYap2o4OO37ghiQ1AoPt2Xi8uD3+NJ3mTm2YFauuPpSft57TMPU7vpQ9y7TZK3hS/7/
s8RXZkdD4P04fu25u/TpWlKGeyl7+3jh56DrFNWKxX2KLBlPmJj33KdKc/zYbh2Aj6bbyhOuSqTs
ePSxX1mNjoSamfYcJ1tQkhLbL//EcSJXi6pXhnY77smS3brhypE5u3jT6JVZvokIIKF4759pfq90
gDIG4dR6aKyMYecE0rhnD0+u5sIRKScZiICDWXp24GrU/A+F1RQ6DXMY8ohAEqWogMIL6vAVf8I+
3kHiAigOxQO74XJGlbl4mVjxj+q+7rvoXebqEvipDlRhY2SSgdzkeovAZtYEAHrnnWuG1T2DJnYm
/tA18Jbz4kQtzZYqoPndQyeDI2xrnLuNOfLyKWwnFGXWwOeVE4P5PzcDmiDwRLJrW0zriSxZPL7b
P+j7HGMWPYFepYz5E5hi909bRkzDtRDxsF05x34TXhvElMqZ2Z9gikRQaY4gvfwuQXyKt18PTZ8X
vNqsCkzLJOlpkh55fxdov67MVsFnKlZhjhcPa/aQRIfU6YOH3Q8akgfiNCgEURViB+lL4vPxAHtX
UrAN+InnBtIRp5nc8hN24Ce/QRHdZxdvvdXMHaDobtm0l0BlN6/isclIVDX0Nfc8uOPoNaPply6H
miDVWqmkIkkWumQ8Qhdq4K5UK+6o5aGyJdHJKn+z0Yxg8Kqk8bAXMqOtXR5ZmAe57XQe6dKhpcHF
Rcu0MI3PnfK0xhw/wf68LyvfqkxFFNKMWmt9j1Ur7aEW5M2rdPci4d2eOTENaoyOmvO/6alVZW3a
oGrJ14nNXJcxgR8ldyDdBCeus8SjA9nG05NwzWi44Ya1uptEPj3DH1C4OcSRalVzXnPe5WosRjVQ
ToCojUJqtApEZ2JrBjise9sNACi7+UKerDu8sjzarzhuICy1O1BHWUzuW1OHs8WwCGEoNnLUeJX+
CDUSDTRxY62LmDZSrOjchAVBjk86VRWrtRQbbCMK7oxS5cY/Fk+ao6knpl/7gR1utaTt6Ls1e9wG
EG0i3LCfKnqCVobabALM4EOkOnle1teMgPRJ6Uv8CszM1Q4pZPNr+yhYrd2TjQqjleewyG4wOIQI
FpTpPlsZ+lftGnVbyC36jR3q9rzkWZRy1H1yu4N7oIpLxJ1PyosLFRmyF2k3NPgso+TfkUdjstkN
z8Lsft+hCnKWc08MhxqxpE00cTpzClf8d+KPMunVFpgtAtlX+GWLw3oB/74RkoZ5wUhh5k4iyyTO
IyRCjXJu6quMJ1XuJoYNY3ENxrz1//tUEkeVSpzXaVv/q5zeZ5c24FdZcQ1QDYfaq2GQ2BtxqZ4c
QRZW4a3Nri3Uhe0Z4+zpILxuqcBak5QMuecocLTxZmrUkxRKw7HCTQLPTcTL6IOOKd+pXyaLIUQq
VYvaPhNTiDCE4+X8jWvSKM/3+rVeUGd/4AT/UJ3mX2jntzzNM0hJqKCEOZqD2DKx7kZ3nNdtbRC+
ToUPZmk3GQoGAdQcgDEBF4LlgsnK9Gk5z28jMpmT1n7KTKxdJG+em18KfjBhedawMjnJdukQ1MPz
6tKro+dItR/xDiGrLf++KMNGG9mF1s9hTAWUITwE49s4hBgRhw9AyPzkVeJwcnJDZu/R7b0cz1z/
7d+KjPhpG/dJyVF6eHpWtjYnsip20LL+ll4NWBnfRUNwz9T8OE04rAHjCBGsppSSbhPezeZE8++Q
wocFpaR1zLkRHaNAU0EXNMbXZsBoOpUjelZcpQWveP+RaOHnrSXVK1fBgElECKlayVZywPuVjyNI
HgnA2t64e1L9DqGbBiF01QDLF8CAfswJo69H2HBsvxO4rwG8tsUo4DlgFz9Vmsb/uTn+5niCjLEN
I3MGkmvC+SFwaT5UBL20pI3d1xRIavxs+x99pT6aWXIJaKoIcGj9BR1EgTFFvbF2JT7OhQQO1HPE
4QezDj0TvwLgFA3Gw4LWq8nItrbbZaYte0l+u/tp4aMXQ8MBaq65WFOsvXtWqU7Xf8iAB7h62YE2
rVnIAwKGXMbIPkGMxBQbi9Rre0mgNxupSxGRNuHkqfd253uj5ExwiY0FjVfxaw27YEyfRvYuzpb4
2Rp5AT5PRxoRCv6rkhWzvJpxgFBjUcSeD4UMMnFi75kmDrYAwEONzLX4kngaKruUH5327nTVvgXD
Ubl4BJyg/QZHMIL1hmQ/iC76PDSCP6XRV6164Yhc1bQ26IynoMWR+nMxsw2C+DysIeWIKKz74dOw
T80KZoRc2huhM/ZPvuA0vJ1GWbtLNnS+uIrF7kZxYfTWSXYW0Kz8/yVVgmq4Gkidx65EwrkUi6zh
GMhux5YCxE4PfTOr4AiqSXLG+LShXQ4kiel/AvFL7P686DQNw5QWCndZnA2Sj1EUZAIYU3HlSLRP
0BVHpZjfs4t6k9zWckT93fzXwnebVy+beYdbIGvvN6EfWQpWjP2Rs/EoxElWEyJztH0v1k548M3C
yduypL9owWpwB8RXnzt1tkzTIUYvAQKrKsjaoluvb4vRpf8vmyWpKk55R4K4M907l3NjPvzebwqL
Dh2pkvqFAFweRNkyGMPlPgEHfW4Tre3XLenX6R5q4WjMCSvhrIJSi5Gnylng93FYThyJlxzbmz33
cACtob0bPIVh9yo8X/MKYn6u7a5rWxL5D040s7UEXMoBmEBiQmcUo1nxYSOLl2TwGcC5SfiCc3DD
KlksaZ6T5gQQdieH1OAMehduCAH8xLm0PttMcbkeRRYplHMDTFqdw1p4vvIn5vpkwYxve/K4gTwy
rEu71oJTD5X/2Xpngv+fA0jLdPjECQa6Ec0EII5VrOnslrrS5iNVV7HKM83DEIGfryX3+QomHj5J
9jUTEBbxEn2iOaO8718rjeLEfo/3pPCARAedc+W9UU/b/76vbzJdLIgKFHxrGMU+VC6Mh2H3obIV
aip4GVH2KRk/uSFHbtirKza6LbznzlUWDfGdEbidR8wmQxhjIaezaPwPkVWUpWP3pJfExfPsC8lX
NV6R7NOtERg9QJJiEteyWTrGSd1jOtgSOGFAvWufou6ssYXHjameFJML8+m/YNPE4ZVd61zDwU/s
YXltjIyq+e4sf34I+wNKeSdM50Njgnt9Fu/2aazArQqS1epBrwPgafVZ0RqIrqOSUpskOnSJWMtB
3zCbSgmpPBVwwHQq8LT/pOoQP9M5oHQkeyqCRQ9Dp/nbyai42Tx8sBiE4gR1kFfL+pcRldpSYRIH
WUGtEsKYmd3OaKj+Pp6VoX4/fyvTkXNq43WHO4vhaJ4zKoF42FtRvEuRyo/427kqmr2rxAe5eTBQ
plgCkSuMDu0E723UP13ike7tPWRty89+aQ53EY6VWYlNyDVGnydOs+tfavVKdKfInFhbC8i+1/yX
CxOmT/PmCjI6/EkS3mRiI2WKoqdJgVqggnLthV+iIviUTncDBQvzx1BtWVkuTxFGvWaMnmTP56Lp
hseulosEe2PIwlF/Tugi5RHYIORz1MufS35J3nSQRTdW5hdOiZvC6lrlHIeduneXPrAQaa4IlSUy
ShMxKWW5fkM6qYZPH1MXqQaaSe2oEU9udUEmBWEJZjoTD9EyVfmn1VGTZr7vFRLaHAMhNaAEgKn3
BVqaMxpfSso7M9gVvweqbPUjtCUyA8hWKeVWxO2/uirYgDatlCOARA2OYJysE2hWwakjm+r4uxMY
6cmHuHqIX/Ftqle+REu8+ctaIudBMzarAIhOAM/YKn7zxN5E7U79idAA00cMwuveVA3UWPR56kkk
ikvbuEPEOLgHoGsgQWRSsPQu4fGunZyAkZ21IfCRayCrnMcgc8nGtLtdXhFH+7DJj4dezuhqZ0XS
vLWpyBeQ4uS94ZcgM/MiYHMbdy11qVkRgQWXsTL1qNjY0iaiMkEYjIXzw8Li75pv5t40+QCKkXDh
Vnn3N2sZHrnmKOXBZK3K3vi56fdiqVksjhN6M726+R2f6OyZIE43b/XxBEFKDbFOxKf0SM7XaZ7p
v/G7JQjaY7s2muyFGVaR2MsCdHeabY4Vbswl/KUUijCKAAtecGSAN7xL8W3pX4IEvOzMWGwOC+dh
zhAanmKVEe3I3kJduBQx105vlmTmTrRwMn38lnBbXdMSk5O3RoVJ7nmfYHpndFKK4VekmYBDtUnN
1u8M5cCg64oEZkbH6kkzH0CL8tt7dZHtInUN7h+xCeo4Qk3FTbcPJ6xlbtcTzp8tGvhnTYrIQ5qV
3EBmP3K4WqrHYDzvY2KPMQ6iNjHhUi49LPyb8LGJH63e2ErjLQD4tzxvBsYEMguvQ/7B5vduE00A
k1hRazqIouNY31Oia4sPNKL40mjophqbmUNryGA54IIQXxsHH/iBNTG6LKqiJqVm2rrA7kIOo6eW
3uVDhV/aAB1cHyEg/UMPdaViNp2TiIHjYPpdAwqECk2Kdt5VfeQcE/dpIyQQIfr7X/gwsKyoABFE
1WpoLifm1aQb+NhSrKBMSx3zS1Jd8W6JbwZ+rBvHeVB5KZhtpaMeqptde1U/4AFrxSGGwUNbpgUU
BeMAHfXo63q4sGLZXyYyeJ1vnHL3LXMdAyw/uJak9KnGEUp3Y2K/1SWYzFTNPif/xMBO+IgDdApS
LCmouRqsxy+kWHYapN+d3nidzdqF+HLcHQfa/EyxsmfKj90OAUQMJpaOUw8v133C2u09nm1BPPA9
F23IPKw6wtCSbWAv3NEg98b1nBjNS071/dEulNzc/Jt1mnFKALfHXfVWywqnyQn4qSwh65xittpf
QClL+Z6a42lGLqMzkGj2M0Cn11NcPmVduYOa2tilyZLLGmreN4403+lBtUHqy7U63WpAUOm07u5t
CMCLvIoV1Oup11ntSHx9L/8FX5tjTComP7foLUsOBRYuk9DANIXa+97T1xLNtTq+zE/logY1neyJ
d42Q0sG6IeRyso2KJX43eXMG8AqBZp1vn2nDDWTTWgiyVTvVwz4o6XY2N82oZIsnhSHimL/8pnBi
AatGRnNEI/XUysJCNPFfAG/YlIozLC1TfaTHUCJnVor/g6dJoXXgFNd/tLq+SJnKSPuZd9uuxAdj
JSpDuv+0gIT0h726CGjBzM4oYtKf0SoIJtsOPPEf9YzmtGN3bTFuLbCaQ9fm0Mtr8+aBV0XLpvT/
V2d5jYywmbL+0j/bryAj/vVlNl1mvCAsJdPoEElG6L5hlwJ9NHbDYLiu9r8FW3wQeDohW6MY9/x9
3f9Fi/OhU4z5C1XZikqBhuFGfCBDboSWuHGSkYONOqTPKCWI5WLHC/5YgUaHoLkE6yu6HMWcZUZg
//iGYZUf2+FFoq+47oOUyjocbuxSI2AhcToceb6HxQWjAj+3rPhccU58K0lSj5gZqPhgiLk9qvrG
ZfNuw8FYnB+h+xj5ObKyCZJehF0ykbpCnr6RxZXqxmVoDoNik4j6R7oOYOpkFtjoRMg+4VXh+EjF
io3tW/MGB98kV4wuPTfAm7x78K70xmNhiIcmoi/CGvWOQP33TIu5ZIY8MPJthozRHMZjSm1FiYzE
h8dI3j+tYszxZaAURfKe+DMY24mx+LQcz4qKu2lPIfxONw561IlICUmFohFtMzmtRSlvgL0OWNRq
QnwkWdPohbBn8QGGprXmfhr/26/nYiLaMgupIlSpvE/oIzivSpIscaVFeKvzSTrkYwmDDdFjR3gf
7IOXMz4+RGOXmr79VZWZXJjqnELpWmfi0ybVTGWakITAA5QKaF0k79hzrv0Zm5Fm01pSMA/MV8+v
Dn/aimDu6g7834gcShS1BHfumEzyfSfmJNnpAf/bvbmnTNqbDjLJF+BtXjAmnwKCEE/bXZiB4AnX
NssXIF/K56Ctev7iTe4mGiu4cmvh2ishIc3emlMTvuuSB2CA257JSrBPSI67G20tYRkJ5oYJiYFe
QsWfOMxUyUhKc2ZNJLlDrW5KmtAFtP/iGag1FDTp54gvd/V12DeQ4YjqIF3hcU0ijLG/xfD13XAr
wXIcZuh0YiPoFWOYSAhoUOlL3XMA/M+xIMSRRFL9UN0FzNJt4Zxbt6Ql6q+bXTPtk+Iq4WsWPYgH
bNVa/rp8tftiKU/Ohh5sGAR4XdWnFOyAl1ZVPab/x2Jxm3Jj2fWPY1lx+4drTMlgDpF5EcXgKyH9
D16Gw56wkjgrn+XKR4LMASDd4SGMOUmNIi1W2qi9B/h5oCSFHCu7rYvQ/LCFGjlj/KXd7NZ0Ky4g
t45a1sW/ndPopxMpTGOFaSljN+ZSVC4BJ8ggqG+MqUoxspjAU4ZGvH3aye8KrqF4vVNmT0I7kvyO
7Z7WQ+l7l89VgpQx5HKzJoNF5d0uJMt+/OF2NzFdc2l906agSAlrwWfOYCsbpWXy4sXTO1GRFILo
oQ2NZn5cI5Thmo3l831UKdFJO3MElZRMln0vvpWLnlu8V0fUvPIKuKo6BpayriD+EH5LabwwhUXd
yVdO/z1V3nVzLVZZt9Hb1dY1SKIHWBhg/JlfTmwXTyw8zC1YSINJTqPArNlyWqhbo/6bjLHPtojh
v1kJfet0UJY3JsFlsyMjkSCc9Ww6Qt0oJ02tzZqxf1UlVXv07EQQN3RA8n3zEUc9FAs21GZmzuKm
+ezSZTvnfNavuKgCkusajI1IBGl/dQWx3KHhNsZmJZj9y+UnodmTJGrtB+Mbh6qY7Gs9y/HeBdyG
2RzHiXmFnCTyN8vcTdbE8wt1JOTuJwTb4UNIt+bzZfmn07SfjGclpXFMq+SAukRHOajKyPWoa0wJ
cZmnsjXBAuTzhFNlC7HNq4ZRTExODwEuw3+RZigYcPRUvFXyv/lBQ5xR+zpxaPFxk/ieIsLXEmPX
Hdsz+f7KtbuJQCbbRI6HMaJOhXm5pkxemwEmXV9VI8fzDOj64M6a8Qk5oU4tsmDI4gU+SDNvLcEV
nBQqbI+AO6gEPplOD6Uk27qMtBOchDWOIu7V4AltKmlCIdq1pxkGtLBfJvRu7gM/2BAsO8//JSTY
MkTHFz0Qaxh2F1d+Q6d0jDs2Yhh0geXG6Vr3FuwY5lnh/Gd5YcLFik9locpvBeweBLVHSE5VweS2
PqU4YIpV8PEVNr2+gC2xcGtTTHmsIl8dirj5X1rvVinGFZFkqJzZifeKVwmc8MC/wT9Me9HiNyby
oH3fA1x8vq9nEX0kkqKUtAjc5hEuWHkzKswTnITCYuxhuKfckBXPMjklcn1+N96k1M0R6R4X05CF
zv6AxvrVKkRwtoier5wXNDsZeWDot/4LT2YpQ9o697I14pz8tWQXkEEOaKx55LBFeEwOkxu3Hu8j
SYSSyUkGYMPfuyVlryE+V87TelCH2rg61quNlmAkkZdPmEsNOSfZZmMJDos2cU0ONc52BnQIRzU4
DrqI8P05hzO1DzC+8eruk/xq4SZmLkGe1v1mDtmmhO3FWc+EJ8TS8+6CtZxVxpDuf+qHx6jHYmh8
/2AHggCQFIRsTdHmTaE8XUp7T/Ul023LtFfJC9CMqeOZGjDFvFoVK6lq8XwU2cWMj1CDUWkrlx6J
EM7uUnLPAUJjkCxPRpW9KhTCWQ/Z7yC6KP0XbT5TJtuR+z7hD9+cN6BDXeqMphQglTJ919tw5vmo
W+xWMmtcOkhGEnU7mruhgcgbX7nxnDsOYEOcCGJ7ZJjRfM3N3e8kr/+gXNWIY6RXNJiWxSF7mMYQ
13jBqeaAgLn7E8ldXZ7cEgfqmwmilZ/mXpEUfKnOVYNuWgiIVmbATOoLWl50Zg86/aQcNUe2I4AU
VQ6cQnXahA2mew99sQONBYE77UkogSQZg9p6QRe3GeoWWrinHkf+eVlg2H8IKi8WdrOco2dqvrE+
pi8u0I21CzSC3dQAquZdyBw/gGv/EvMLmtZoHWkbA0x5BQuZX5qqDEZ+IQh12liX9xv47HxxUkW4
1nRQjn9773QQRdO7qHoWhT79Q2OejEHWNUIy2Qmx0GwmnYqMzfjFpc7BsaixJUfhzasaAVxm04SI
lD9tKI0pGqXp7AdyTFsZzlUyQXFtUq4vs35pe2fv47OtCIjYXr6mGDlo8lpY1gKiD1eHrN8S4PLd
/Q41pKeg1KrW7gLtVcxcCzwGx0xcCvX+tp+NFOBgxSNhUX+a9niVOK8DFCSn6hLf+f/uxGW8pyy+
s3bAV++C3YVQ8JHXWc/h13nJT5/lmjq/DrMNZ75yjCP2U1blHDk46znZ3SOh3ujgxBw3miScYSdp
rJ6ZrK5crJ/AhktCjgAUSpliRAEJfImANdKH6dN2UYqLf/9lk6DqGLO+A449Lph9Vqe6kUeps49M
ZqbIBbKNebs4wN0kP9Q60eNh0Ex/91IjGaYBmuo/oOiOb+cwkEwfigi2tFCkPJ2vLjfI4ue2pqjo
oFUsGgarm9mwL3AH5+ov2soaq5J2Px5//gZ6KeteEMQ4pVhBHzSAr7ojdrlb74cAKCwiD1r4t8uy
KpUF+95T+8eGeT709pC78yl87Y8ZdDvpabVk954l4ZHKPonN56gj7SlTU5P9zghr9HNS2krX/Uel
lwguHqyz7m2s6hZTUqMIT8bKUvhiTELPgctXVVRuB4pfFCjFB5vif/Mt2KZoWCteNTrw2qEYt6ww
hgnerBr7uhpd0tUpWgm7Tlvise7KZl2wEUhV8+u8McH2VsWTLzdjAKU39RIe/LYZj06IHINgLCJK
+7kgpCNAxi9xTlsCOStD8XJMrtrmKvDj2DHoDBwzUn3G+VLy8OVaxu/0nq9/ry8zkQ2nB8kHeOIB
Q5h0B7KY707tF8xSAUhO24Azzz4t6/DNcLc1uvYSkMJBS0BYWzakuiWrteG4AqJTTuEEBGAvX+Yo
mI+yVTX3aZQ1ueYhrhuV2NXPuDIxMNzfrmNkJkGoBaFWO8eSk3mTmbCN3SBZfHcQJmi6xXUwV5Ov
J1VoYvGnRFA49FpkughuY2cZnTTJc7DfSXnee7qBCBIZL10N0LMqw3+8oWSEgA1vGEtZpi48aYKp
JMhQFHAuPJAIAUfUEAZjMTstq6EkHyAMihJ9vffZpgW1aYGGJYrXMMIMir3nIFlHiJMieTKdrvQf
Ydyb/DnQiIXDWTIwadTlPGzOK6Nq/iqLz3kI7AiwWy8+n8FtvWy4tqFlslWg27b6cuLL6t7b+sy4
Llf8Js7OjJLzK/hgz5uNi7dZDYuftq4OGZpgbtRZDtuqtxFzp+Z7b3cJmxT1VFVpP8lGlOlex6pz
/7lKeHKUKb4leoKPF4/vvtUYKxjephjunZl5dS4Vt4ZJiijaLRBd0UplnehtnhppoJiX/C5R5gLI
1ltccmjLr04iNIIslJJES0OxVgFvkV9/WpcwLNhuFo21Hmr5wan84Eup1GOIWPgq4BvWp4BMT04Y
YK8hZTp4wjZVcEbICIbuZbgBqPxXaXCwAnsUZ9hDd1GQNS9c8euIHs9fGEEuuM2w9oj7FgxST5Np
ItDzP5Bas7yyiRG9ZZcTIwHffvmEbzPiMQ+SffZnzDcIIlba20ZSvc2ytN7fFXE00pBKC0cnArnT
C5sGz5GpmvP5qJad0iP73MKsmK2ExWz9CMJupHvhb+LIRp1Y0adPyg7Y3Omn7eWdFlfuuZk/uDEn
GFsXuhwNsTAitbkqAhxUm7klZz3522jEgDWyCmVQMUOCtJDPBQxoJ/3z77ieERjbAb0lv5NHstCc
aRkJxSBpx3G6utU0U2xCSeFbqubAjFUThXy8f2+HYdG6K9ECzIDZo6x6puPe/Cs1l0LnXIMlRhhY
RRUKYLcLX80C6sSrfcDPx0KDpTFYCa39uTivdbFbPBAevjHxD4nhA/nQhZs13jAoQPzsiKqMpV2Q
DkuXade6xNAFpNJjLCRSWw51wtCuYPL7Ao6sgFUy/NUu3MHlR/JUbGHtjg6Zkdls0i4zI+m+EIUx
sMQQi1irP7HTpEtmpZp7oxOlksqjvT+mgb1eliEfcNBdIP9JM7f9XKsKIH/hObuuaCa0PGc1umd9
GcVuWX4ZFFa7ZPaUDNszaaxfcaOuL9oVmvPmjCGKsLl4C3xq+yS5yzifl4p0e/xxzO9ALWv255v7
sHSfiwXy74vXqM3k+7/poRqfixfsZo6+JnP1Fhtfv1k+1LALe4Bca9/0pRtDXgkbzZgZatXxi9MO
tZSeUttx2YEYQSXxA1PwSnh7t6hLHysUMjS93yIZch8qnM8WPRXpQrySaRzj7TAtU12QzMT7IUPW
r27ijsAZjMwuHsgK75zre35gmBHK8n11eH5Vo8kMSH9DC8Es6SGa1M89Bmp4IH8TfRNWuagwpKzP
swXbPSlKRV4UWdKS3QqkAEQI1GfMFxyCIDFHPvxJQGUeT+W5HJky6zqx2ZARiQ0d0Qov5pmZ67CH
75EaLl+577yA5ZrGmtPJqLv/jY0v2nyzmJepVIGD3bji08HxYucDCXkiEW95P70zDwQzcmMaYfcc
OeBj3DLr9W41wIFnKWwV/mCylp8VzE5YS/0jK88AArj5PlXovbXJQ/6JFGIspjPe9txGALPqDEj4
VRnjX1YbucE613mqutUP60r2wY5iCBhFHXvUKVZMYIuOEjkJ4O8EE2yvd8Y3bdzxbt077nDeo7Cn
ij9fjylwxpcXLXnQiNlKQhCFnZEEI+zKudcCPWLQEjceGLoi5e/pySOnEzq+crufuhaABnvp7CHu
waEjnxBqkr8GV/UsNnhTByHSqUnd91lgOYCmPPnfrG28Xl7lv3bYh0RSXt9ZhQI6HeF6a84rPJMW
TJ2XuATgzvcg9uNOpT+8OD/sZA0kbLWPTAXyLFfmmJGgneFQ1gs9rP1GoacQgtopfRA1MGMseN5e
CULdO1iIPIKhV+f7/DkV83Ti8mQM2SU7ajkMDOrpAKPWj48E8+jqtVRoTUu9Oyh4DZKX3HsGkOjl
aG8sHDYgaIWDOds9dn6t7VHoeLJX0JFUfDqp3DVPkZOCTJ8z3sV4SfneFyY9pj6X4Ya++hmFT8Sq
YXeQNavX7cbMVu81mwbLxv//hyNwFHnghSHQBhilRL8cSHVN0C0rSSw/YeUR2RYWikiBNFod+4kj
QIrYH3esTGUwm+W5bW7Kny7Z9KWYP8meRACZtxppP6GD0t8Lmk6hR3opJbr2HXkJCIEDlGBZEdGA
TKemVtJqQCf/sdxW3TLpyGzaE5498718gewoPtIrMiuvA9Ixdv3CpDrCYg+sf4mVAYc8xaXxGv4+
Tj2QEfNgKXJQ4U76fjnjgzvbJfd2qU507atrD97YebMhdYkCGRzBl6EkfhgQq2Qj3c2wRsDconrR
mIZqE6Z4Vk8W5rH8GqsarySGmTUkHQH+cyeblOhijRMCHHjpgckVXCYo8NdTEbRMmOFZdX7/T+6D
lM36M84G3WQCeCekJCjOAGhZ9zclVzdO7sFcF+/EGo+rrd3goqc2iy9AbKz5iWcJEVMLZ1lYAMwo
Q1lRolrV8tOqUcK5XC8oTrt4YNOVv/OGakjiEpc7zDcK8SDP4mm8YzPqz0x8SlyUAv2eW2bRUu7p
/QpPSMb4miU8Z0WFu85xGB0DqadJlmrfF6FV8/+ffQNdJ6GYcKlHoKxG0H/nV8kAjukebLWZ57n5
UWEqLuvT6FNLmN067caMPIJ8wrVpBWkrJF2YgAK/A7BueOadWymPlcp/JHWzrXPfHRCE4n3osKmA
algM08vWIpiMPdp1H4yTZhFD6hpYd77wxLyxQsmOjEuKO/Ua1uIxJvJLtOSMS5dY7bT9eOTnEejv
60/u1X7HqiE7nZthZPnDr0Nrom7k/yWkOIvDi2EECA7IhfR4a+ybQcUCDhfUSMkLtgh6jKmrzYiG
B9haEReBsdR43TLpbkS0yVMDYn6CioH3m+RJVSBR2BuJBNB6brR+JibRnFxce0ziqkWyYCWoLQeO
nAgnrkUY3ntCBmhZUsGDFrSTpa6iLyOtc0WWKi7lYzFQwVXbIdJ55P8hT3I2AY9eeOXZUZvN+D+D
E0N7gMSOyKCDEuUJCJmU0w85fr7LU6xBBfr6MesFmrtbyI1Er0GcjMS9USMBQOnmj3UOye5vpACY
WUn/lgvtP+EcEVDC8Do88Q7U4gu1TUKYWhd9fy/Cbaz+Sfb9j1MEdL1HCfluKPH+z7G9EMLK15Q+
Q9iudAU3vSd7BSpzbKyoAw4pYiDg48hhrrgWV5SPEOW0+0sXiPWgjvqj6cVgdKXLvF/X4E1NuvjN
KJpWNpmMpJY876yick93iHQ/TpAMZF0oE1f1CGs3YnifYLj45xwNW60VXjDVIZzoh26LXMMm5qZE
KKKqSH/qAJGbQhQrqz7lRFiVchGa5dMrz00D3Y8B5Iyv2TvMb/yef7QIYTrzVb6M44EqODekGj/t
yQzcRKFxu9BTufILa6OPK+08AEP/xl/sBFeeXj7bDDg8ohbPumfVFn6j41W2GvKzxDCl7smSjjtc
jARdUfcMt3ba8bKPFaAn6Zg8n8ng5yaQ1QTfAEBi6c+bGv89u9PY/EqOH4xFUsPYQmHojXI2TcR/
8PuTtUOqD3MDexS2gwjuA2mno5ayQplh+gJNry9bSx84X05O0aEzZars+v7iamLJl/xYNuwzel12
5gxxxsVnyAmZFYMJf/XOVenyn74GbiHcuOlV3pxhpj7EWgj65LeHd9Rva+pdg1XPM5T76ae+ImsA
Qq9iLdT3GkzdWbJE/WlT2s08fO/W1Wp+h9FmztJ57hxKgn2CHDo0/zySpi8Gotzrmgvx7CNeQ1ph
SxvmJVGE4xRoAyUOKBCNUsHCro5FW7Mc5Q0Rp/VDm+nG5HU2RA5nl1zNFSIa6waDkbSqznjXSPOz
uynOUlLM2heJ2GwGDZF9aBrpnPMiFBXHDQxGivpzVwpeI20Je4G+tUWR5dhuOwBVBqcco6LT15SL
a+xkwpaDh+4hNbOawmdyriF9sg4h/GlvwxmIoG8MVYdAzIeiP0lQuJUbVgg49OqCSp2rdUEqxytA
LtoInZlV+WSm3X0JeImf9HGif5aXndrznefkDpLMxmXloPxRNf4TQ9DFsLCUT3OD51zfWhnYiLw7
jr7GLsQ4f8/gBqmCISOtrriwIC9Nzf3f2HsUxj/QKJAAqCDmzTELNJHXOnID3/P43yATMgSk+DWh
ZJxhx3qwX8Y7N62YFlPFxkILiyJM+h6+t5wHUnwgagyrMY+4WcO232v48zdXYdwR5vgND3SFOdVY
d3cqiZ/7isNQNXinXv0MCTnD2LmgI0SAwV6YbtRhfQXa73U2ZYv7QiSnDFOxoo02p1YFAzzCMdUh
HxhumwXoyZO+HQzTb0yvx/hUBKtWrY9QAwE9XCWFGURFkP0305fGEab5QKKVeG8+hW7LdMp1IVyk
+ADE03sc3Fvd1evD+vsuP6sX3BECxZzRQzjTdGqfALofcCTD5ZQqVHdvXamjLHjT+NV4VHWs5eIw
AEg0Sjq34xgcV75HRf+K3/uNhl6JMDA2+ILMz4gfifeugBJuhSp0zeXpxgzdfZWQJ3zbvPvrJQ7f
tbCvk1lvUoilvXPBt4lSqRjD0U+w6Og67IuGl2e95FKn/TSdb5rlG25czt7Z4lEZBXKXWtZHvVA3
R4quiW6EOllFo93G8vW4QL5QwP8A4qU0fUWDnrMpCa0kUDhXkGwqwHhhQ7bpQGx14gz/5zuhVjkc
L1ngTsx0KnHtwhK3UopGDK5yXu84Qo3Kh8efcFGWn+I/U9T6CdHlAxRAS46Sl8PFB5vAVKfSvcsV
CyW2dWVanw09dBpe2ZEr2vE5QOjDErBz8eMQHof98tEbKnUVYLEgqvBlreesS2pydBXMyMmhILMa
3oUztrZ9cLAyITWG+OoeNUlMh+319cJE6SnNBGWxUxP04qWYeGFtOGxrcvhMdbLViN0b2Krx9YkY
OUQcNyNJQHkmiqF7C29mvdEijfSsd/ZUSIN5m/3b/MLMkyYq94hmEaJMzVjC2LKhdG+03jv/VGXA
UYO9eqX/QXgWKYq9sQWlwRWZT2ftCs0ltbltb0kXCFBPI1c6nCGaAwNzKKrvtwfdGJhoF3kBP/Iv
fVYULP9gRF10pwvuP9kqZf0d0Ls+1Tlac1LGpfwAciiJQl1Z2ZdK6B8ja1Der37iMKcsB3rkjC1L
dZoYlM7EgAlX1VzC5HlDoT8YSo21OPCZtGfk9XFhEx8hTf0m6dN43HVEVY+ivOpa0/FazgN+qhru
+4xaH/YXShlApTyPyKKxB8lngLeYTFuB1TOItSROPjnoihId2WlH2jc/Qoeyg/aOCvr2ikL9zCJY
NecPqcSgmH7NbrvxQ7VN+J6yXdjshrGylXk2oMYK0KjR+ePpthAMR0uSGBmg0jL5LSvgRikZxKXV
W6Qw0ktBzii8+/bjxvz7I/0Lb9hUm8qL5l+b8WWMvScfViL5zigYhbwGLGJone0Z3CVNTUjDy3/0
cUL2LV4SCgDnpoeJLD76QeVEmOoB4rbrg8QdXZ6f/Umcr9ivNdSyvuWF4Ad2KDMkwMtKGJQhcIC/
S09uWuhr97DEZZNSJ8q+hhyqMnf4VI5C0dxxfo3xQIPPFwJ1bPedMjQ2GnycsuMwSqT8365tDH4a
zRlTEKBNa4bMFdsZKKbKTOxUp3Fizv69m6YJSxDJwbkTjkrJilTg7xpXbLZeuopRmt5ZEaEEDukY
wjGKNmwNx/9SZNHIWEe594SNt9uxT/WwZRZwy60T999o2rxv1EoPT8Or3XNZHkdtIPlSiTKSm4vJ
jDNqIrslPtY0w+ddUkYKaK8ZVmGARn490Iwsdhj00to3tLXfgLK8ajAaFd/QzBrBgByK+u34W2aK
8hVvefvgL2u0WUK7ChIn9/qYwsYJKjHvx4lrZ/7RaaBdzFDmJzJ1Fra4bnORuWALq2FyRXA+WVtT
aWziKzv8D8AMQQlQU0ufQbddSEZTwuJL0noFHk9KvFZ+gDQ6drM+euO/DzRG6BnsP9NRu3IQHH6q
wA9BXwgO/EuDHH3G3G5quBTn91HoyYGNFMsthmHAKevI9y+/XyKczsGSyq6UtYpVlFfzRvFXJDkY
NbZMnhqwazQ4KFlZPGs+BO97X/sphwypo21GKLjBnp4Ym29fGJnpNZZTA07b+uxb1kbCD+h+iBP/
grliVCafaYBOFu7SGJWNw3ZxKusLf8bpotkZNvlW3GhI5OeOD+dmpVSXPVu0mqRgfmF+So4d9LHo
w2GIRThwTc8O1fr5YD3ceQW6Nv9i2cHrhsmRzR7pxsxNHWlzLuyTTmjx7O5MELs1hqFr/6EefDHC
TiCcQJrq/L2DeS0zx8En5vICbpdWh+8zrjITTa0UOTUb86/vJwjk9KBE3ZSYOE/OP/yy8I+MA3jg
T74/vThL8wW9qTEoAcnN+eVT8X9fjgTjIpr/6hN5RoELOIgVd7+XkYnI4HXNkM12WHRAgv1yCmJR
e2psEYnmmax589QXc1ICcDO8Kh+q7VG7nVorsQZZd5CpKzl8xXayc70SxMRl1YTyEOdOjqmswDja
hsihoL71SC7Wy2RY8Hup9DsRQ68b0woP8mFAGVjepKlwXR/CoUZi7f/vWLGghpMBClraXrbjAju4
XbNMRfth5VWwr2NTocv10b1a+/PMaPiL3C1pibywL7SYodGPHd8TZOCIYuoo+Z7fnm8YAgB/+Hdz
Q+Z+8o7oOB6yPcHv9T7YbuAv0edDT3JZVJhqf0DjmT0ZN1gloMAHlAirlJGTPYKLac1LflvTOZ3a
JUBXgReW+QjOCcaxZdQHV1wNwzZX6PpgZZ4zBN6QCSZ7vN8r+J6/W/6MoPYD107SRjtqtbEY1xg/
bePIvrMKjYY05jXAUl/6AXuStulpnEztL6+/lBJQ/3m3xHgkWE2Yl54yYUrxtf4um1iVw89zxaFu
HMdbCqL43leLFVoETxYUtXeE1r3l5flBYNMb6ssF/QknmiEtezJywL3eKLKu+KNb0cKHi6lpRqNK
/koUFzLW6HuO2S/uHkH+cGNZQ7UV10x7b9cWzhrmU/ggclrCRwCALYuEIUjxvRR+RCSkeuXM4KvX
DddfOdMevcsJ9ItUvFTvLIFSoDSHQxLpzR7CXgq+LCtC0MjznPR+jn/ZMG1AJE/zYJOD7y4spv4z
qMnKl3fCLh8Ewuw8fKpjiwuGYbdYjRS43gomioWwU4BnCyWrws8M6dkZ/mnrOXgZdmyI9N/3PuFD
D4Ao1h0NvACiuUZN7O3JhbsjsssuFAGwB/K3rlImwxcOz6vYb0wGbE6JtzScaxWO5fr5wVYyP08C
d7qV0fQGaMqocqP2vXhtKzFF0YT4/xPhfZLzYgfgxy+thBOBnT9UaiDMvCpcOdRiBOuSmKg+QlOa
TETdlqrUg0v+/9L8gcLEDSmqrWzmm3dRj9bDVYkYPfbYS+UVuGdua++7yccVL+4GwhLTk25Er//L
me5c1JBkT6IgfzPZJI8mlmuF+p5xv5Q7LdKNTC/GObIrcQRL31KvXCec6J3hNvKRhn6/urojD8DW
muF9F8r8lF9VUqBQpPhHjjnbxZPR3mNEY81KqeqgU8xWFogpaKlrg62j5zeDUW8bvArXGNoyaA7M
jOhKtDKeCEaIWcpnn9oXrhMZccVO1dgDv93r2Ku/+ojvEzx8lGD1Vcu5F4RvT5kohDrtQ8Fm9aRP
6p54IWqnrl4k47UHDPe3cZtGNK374f5RgjzWBfv3+FPuNKVUjzbWptDVsDEm9K9G0EXJqfyIRR4y
kCccqXQ7zf+UJ1fE7DuRVOMvUyBES/3FXOdpuIyuaGltIcnF3Fw+PRkyN84FpanMUA7coKUMq0+U
O2rYGySLDPo8mHbPBxwds41jV17WCIvayG3NohDVfKRpIPguFfx3yQ3ngzfiI2F81DhMzwIAGXmW
n28yjeGSnCbj3g+iX3EHk1omhpdCulyJFvoT3NuPYKHNYcOeAiHv7DYT3E/55K1RdJ64aBM29a4v
+U+mY7cSHjzsAUmDx9bpW6PuM3KljrT5eFm+u6c2deq/iEoEBAsaIEeZ2t7pT1gRwdnrfzHiKObP
J/lpJ/CzRDSBN+jZcUIO/kLdjeXIu/E7Hc0dB8o2wSuHyoRSiU9ob7nNq3TnaOPJykAJb67KkspZ
3aI4uynyUIAlFwVyG4LBrRV/t4Qzy8iz2tWXBwarRu726bTPm9eR4yunsCm6pcoIP75XcnLbmjJ7
F9PkKV7wEEjm2bxVi312LZE3JWjYWtLzYWrMRjytirjluRlDUJ3CmGf9kc6vK94yktd83QXR2ijm
78y3EDjz+MqJ0w3o2qun0+KmfOFfaDNzem8aQD2K+hG866smO/lGEuL0Oe9C6X7vGuQgCvBmxt58
9+GvPuF8lMsTAqRtcQ0U4ZLFbAJMa8xBlfF6ZGwAuVEgd4KWriDvILxBtrr6/VcSB6WmIuSeOSg/
GmUJncZL2LmNS1tET/fWOQzxctnioPZnOejiaq1eRbCqEIpmW7qG3PN/DmqZB4Q/dnbPqyZAZDn9
QKD77yPy80RvUj/WTabEvuBpoJ5esHJNGJVa0OGawdSR7v1XA3P16IJY+oWqWwiHlzLBABTbhT54
brTnMa8UTwIVjctwK1upLE4+BXyh8Pwv2FSRq44e2I1gufX7m5ScXtn3tugkp56K8DVU6iYTx576
r6GEdj5wQ6BmZdqJHpHG3iZMUu3Jrs2bsj7BIgYpn0blubuXYdFfOSIErm/TVw8U+bc2BsadPXus
/yaV3oRnazpnWCNZJGMm0BpaXP3F+/m0NwEyYtuMKjeWHqKlDdTYSbPtg2MiPQ84eb4BYKLi4PkU
BU7vWepc1sJbgwpusGNPuJIjtdi0SCXf+aQdol0uAQzaRnasguurFinYlotY5om7jQ5uDKxmzLfu
6CqF6ZTaLAdCGPZ+swrY2EG0jPyDk9DHspsCZYHaK0AOf26iXa2CwrZvD70rMpDb0jdkMWVJF5Iv
hZiYcOVoWme5rgOzOYvZXzcj2pRsElwUpqEe3sThIVB67L7di43NDrtEogWAeF5pAljEWnyK0/KC
iWj4c8XvPufApxIeLssV78RYqRswkLvTe1MRRYng5bucu0FyK6bLnQmwSnp4MwumFdhGzYdio1NJ
nsAwcyN68ciz+m/ce0ciXtNl1idMsUBJFjwXuNwSXwNZQjPCvTfDKSaLgzQkqYSAa+eGhQgc7adh
v7mhMIS0SrcEiGg+6YzWbwlVTtujPjjQYA7RjMHNClREvSLyo54xzIh40RBpREko8Mui7YASNbJD
HV2uTOrL/n1EdfEc2FqV0f4Guuesq2662plzjXv/XwHrWEa3aYG7GacdhAnJ1ORQuCs7inV7/65K
97lqjWJBKS8T/s8mkbdqApciquCH7cygHU5hr/+2jnnt2r8TOtPrHjEl/frHrWzUpc00T8uqEe3s
LmjUh84wWG5YcZ8qGv+fD6wjIuRmNZ+gNlHXLDxyhI4+UQFTB+IEClFM2AG57/zGLSFnmFRsvaWk
aXN/Tfj54TPYZdVnBURvE5/JL+Sxlezsg9Iik0GAJ2ptaPhRMbZlQrXkYs78aRmci2eN40VRw/As
V8emkihpQXoPH6leNoCWnMbnZrPL6Zwl2v7UewKAeooFeM2lyiec/XtrO9kQW8HcmtcVz39lyiKR
u6QqSHQPr+tYPjP4bSjqnnjIFPVQ++2/vJepJ3owcvtaDGcWAt2/gdo0+WW7aN6rYKJOdbfeMuwl
Y2ZTFuVlrK6k0/WOhReyGDD3hUikttyhZqsTI6LZUHHww/QrEC40wP2rPxJOm55z3wnCNPyoI+gM
ifqPJNScPrIFxtsogLlQq5b9XaJFS0tVguaL4c8DmHS7osTO4gHVoq9E4jZaI3+K6ISVS/Q0Kvr4
9uN5lF14KyKgD9sY05Cn/W/cdtsH0XGPco3WSYw/RqEYvD8CVu+0FlQF31Je2jB57lHbAMHr01QT
tPIdnWaYaXMK0sZUs+dT79tuJ4hGx+KVhchHI5gALCw6S5TgjVAmrqVope1MkFj6q3ActW8J4waO
pgVq13F4CPkPBi283F1k2+OLX9Ci3Ffd06CZiiW60cMpUn/eLKNHACApura0Ajvggq8kFZB8w9/O
teP3eie8oCK0oSYPCviJBvIgjQDT2x8vN9QbQSHJI2a7cEte6fX6JZtsHwzy+/M5ig4LS4j7+G8B
kM3mJMqK+FeEgpRQLg5gWZvsiI+83IdrK3IayyV8jNc3TIZz3sLrWduU0lWQKPNBcbSNq0ldgfS7
ztQyQjnJROxi1KWJyo1pqFZ6q3OxeiW9TktRveOxvC2dnt2C3eZwa+vOPJ7Z6Idq72CCv3OSmQWB
xXycwdf2zO5ZTwtUXn3nUjGbybkq8I8dJDjB0dEOkXL2uR8fxVYEoMN2ICh9uX6pMu5nAwgK5psT
0hy7lWqD3S3oa5ASiLOpUNi8v5I0hdSJxxcNR9oydBHQYoPSJp2OOGcRiaG94jPFKTYrXxkFtaNv
xH+48gfKEQsm9+8dqicLOgG0YloqpoJCL88Hb5Meq5UpbuDtOMm1dMPgydQ0WrZ56fijhhpj5TXs
tpsUFSx9s/n9fk9Xef07C1AlNWkssMVIsd6EL9lgN9Xg4lffgeZtuNoc8yWZuHZcOBMMWn4GEUs5
bMy6XnpLXmYbCOAgfzs0iXMWtOOekbG43lEIVV2qRkm1ebsnviEjqsjNzw/zQGx9zmT4/Lmcnop6
caqH8PzQS1WgKfpB56lNIRTDyKn+an8N4io0O1UEugVqdU9PKK8CQAzqNL+MENBPGmv0l0ZdpihZ
JCpwmOxpKmwmF5j6Lotk2PckDq3JFxtmIx89hBYHTsAvTjs3wMkV/hV4kRDMhVWLhQuQB4KPxkad
jtN2f6/h2puZ9uE3yKeRt5yX1Drx1ijtkaX5h67yQmI5cxl5ON0Bq2rRMq63vsNa6OpxuiP5+MO7
z5FbgMUsJPmOUfoC4Tb7PCefVvAhGdehifCO/w9CvwxKf+ACubC0Ye1OkKqYHannycphqzzl2RVd
ormE7u1uRbI6FnvRbDchOjjxRz69CpM7ZuEEKKY4oBkfFKoEckplNuE/5yFQvxVhCO9FyR5ZFcB+
H4ECXwod31vMh13gLPctSDs7Qbvf17YXO/NUswS8HcUCL8Q9sEx6ZZgRK2saGqvs9AFUi4Fw9W1d
GnzupeSq0vzZAZtE1XROn422NqaK1l4oMalDooATVGFYEmy/ibvdRW2fGiEevy5qXQ9+Vof8XAFM
9EZvxwK9ev1T+cE9o1lrnPfgRxiCke2mVzw1XJhNLajYzCpL219ya5xLkcNrszJh49kqxqeWT6G3
QC+O+bWESQ6Pd7xGqsiORdhCscFqLxT2piAGoNOQhJkG5R14B5lu3uekzenrBtw9o9ZH3JluZhH9
iOmmuWVJGBsQx/9Cb47scytAFZe+uC3QFAesEMr0PtkH0WQfMq1a+IWu4BO+zM3xc+OE/juxf8OJ
gbbIWOtJMdpvt/cl6pSaQbW0rm74WUkoEdi1O8p2rTxggl7Fr9GCrPbWeTHJ4miuoIwtWRxVZbVA
0sW7J/jL/Bghih1pKsTfR9VxgN9FUU3oRyc/0O70QCRypvvkSa2nWaFqO0X+SOJ9wQWfALHclIc4
/5Ds9K8dV9igTek/NeTzkOxFIRcWEd3tgVw0eiIvtD27W4bNaWxjfYUchTBJqK/owgYEdVLGlgvY
/CNbeiOu9q7BnE5SBYM4zVilmqnJ188YaI/4pnzMml99u65kloKoE8sl3fQ+sNfFxsjSaKR0VwZM
FRLhTFU8w3+zkDJ+2paNEVqm8FOFCoxvmDow+0gwoQ99NYQ7sHpButmYoetn6qf8iSsDx6bkc2/S
GGX8BdFn3Ah1cdDMU+RvbfoF/jzj639aBi78KoPV1l8FRZOEXsYDguJsnuJ6xLFnRZ6M/qJ9+1BW
h/27v9VI/c9XB2KoXJUZszsuSTZdGtOPVmZ9yVmpjNqxCy03u927PxNBTzevM5KXtn/o+MWar/E7
uu8bHiFPK0PYoObDmtp4wm32lp7LoZQ9SESPOpzkUB+/jQJc10jRZqNHaGWvOD3/G9cL2Sykc5oK
kd3wk4xX5lM+G0PGwNpJrfZ6WQ8czE5aUKiUFEe089xoYQcagdnYt3QIXvmnqymAdO2MAU2E4NPd
f053gBsieyltC4EcGlwk6Brm72jOrP56YXcXf8Yf8eNfNNw1bzh3BDpGAd0PMoAi6tRxR4r8vetW
Q5SXqwI00ZXwvgEyUgroPHyz+RJ2eUYRKpF4pYSwMJwetgL0RUwBkuwtiWFBUewL/2Iw9jwtLayw
4l77dWRXbccWw55yF2CBMn+hfBZBQhtW0zhzdnRWqf9+spVR4Gvbn3yecr6nn0UQQe2ode45XWVk
VuxPI/a7nAy31tc75xomdDaw8xiqjM4yBWuTbbUVFrVc2YAYBy/NAXKykoq+lWz0Qi2PH5m/nhyo
T3DN33Vorte0ZJZ6NH75GemEwCobvtRvgyI4T46d8dtpUj0ZTCp7o3NaWpxa/PEDMjmnVnbqE4CC
NPJ3hdTh0V24AFgblbvrGjAHirgUERDw4y1+QA9iAHNLugkNTSw8yBOJmmRD1W/kWAnukrQ5tdKB
c2rsfrerN8/K8ltuSEBJtMeXyuN9ozezSZwfH+IYDdzJvtdwLZ670+myMpOOLTNqTN/oQ1SxRIvY
vMjNR1X1dxo8s8XLiW2aNPVeHPfq5VHavuZpLMZH7zxDTY/vgayxdUkJy3rqyvG/JabZ5sFVg5KJ
Zc/9Neeq1JzWCB0DPkWonERHf4qQiUgh9N+c/H7Z0TwZGIIZziFTkjprSyQJCvnSg7rC4JIOKWvz
4CqK4az1d6Vher4S5DcmouH8Z3JLy+vpNoi/miiqnK/UeDkQsSF8Uqu/IwbiqkBaqxItF7L7m+sx
m8q9/E2QlLIbblYRXQVahsU6TUEW0ZnIq3+1YpQ1zN9Lsp8a2Lb8iN/m1yKDt296S/UN9VRaoIH5
ZVcfdmBgEEKzzsZb5dhcXfiFPmXJenR25QWn18OcSItwh5k65dHc9ejjzrpreoDYzbjUlFkS/FHj
Y4jD5owoKzBX8HeUsNQqgYyH96lFoiqShN6kaQW8EUh2qjQpCZWtHKqFORQplIE+qPbY6Ec+DXFZ
GkFXgyBOLwB244l4YSfbz3/Z+xPGWFj8gwNl1E+2k/hRuohuoIxWsUAFxP/ygPU+IpLmCUbNWTny
Dm5ojrUERZc6CPGEtXyLqRPT6rhHVc7StDtz4HlD6t/4m9H+ZYx6/F9+acWeX4Yj2eoxYmxEK+C+
OI0t0KNFB1fqlLJ0mnw9HyyYsnjkAbyedOyc+QrIAQZW5QazpM9HIG9nF/QTqYYBKUKCaQBsNh5S
EehLLGwFCuefP5Ttm6FgOgoRHaPwXRnu9EuKiCoYh8AsbAECJAFHzp/4p6WF2I7GVJZiRAJP0XwK
4HlzuYSJCm0AmhsKT0nKlV6QxzldQxXEV85QPZUrTLwwbIFE7DCjfyy4GoJecHZWAKLTg4eDumAy
oNc0y7ZypxO62lm2hbz5I3UQzHWfkMLoXjFeqJT2jsvl/Lirvc/vTmI1vNkQKQHKzx20AJS+Lgvb
WPlJ320YCfq83jMqvWbrfEeVaWqwXGnQ08jQmktse4fTxmIkJEYR/2kEttnryJeRkJyALhc0ff25
lAUa+FTlD6QZwJNwlBetb7PteYUvULkIxK4LfqJCNOIWXdruvtjitnRBNtKFxCm7G5vDmB7X8VMq
Tik7O73DDL73oBah9vFzG1Wk0T/YYqw/4q/EQM67I3wIF8FWMNEFsbK+/1b/eD8+RUDiSSn4zkGx
Jce9PQRbyq464x78hWnCybe654R+9LxvKkT3fC7OtEH+xWhMUCjGceXa09OSJOWrPeX7P1MDfXOW
C8lMwH+tVNXcdxANHnkB5gEqhjhFlXFN9iT5md5hysPXQvWswHZ93ioe/gSvqEDZi/R9i91R/dBD
OwOIeibt28NHig8OVQNjYfJHpsnLIU6jb19LavZzLC3n3cN8VomeD4Mppjt2cWMFYAE0ue/zl4D3
NjL2tomWYAt7yZ4FXPWb1vF70r6E8BLd29G4O+lg4XXk2w4+LoJgAbA7YHtHu5Z/JRqJDy+bH1Jt
Eo9LlVPm8ZFcuZXVleG0B4jar7neRQDlDdxv2rs7U1GiYSDfkBhwS6LuaADIGFRNsSiqTCMf2b4j
++nvWqZmadhN6FzrRWuwJARy6AEjI+SYg3ctLvTJi2PRW7XSNlmFrYPTzENauA63IJeVFkzF6rM4
1OOMomF8nFq2WORjBcOSmYx06v0CY+U+hT8257c5vHN6xBYxQC+c7piH2kW1YFY5lpr8ugfuQLNv
iDIJy04WdAwD8SKMWzPwbHYI6fOL/QrEZLmwMe/5H0L+eqZEdltt8bR9bLul6FhPEhbt+D0mbfrm
6RrUFdaHBr8dohJSuQB9hO0KBMm/gKh9SYL8MSmtRPi5/t7hcskAF5836wo8QkxU20TUm83Srg8j
yfjc5j+ZS51CYSV66L6bXo/umQqbQKhBg1jjqrWHfqVEhXiUN3M9LDhdL8NLAh0R/F8hBfPvTn5D
jMO/GkMe6oQvQRinxdAQ
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_GTWIZARD_multi_gt is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtpe2_i : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtpe2_i_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpe2_i_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_gttxreset_gt : in STD_LOGIC;
    gt0_pll0outclk_out : in STD_LOGIC;
    gt0_pll0outrefclk_out : in STD_LOGIC;
    gt0_pll1outclk_out : in STD_LOGIC;
    gt0_pll1outrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    gtpe2_i_6 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync5 : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_GTWIZARD_multi_gt;

architecture STRUCTURE of gig_ethernet_pcs_pma_GTWIZARD_multi_gt is
begin
gt0_GTWIZARD_i: entity work.gig_ethernet_pcs_pma_GTWIZARD_GT
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXBUFSTATUS(0) => RXBUFSTATUS(0),
      RXPD(0) => RXPD(0),
      SR(0) => SR(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_pll0outclk_out => gt0_pll0outclk_out,
      gt0_pll0outrefclk_out => gt0_pll0outrefclk_out,
      gt0_pll1outclk_out => gt0_pll1outclk_out,
      gt0_pll1outrefclk_out => gt0_pll1outrefclk_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtpe2_i_0 => gtpe2_i,
      gtpe2_i_1 => gtpe2_i_0,
      gtpe2_i_10(1 downto 0) => gtpe2_i_9(1 downto 0),
      gtpe2_i_2(15 downto 0) => gtpe2_i_1(15 downto 0),
      gtpe2_i_3(1 downto 0) => gtpe2_i_2(1 downto 0),
      gtpe2_i_4(1 downto 0) => gtpe2_i_3(1 downto 0),
      gtpe2_i_5(1 downto 0) => gtpe2_i_4(1 downto 0),
      gtpe2_i_6(1 downto 0) => gtpe2_i_5(1 downto 0),
      gtpe2_i_7 => gtpe2_i_6,
      gtpe2_i_8(1 downto 0) => gtpe2_i_7(1 downto 0),
      gtpe2_i_9(1 downto 0) => gtpe2_i_8(1 downto 0),
      reset_out => reset_out,
      reset_sync5 => reset_sync5,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KYJWzR4vcKBSZu8Xwex/6tmg53LVElcHlSQriBXJNPcz87+7TONysl4izxwXP9yEvug1aeLMuJV9
QpCnAYHZHXfLsNRjUCmA+BPVRelbdqqB52e3uXeIusRdKf9bJK4vTbT3G0lEoFHH5X7C9bSLI4YT
sZUjuHirRGeJHd/b3e0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
yo2V0dC7eF/FmwCqmZxlpuXtmB0HywmWLHJT2jcPSMAC1OXxijmfEbvJ+5lPdLPxXgr9jwwXxwMr
v6iklkYNq+D0goSg8ugfBWwguc77JQVz+jMEKP5qhn7Ri+tKZ00wMjngOlr69eLBesdgH5S7cB58
MceEDf75gNDYQTVzBMlKHcS2mYGmDQkhlgD+FDqOy0bnjw5cKAR61rsdl0A5rMVryGdDWCMhdTU1
ZF8hcDIYUHZBc1Rt5KmxBFRnumpyZkvST8/JckJYBT4n5h8I+vWWI5/wUepjQAwCpQDRQx1ya6wF
c65P3BGTHHaZgJ18lQGc+LhcI9bXwV/MpMi4vw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FMyPG7pILxysnSMbT2vgWSttyZukEuB9wb0W6Enmto1g4p73zQOy/y6J4k8CeKOmBonMsMxgR96B
7ymzkfztYO6rjGzDtyLRZci3g/2lEhq7hFZJpTsqrjCfl6rJRxYEFWRru2wNunKSy8gmBjTS/oYO
W2Fyj3KEM9HxqjqZyog=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iv7mhm24oKZE/f/TTAt2P/10rXi8j8ceh05JuZQyLJt6z2wemUiiehGVSeIEc+J/5A8Ky+p5jZlR
zcDz/M6c20lBgNhKjU5Y5/MHKgHsXLEYT6mdLioI9YMqgbzgxL4Wl5NSDSxpPVJXa6dKPuX6edQ+
O9X4vUbFWfAhQRmpfaMfpkrepNBfrxu83VYFIDBh9Oojikqnqx0cHXIwFJoUpIHHG4CxxVcaEr6Z
ckCcd8GW/diuMXklBhICPDSmVB8npY6equ70WXNvlpGqCwoAjF+X+W+fUFLKSuFq9RhGZ5fZpSUd
SuqmoFu4K0kSHyOI0uGqPxSbF4IXp1jtRXncIw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G1Dg5WUJaLlOLKvgoRqVkbfWuFm3+8fXpsCVayvBniajy/El8hUFZpcvlPgh+rWnnYMXGY1+dgcv
tDit+krZVNCgFHV62uCLpEWe2SLCJrR+6CKtb1o7z3H46ojm1rD3p8jitykUqmFj/lWwZwCa4lim
i6Pb1Xa2ZSoV3OD/bC+nQ5fvju/wDCxruGqzxHiUM2N1jb5uZk4YmAdOZyHHdgs0GdFQhuc7ZrW1
gZo5cJKb8Km1Wd8ARflhofc0R7eS2WmC87uF4r0un9/OaTBgYqsqLOpX5bnGEEge+qTEKWDyL4h8
Ume5IveElh7cPp3ShEIH/D4P5T//a6ibft2Ehw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g5+VIKoLaErnfHgoHvjVbfqwQzBWMaP4R2LjkVr68qIXmeoeDhzRRLQ4wlH2S/rFzovDzSTBGdIH
oYYiMg609yl+k/B0IljBcarVRsDmlnXA7zxLHWEVsbDmINIsmSgfnKupCURx4WTMiTEEnzpFOgSG
FNO38PbbriYMLv1VGWMjraOnk5lpxKjghmEvEUYWdOVXtm35Hrwap5YAyCOqPfL4p2v1H2kOgkPc
Vzn++2QRO74wFlIWhRH7Sd/lyg0d/qv8cKPWbGlk4FtIBDWRpbH4IRSA97sUSTUS667ZXQ10dti3
LWf7wAVnNVkHNDGi5ztKc3PoV7Bz/abjdFbXkQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqvjRf66eFgeN/Z8ybsPcYyyIE05+qB7A909cHStC2BZH94z9sKHr0fQY+x+VvxYGTniR1aGjPx0
53ONyQQVvubqZtHZYB2iWA6RzLHFnzu1fS2eVpSg3lf815QAPoyC1mqE9mV9uFW9XFNDA4sTGbsE
Mm0X/palJ2COd2driADaaF01JZ04gAffkGtpLrHWtH/LHgHRjXt6AyI5/CdmubuRcdM1FUvp/aec
tl/Keptqbs1dnnUMqMTDG7zPcKewV3+EukMtVuc2RguUzNM9zom97XVDLrwA52GD2wn6OgEjqW/v
WrDNmT+/pCGVhQbbEbc+krAFY12VnOMEQVU1SQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vt6GqHaOeiXWiOhNHC/zgACS4w7PkN49ZzDNMk5JhLGd7+8h4IyHdcFgaF/HLlCR/eReBugWAosy
AaMap069hD7E94rLEU7fFxdbkZYD6qLfs9Gu+ij9YllluEaMg4o+AqGHNNeYYWvs2nl4L5laUAfa
rYPwqHTRWLtqj1pmCtIp/YNnRATHP7qibNftjKYmVOdFpGM9mVr48pZYhbHe9OJtqKtLbzRIJrIn
XvtuJdPHttlExSyMmORUbaLYh5oiwdUbKKxCiAfz1mHaxpbH7EQEjplH6DVHCR0wl4UUpLpS4XqY
m2xvNOHiblEfeMbqSa6geR72WnSxMQyg3r+EDmXpy6WQLES2V1n7H/8kkv6d64A3A6sCbo65No25
Wvo8CYTCnPsHPuPOj79pIFf7guIv0k5LashTfHLLIR5JkLQKHAYzeu7qwv4NIUhIsngmILHqlN57
g42UvS9VND0MpaQoTa73SKy0/uXKITax5YnsQT6gB9Zuh4v93mQiuwse

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OYMs23XUcbQ/M2VNEw2Xoqu7rprn0Zo52KrgROUZzOWxj2vqiE8/ZJRGyB640nrUUC48KRLpb0um
E7OYiTf+sF8tYI49vr5OGew9/TE/Sv8rMLuAP9LLfXxqGyylb9KuDHYuzHEHi31oLMR7ew+Ki243
py8iOp9Ucpu7AaeoqYLp4bTRee7GH4YKqWARaTtjbQtBGhsk8oL2ZfgW1eR6HGkMrRekYlvvymo6
tgV2IVO0xrmS/XBmTYaV4/LYaZVOn0Tydjcx+A1ERtrPrvPIn3HSuREXxKrg7P0B+4lmpJlTBOSW
Pgun3bqS7nhgp22NV4RNku457E5J0aTZylZ2wg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KnsZLKALDWqncIJgzAKfboAuo1VaWQUcXKcdRXyL4Ex6lEqsmmKTvxZ6EfVlq4HiuTHkw5MX+NK3
1g2d9wfipvhz8BH563axa8qzO9xe2utPb9F2ISfN1Ds/KOGS9CrQOp3fWf3Y+gk1h1XF/G+BeUAd
v+eyBhX4zlryy63IOrd6NXvYMXdZijqYhV0BlhV3rj6h7oLGezgoNXJZmXnX5xTnIKcQdZouA88t
q/0lfTuWkYlGmOlNEYGIHNrd8AGkElTrxjKoRYVp71MYrclJ7UA0LgOLL9ClcDM7WM6zrXFsmPdL
31jIWwy/HWrK4DuuyP/SScJg8qoy5TJLTbbvew==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
e6JH08Az14VwmgDMM6NOUSh9Oz7q+rduGKFU5Jb8XZOaLO8kMDmApqoiHHUZcoKttzzKMBTFVbns
ACZQBPxPvUO8eIA9UpHKrHjydiosMrG4UheuLv4ocQY+xjVga6bwymdKcX29JCXvl3Y0e66unMl2
m6p9QvQVNUvDPFde0n8uMKr7vTUEe30tITbHs9xHBQFlARKj7GCj5g7KKJHY64BjBjObX8NWO+we
GuhjRWN/wtE1u/CGXwx6E+J8USIu+2ydw3NCPMWN9r1XR6ivKEZJQX/qS1veF16Mpnl+VaU7q5R9
fAvl220pPNb9Li/+/Q9p1PLYcagpeKsg+lo36g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17552)
`protect data_block
GZK2pWpEvluWQRyosviEuV0xume226spBSut92QmEW65E/zuNQMnc/YJ0V7R8pup1oHb5lmKimsl
qghhPtTQJxr7BNcRTSPJeHIqBW5iwZ7CzjMQqIJRY4wRpY3XHW2Ce1I4w0C+8TjEf2riNNp7sI5s
qVIsOFeNmGjLTtJa6lgYXIXEklOd1At21oaKSaUTigRNCMDQulw8Z78AUM/R48P763Q4wW3HNikE
hW06txhO+ICei7tHzzfvocmDlEM2zp2Wbk3VyJcZ3NgcbInhvjEhlZkRfgO7+xhUlGwh2VGYceNL
Pg/kWkBT9NqypFW62WQx9EDM6p66asZ2dqlH+QF9ZJHcHMe9jsbr1n9VsWrWOvByp1fnGg3jjBCW
iLTk/vE1HomNFa2QZmjKQ55lD9LnA27MtVVUMWr+fo9m61vwT5xSkYjnpPn0nq2p+sJyy1ROVQBo
V/COV7Axx53rcsVC30JjWl8AywFGJHqMqrSE6ju1eCTV+EOTGBWxBErAVVM1XzpbPXW5y0jkMrpI
4Y0TMX2hNlVAZLynCUlBszdjQtDpEUcJesy/te75jZy2lg8GEwdiwY3Da3wqKAeVhKl3/y+fiCD+
2AEQ4jBHp0DBCAWJeVUL2Raq9Ax540GmqjqTpYsliq9wSCAU2IBeMyiqmY/jK+90srEa7zv/qfah
cKCJK3FgqckwpFcBIbZMJfDRxgeIBDvpI+cH/hOz2qoyQ3SpmkV6j6QB1DdL1Tz9pdk33Me9uwpm
jL7iUjeigeZfwgzT6M6mocG6ccSdNQnu6YLO56DwVlqI3cAqei082NXsCE8qPRxLKPTqPXJxAx0+
yBYxL4r7d4F6O1UK+GGghdFLOJdZP5mUZOnvvVhX6UxfBw+MSGtrUKTZHHEDTEO0cjHREF+s0xGg
N/GufDZDSp/As8LLkHl7tg0A2jG6+aAZqLgDUjVilKWpgK1fAxb84tI2YWPggc2efKK4XVCkFXvq
QKZrMen/K7/fEjhvtXhwn+8cQGL+6juEk9BiKt0tUq89siZQokuVu2hphvaIT2K3AjXZPqQyOFxf
zL3W8ZA+/Ma9SWTikAmfW+pkAFSuUWDhRN6NWFO79Oa3EJ4kx+H7ws6gZsfg3CHHNMNUBTUH/WWM
9DSyYYy+aIIfIQAwErgoPvt62+UmKEh7wE5g4l4vuOYFR6g67tqyrHG4WfdC4bDZHzKvVBsPTBhP
ghvX23TwKEhQv6vcUlP0ygZ/BrKpcgjjnwLK35FijjYyPUuLmb8Krajuz7e1SBt5y8eA/FYI4qhN
rPyF8BCex0ZjY16J1BWq6Pr1udo4GLGTerUif/NYEVHFs80hR01fY8Thd6Ij3QkTi3ORI8sl5C9x
6RcW92w60/ba16ZJxxgditi/Tysete1xMrMyNy8swq4BDN538TGZAbUf+MHLc5cTf8FomJmP3bJw
/nvbXoNV6xOfkw991fgAKSj6/0vCZEzuFPoGG027sY6/eBS2h7zzb7uBm8waUtAJplgh1m9fznqQ
1oqitElkp+CxllmgFlJScdU0UVmPSd2fmFk5jw1Xwm8IGpVvYtU2jknY2+QsXjglqe+4qiK2ySxb
KTVkF+7U9K+FTMq7bqIeuRuijEclV4O9hJh/CmAcqYqk0cb4ddgBq2JPQ2nBHQHP0Iw67PAQLpEF
TxHLzpOmOo5hVaU9abHM/Qv6eB94qcbzpXFCVHiOB2APxN/mcd3ZcN83/7UwrXN5jrLSoHD6EwBB
LaBPFjIVvS2xGhsIUU6qOWi1AGg1vf4EvqLr48uty/PR4mY4C0UDObYNhaUmgcThMnI8QHyUYdY9
70G5Dfoeb9zYsNlzV1be6jFZtG1AnDNwi/fZH3WMyWQfty0OT9NTBcRtykfGzuw34n3gmQI0BJ8r
9s02pIyU+ajp8cevG4c1xyubFV0zh4u5oRuFdTDq8rjlJUr3MC3y76jO1M+nnuGgr9b6AEShSuE5
fjP8/IjrpKhcAFN2RVsIrstihCgUL6NgqVzr8ozaUDThJ3wv/hp3Ks5lyOB4Nh9PLhlXzenwwrxJ
4/GWCzEK6B/Sd52DyoNO7o39i3Kez9YUBuuXQosji1Xw8+Kws6nbOOJoc+pIF0G18qVecQs6R+60
jtif+3SYpr6T7l1RJXe2Y0YJ6aZHqw2LVMVO0dM/Zz1VD346rIx1i2eQmO2EtF7BTncB51ir5dth
ocrrtinykYcpF0XCRUhhSPnO0OCaUQZCKWgusjtPB84VAgVnwQsjH6T8lTzDdRcok3YJf4jl2Nmf
GKnYHyJbijJIPOXunoR0GufechoXy8N9fXngbICeuQJX5tfuuTYpQx5dl9w8M6LGUZ5njaJhGmLq
ewSqBs8ZVF85aYVYFQRo/KXDDGhzfCgFo15/Ry4pEF7RKAOz/wCPaI9foJJgB7n4Nn4fy6MnQuFM
1k4gzPgTNyA0W24qa0xCHwCxNjYCNa7vTdP0VesIljMQGMzF1WDSVFwIVEX1k3lZHlvmgrOGI7/W
ytCuG7muMHlGvx4ft4QpsSoKe6EztRBjausCLTLE+SBZqIsAZ/svSFtLo+qDDaDN6lJ0gNLRCq81
QAPsSYW98QkT29f/NBdQi3G5MwefMvjXymiIAdKQgDGaUxTVA5qSK6NQsAtBFmpvGikG03+NiwPD
UHnHnsegaT/JAgXTlu9jSvedOTnH1kvg9jJ5bXLCxBQbZgJig5PNh6GYq6G75B0f8WROArCy5tXT
lUrD6aEqLWpUBx29uJzZMsKvTYiEq8oj6dr/1BFuioD5Z07X6VHO4dYGz7vmBWcWC7dNDzLRy5iO
QnopIZAxsD01TAjwWKyRnsi3iQ6QJxGp8tRLpSMKALJ1uSoRNjPUO2C/Q6P85Vde5wcaK9ljQIRh
4n06VugyxqghQ3TFMLO6JWNsKO1rFtL+LO5PpfaulBZCl0jBupgtRK1ySvRGnnZ51qabp6JfVTZW
BIMcBrLwjT7obne3qCFq38BgcCq40aOZnJxU7QPQiOPchaXoXMIlnsunwv7m3Y38ItPX9lkU9GDS
M6ZP+S3IESvOYomQKpNWbVqgzF5zFBtBSjsr319+ld0IVd+FdiuhQ4lRmcGiCYucEhy9TQPP8rxu
t6TBT/TWeo7qF/BnuhkJ/Em8kWGY2QD75LCSinGBiytDLJ0qN07JZ0//xnoxiOWQ2UrCmOuRa7uy
1YHIi4suiFvWrql0yz7DX/uQCQha+ElWuyChF6YuhWeyTReCrRH0gsGzDNCqDJ8FYw3qbFDawbTu
NbejYjQLgZQ3OFc5KV4+Wyo9ngwmmt5d880T2eByLY5DatfdnBWxLGSLWtKrm1EPDfB25UDabttm
6RItiv9UhNO2EJCSmESgp21mB69tawwuhhjrh2W339Adih7apWDPL15cE1vr92DVK1WY+BciyByv
b9wMMuSQCCXEoWjcgT/ev6R3+pg3nbFJUmSBG3LS5YlOOH94Ffpe9E8NZVNav/9BtlsX5cARsb1J
jwZEprKI9k018KL88yEYi70nnM8r34hYXUkh+ye7VCeNP9ALoloSbRI8BswagGTxJ8/f8wkDGhPL
Aeq0vSu4qQKq2uAFNWyXkOPWRXgChscSuYKxscrtY9LCZdsE/H5bUu+SqJ5pmnvxi5powLNHM4qG
PU1Fb5WCqZPg1NepSGz2Ye8d3FP5l8PrQ+L+xcTO1B3Q6VyWMn1MXostXEQKEn5sG71JGMQJY0++
ZM1TwOb5Xoyq3BxGQ+5zuCRXhLpPtvt9HPcrfAVZG9e0Vb5fLStPKdcj75vpTiVLbVoEMmbyTnUw
wKiXsxYOmKFMYrKIQKScR0zl8u8FjwdMNs4iA7SMkjuYMPJqs1ftyJav/FjWLTaB6p0klyX15hen
sFZq7i0sH+IKOYEX4R9r6Lp1XpS6Jtx6xDAp9qx+tPrLdzOmJjhxrZdlrSftFX9sJ3JeVL/UHvvJ
Lpgu5QE3NLnPFabG50XlMgQcsAKqjyW5ozXElYD7S90CwX3hYoyd5TtQ8v9bDpG+SbdqgV5cOkPV
bzi1dl/5BldRpcXp1RDuQgqb9RRSNBHLtMtHPSdgQ6M+fWOAvUD2P3fkmMbFhGCFk77w7VC/KZHh
o/5uKnvRdeXxsSJGIg2CxpBxYPbGCZI+juLCyEUIplXndBnnEkZtIJYg4EDw3QlG0G6XQ/IukwMu
/N5mPvVsxqK9ZJjZ/D8Py87mAGp7jt/RxFpmiO+qwrP5i0LYBdfficYSKcgjKsOD/PPUkQ22wTMQ
Jf2v8k6PAMDlzHZt28dbbh8DJv9voj3Po8t00g72xLFEEsFMUFc5rZ2xCyLAx5KODtKRGIO2yI9O
vVtaAaWB9Qlwksppg+ZTjJLRQTI3xsIeIflChyTyHvMHDXH4VOQP6SglKG16/u4LU82B1fz3f+7g
VHhKYpN89vXJ+YthcYJ56jSTn8ySjUXYwZEkFlvIXska5mjB+DQxv/RHg0pzPJDdQV8urKiwMLDn
gqfE6yoly9xomPkZR1ZFjnSfZMU6ePLyKwkVFtY535w4gBTc1MVuK3XfXXe78QEkgnPGGVY67ZFi
4FvGOQVT5H1cIE7tKD9WeMBpc8b3gRV0jT7XiRXOB+gGzdT25VKqhigHSD163xejnC1bRiP83nVb
bhTwW5AgfTyfvNqtrprvXoXV/T0KfpRIf6ESidg2OPDOT40jhf1LYpe9NpHA/ro3OKHRa7w/isBj
T68HBLdxsgFudbj+E79CKX5Lr/f6u0UtsDYOasMxZyN5hBU3Or7+YVOPWgn4NFTpvwIyGexqgdxE
QdjD3WUCNk/AHkDl+AbK+Suj+HmTgrI8cxBJ8s5wMPkvyZFW+ypduZ6UBNEg9FPgJAC/dblYlhBh
OWL+rIMqLBe3/Z/svusZ64dExYkDVPR8VXb5CuSniQLPYT/S76PKdoNfwLo+/pLZ/Oib5bw0wOGV
yFWMTDOT6SEvlGGY1udFjIS7aJGmJc8UzCv8mtYxQ+nnRiAVAmBjfkEexiNwSe0Rd9BAMM4yyJQl
pRfOxrxe1W1hQ5qS3Rg4mpAeXlyQ1SbXx5XKFixfLDry8F2/JfE6Buoy/9owhU8TcLKc3GB5PXW6
n2tpiWblnT404ORFcIH/7KdfWO3sTvn5ATKxWrtgtLoCHCKklmO/obl+q8czgvGMo3nWgz+/tJYN
klYZPGdQB1CftWj6wgDl1kzTjguqYpK0EJMkNhoQ7ItCokSI8/3yX4b4Pc19B8b+ar0H0z24brHC
aJ80xJOXqS6oTY5UTZkEmBpC/h7roVBWHsDKgfgHLN4D+uJGsvZ7oQ0BIyalnpHpSd3S0zYH6DGR
TeY+C+kX+f9wChJamz1gS5Cvytoe9UbRrMzbQ14yqY/ArUIpQBJoEk9iNf6oOQLUWCtPfeL/u4IU
JDCCTitepmKZK2ftJ3FGeTs9uGlDcwXIZPYsLYqxKL+HahMPFVfRqJfhdTzNO5iIcz0OQXaB9IEo
lS659GY3IUeStV0UbTzOvtKg89Cd1B8uVWF89lw2URsTY/XuaXPelqn5DHY7oFaC5xpBwvS/6Z8W
EvXp0N0Gkv+PmsFTseBDywgC3jSfM6MhTWAlpe2gd4BUISWCa1dEvZpCAxR54NLB12N/QCwa69T2
lnLfHkvW8o0hX02cNO9PLe5aRZhQfV7Lr6dyncFsL6qevgbrZv1zGBUGZHrKle8mbfaNGW2tKEx7
AyW6mhzH0YblWc0tVvnIXZCTP4KDPg6T0eUiH55YuRikxrQ2Ohbw3wBG8QUnj1B6HALREwgxWsea
ZcVxWVwT39Et56kFzcHiVkIHBF0VXDFozpg6f+CQDDAqFZud53LGTaRS7NH3pZC1xWgTkqgHhLVn
rYoEtoeh7TWP06yt0c6qz82Zwr5vE06QUMyJN8eE4Ty5NwHhbQjFGoy15aYgy2r914BxQpFnXR5A
CNufsV3gyOr4spxTBEgQNdASBIDKTKVnuuxF5Qbgve1hea2CLZ1AzXxGl0o0vJKfllsOrmeEKexH
FxmIomyILxcBkvoEeD9HBhgRYikT7LjLCAagZ/pLGoOWLmyAmgEv67TIl1uNEtN7dB5ELbBFLY6f
88thZYCdTXqHRoEJglWykW9rlwgKzjiXzFU2Yds5WboLpps8gGKlOqxN/FjIf7oyCbDA3mw3gkiS
7u0zf2yMQoQdvjiDpjmmihVOl0pgAMY1psL5VCDciS09No72uFn9oGkWdl+HMew7iNZnk+CG9cuW
GoUnQSrc/FJMIfXf8fDbt64oHC/o9CZeP+46HUwFrV5BduAyNbpowC4X9Q847/e+pC27bcCWUZNp
yB8tA7cLTAOZzITk53iO+qscisATeGSBtD3umblMWSUR3qFYxEcZTxAFJfymmrtGkdMVvVhMnn6g
O4Tm7Qia1HJEm2BeJ3Yp20Fu0lHMsb+4OwpOJLgKzbwJHLGcIEoWidzncweP0mhDLSGUwq1QN2Tc
4PaJTchHU1tSO6WocgzkPkJlD65skWAunXsM5ySxTno+AKvmSUf9D6QVVJGMx9aGd1eDUhJgku+x
Mk0vPoUl68wZoOG1gIvXZqeXN06wjZNiVZann5g3A80Ggr8oj1tkjfl5rdkHvBw/X+h91RJJFjUe
p9u2yyCBAavl5ltTL847LtkSqqSyINsAP483ITACQZr6s5MHn4N6S2Oco4YprDRHGLdBQ1eXpg36
fB/l/HEtSuaaKDtB3pNXLcEuA2ksoRKxkIiavFwxh56KL7BawsYH5FdoDU3PuJitT/RzcdXda9/z
W8H002bMaT8bijAaVJ6niQzK7jf0bQboWgP1iFlc4UlS3Fp3jx2FlUPomr5w/LueUKJagKZXNMmF
Lpvc7ageTX7DZHLVsSNYsYs7p2qbuHDqdX3vAaNELedj9vBV1+Nb3wboKyj3vlp/MMj5XxTQl5rF
cu3qGpH9k2KxRKKURCFbcy/fmlWmJ69czFCLxNZLwGTDAZF4GuGoAlk8JIQUMrt4qXpmWOng5FFf
PfPXJz39sOB5lVwhHKSyqE++0FjCJLfDcp14zfA34U4cb03gZNxBAr5hEn5DKaihQtDtXqX8A/Jc
YHorpG0lWPN3rcI/w2L0/Zl5aWDuFxmjJk4k7kcduitlOAnYQa5ewX843srqVCAYOhQdiPREOgMC
9O6nSRzblJ61sFCtgyXe/O2EwIySmF544Wv7DduS/wSguhnVhY087n/hPyKv0Utx9NW9eDBZdBEJ
3O/cz9HmsnufwlQUR26smMPvPpMhcl95sTsVx+BRDcWE/QPfHQwxI1P4kQbJGIvdyf4+1pH8iLU+
+YeP+hEvTU2Q0liovd57Nj31ai/FXmidlccwQaYZ66Nn0jB8+tfnKp2JfAYgGmL5nObb2h0fh3l6
uKsz79ySsz3s46KbqxTSBXYMnz2oTVRBeAHSu5juSMqun2yzPMRPMTPI/Odo2zJZWdwT8Tw1AClB
YD1ew8hFSxBILICwDOKc+MrIqYvY6J8/OGmYg5/bx+5lc6iQWwl3LP1Fqk+FlCxV5LsYGoTQczJd
zcWiIij70r5B2oIwwe/YaYjy+R6gF3nmG6iVYnQtvE23u+Oawy6Q6FtKfKFzK2Vpz1Vxtu88xNC9
xm1j5vfN0RasJq06R20GwxbeXAhawJNtz2KYddpchgQAuw4yr0sSx5jkM5EqJLyCADMg3D1mVEyt
bg/fLdGMd0G7U4JBeHA8AoXMPD8E+8KPqkBTlnELYWBQYrl6SOqMMcJ7HUQwMEqy8lclA8Rw23vF
z3gWe1Gd3WDP+lPv+Rd2QRNRBTkGrYC44DLzxH7crfVLeKbMJsUtzen84+CWWVjYYOveEaV+FL6E
ZQIIw9bW6/FmgWYJ5gzASGtQG4sY6zs7A97gk5zV25ccYuaZPrRRz5ySAjUaKh/k2VNCiwtoMp9L
NrOc+OKAuh+hlQGVutaUlDbP1wIYnFj9PSIG+HJTiqb5TVMrruJfVqPPbHnvGQnxWq5Kk96QdCve
JKZ/lGViw42ncNgIFhDEssKb8pQJClsdeJrlJYv/N3EVIngeNHQd8lDu1y/yIB+ePTHupa5JQ8MM
IottWVRIYpv6VsZJIqU7Iao1EsWyxokxai+51bM7XHbWyrWdqIQLhzFdvyGc0fmgYHH5ao8eqDpH
Dk2+apMBItq3uM9/8rHdRWnTJSixVw2gV7S273ersutEXBfw6Nep1a2+0EdSoLeyhIfUMGdchSxM
3sJW0DEB1qI5pQR47UJcebvfvSCZweLnh9ouCI5s4A8bJS1XIFG0pt3EVxKbP9GqI2dvg8yZpI5H
JL23tyERR59T5+21j0tnIUysyel3cSc6vyH5tQfLZ5xrbsFCrgsCMz4M4xczllwaq4u9Yekgzu79
EjU46bZhPyraeqgZwYIAeGKWULEnF/gBbN3B+B5MbHo8crIIp73rh42o4PDCu5q7bKz0WXxOg9B7
wqD4+l1xfmLIRTOle0nnzjQyWI3MYEcVcF3NX9337U57qY6MRSTwOSixSY+C8898aULr9wN8JtCb
YHIIuIQbTOx6Tby0EUZr+7vc3EjYdB1HBLcbr4rgQABwSEe7CUzdv9IHjbpcbp0McOdqlQsROJur
6MGjTm91cy0cZ845bFiphphHbBuK3PhAAN6Lj5xMdfIZMn/VLlF2gF4O+nNnFAjJJwCUofMTXd7A
DdTtycTz1I5QN3VDgUis+BZMY046TLDgUmZY4JF7uRBehdwrbR19DxR8NAHcThjeTqOP8I1yTcM8
zfyFFH9ntPmYACjAWno3uWYCTT2mkr8t24r+s//2WwYrKaA2Qu788JOsGM+hCeoIvDczpWmASGmQ
1SnEOLPhLri6fQTdRToR3QKA/6VlWcM/8YPSdpKngwATnTNx+an7U/s7xZUjxJbwP22ErlgwHvHi
N2Vh+fsWufJjQBHQfBI7Dn0I3EMYe5ys+LP79xOClTVs9gHMoWVAmU1jZbyBzGE2NIrUT8PysRlf
U4UE0beO/TIIz5zSzUCuufbftlQpfBj5jSyf//oqAzxOpQqb9coAGVUePB0oKjw0rkU9WP1Th7iI
N78m/59ZdeB8tZoIPO5dah8sgjGmv0uHj6+L5zp2Hl3TRIgvMlQoALB9EWi99sW7V0hchma8aQQQ
2HjaulE7mc5eVSJKSEBS7PAghJ5t3xPnDojjVbb0iKEKgyhVtxZUJ+hl8tF0gohR9grEvikudVGU
T4MBY/SnYbfgbcn4vHmUSzLKGpQQ2SAr7J5BkNb759eWkcmdo5HvQlQf+vXxdRCN09qibaEJaemL
RWTBRLY2VFk6AoqGQV5j0XtLTecq2yxTMHTqMI1P5fHqRp5PnbDy3zR5CT5EvmtVLERf07NNNbOT
4N4GMor9rGOLgt5oYoaIAz+/wwyANK9Ab0bLmMN/th019+JmAQW6Y7wgCxq8ahFIc/TID6+v3uNW
dFk+k3k3tQpXhnR0c+LpRfyDz3Yd3Mgq2+hr8MsEFQsmAb0WPBfYwJwAkdVelodJzRCROPXJI3lx
JyAEEjH8uobnkVRcQyT1cnakjkcx7LCKGLqHHxBRsDSAELKHq820ajDMuTOeqXnGaBzVjtzLMBbg
0M5tJACSQuYOd2rANsaF/79JaBPJW/sjPoiISEcOTG0gUST4CbGA4mGcRJBf3LfNNiQOcyWN6w8G
tilb3xSb9D11ahmCv+GL5qqc962v8c+c31bBPbYSHmKphabrLuFyp6es3ai6Wj0oo6O9zU2pxUrX
GuphwcO7jHcqHFC5yP3ikO353pF3IPV4dnth6qqq37eT1w4phFrkRPK9Gosqov5lV1JeJj/G62UD
WnC+vWLw8zwU0ALyVu3o48bl3FqDP8cqMCiL6w7W/JSox/lomaoegHOpjY7lBVhcMaej3wqeguBZ
8/W10d5lwjSyuQlKold5R5NO41GQxXIL3TGXZY6SgOff6MQi0jBZyAEFvf72vVLGKDCoxaUC5mgy
IconOhdka81xzmhC5LV9VvTcqCo2bvoEzg+yYC5UUrNCYpIKyhrMH6myznkLb/WdAG5xXSy7hKyf
efCdzAFOxaVrfyD5byZyYHI5Z0W2VcnJsdAHwmbTB2Ciu5Xp07Oc43geQNI3lCDkHZwpro7lB3pU
Iz0hgCSPGNUFZRR2h/S0jOuq86Bg2Ue0VmaY9QomifrEm7ihJ3kVb9iz7xxt0SExXLSwoa12MiSY
yNNkVKeaLG6TqBrBBoUpsEI5BD44UyzyZGbeUD54BAAkcG7ax5X2mBSoD5OeqUAx/LY2KTnS3eln
kaFe0SQki1n5SrrBXRjwK5velWiLJaB9fIb9cWOyiHYcRZrja8NvOrvSCJPyKIujQoJu3a/Dl+Md
eMvyVO1wMXhVuEHDxwEe8VQO2yOjVVrzI5qVw3KswmR9cjAroJch8NzkUQP8L/Hz1Uxoej/tj4XK
t3gN0CqAsMHCz8Gqsmj8CyiYWh/3/BsUDtTB1d+Zf/qv3La99bhRsyv0gGZu5UruG64OgoRDE/gI
nH3QrtKeYBZK+iUw6D2kaMrw/zS6+cxp/82muoISO1iFwKpoLdgQQp2oLFSFhVEK3Fxv1lZuPjRh
RlqZpMi9rC3BK4TR+es/yRJfK67ArW63VQcNWOzhRryweKmjrq4ALHPWgfVIOcWwTqUoQjdyC/V5
/sJCpb07z9+1EQSfFpherIIP8yXHLz3xan5U6Bnw1kfTLUNkEpnB8ydjEI6H/TrhPIlS6ncOkN/o
EEn5vyddw+UA9J9gLwls9FJrkXpAIOrOTJKKsc5hpJyOfEBl3Hx8gUZcN0MvR/zeb3ERQ3yp9eVo
1uv8E6voi0O+jugyR2kRDmTnBskDszu2JX21Wjxx6uCAri6G1FwJdFGUhg2BDVm5KwUfCKOzt/IO
IK1vToUyqK+zTEi6WjNc6BHk03/ukZti2wHqf2iV+HnPErmrprLLfUJ7WQa9q7p2Lcru6CiY5Yqa
UfsYZfIE2ICfJLBqQfgWDQn5c25de1+H7MmfQPZt6CwFxQc4NwfOVksYzcfpzCUDF3q2Z8mn9C+8
XfNQKgqsRpxjYl1MMCAKZ76jrjYscZkA5JExxy2kCs4UFq5JLf24QUIYrGeOzIU1Ieb0zUKELx+b
4Ly4AoehpdTpE5iUsbczkF6gpTkj37aBSRdqlpy2esqf7ZzSbIcCrQHbeZ2iaiUevrk8dF1+Lzdz
gKWDuiFzFtY9qebETdTjRAqEx9cyFssM9q9U2UQfz7g3EUzHIiWjau5E03glOrP9M8bFy8xfr1gn
UHGx3WIXr8kgYo1O259YGvUsyGeqFHH+aOl94fIQhGN6Kv47p/4aqM51HEO0HZCFVrEYg4IL1qJB
5PQqLFWMXBNCBtGBUx5bnGi/cJ2qPulyHct4C35e5XHud1P7xVxtonlrgoWIHEbPEG7XkPAq/HfE
pdoERBFTStpqtJTJdegyo9k11JsU5xrv5rofN6TX8m5yq+A+JVPb59mAKkPOW15Zwe/V49tJJEk8
IfyMed+6lIPRJquxMNmmh8TEPoLHkBbgrh5InUQ69cXqsYX7vOT1qCeLnKuVfHeJloEaLmmb0DWm
vHFmljKJw6fOQEn/ohBBHa04epGgEFpBJkiTX0apuXlAUf72sts6CtjQFD9tykWw99Ao9RM71F7U
0b6gm9/MZz+ie8Bh2WL1YWzichWdrbQGkBNS457N1dn2UknKcFdgZH/ip6WyWpdidVNciTSMkM6D
5RHMg1IKFu10TSzQI5RuxWsk1meUgCAQQnVuVDqTKPnDbxj1Y9N8x3xQK61hOJYWtddKAodwfnVE
Faa7ac4Q0E7sdzaDbCzAzuzaV3JkWCZdvNTapyiLdPncLY1e6IgIsHLFP/RENLSnFa94Z7T3aDy/
rewClI6g0BwsjoAbRoB0G6QAC3ddcGVogD/UWOluzsQEIBbuNpEABUmgySRo694A0T9hlQ0HfR3x
wjCIJOssxGGYoe5gRSlli6GsyP9lTKcZems2DbA8jc1UY6fOYCoBrCBy7f0ZPOw6Vj7fYFTsjX8e
wfHKK8p2JNcw6VU5ME+Yp9Jy2GBvbbOkOfe1jJGcZ3Mp9xx5wA1pQG05oqtwbHZCcJ99DOO3T/c7
OLYIlAy31IKBIvTKagRHUkygv0nQJcTeme4W52pM9HSJ1GeEm8PM8l59PZYh9x6f5P+7oiOKiJN8
AmE5Dcb6HSNETMRiVvAdqKggEGxME/e42zLZN5FJxmvEBO8m4qs5XWedk0zakUnwxb+LTNc3s+7J
ppUomFxJ4Nqsb0dpZx55cMMD3zIwwRcJEnTZfa3SXvSXhytw+RiCPdmeJHFsRcwVS3g1C8WitFjr
0BGNq3QQGINcn5tqoLJvqgWO/r9J7buAxe1Of3YUImcMD/hKGMI0PMHFty+c6eJU2jYMWrdBWABh
5Jy0mx8969t+9KJFCTkI9NOV/QcTGtEfjXWiZs+lNg1zvm1rcin+y7fXt1tSqYu8zDHM7fYxAVyc
w2JZbN2NrtNSZhl5YMoxEOFi8eh/1ElZIMvAg5gG/udwYCoHhdQVw7Ang+BwbEPNmHElOxklbXol
FvBT3fvwJazGGuG5BKlct1JFXddfEa7OL18pv0xtC39s3m0DyDpy2j1fn6GJu843U5l8Eja4jmUl
5toy3c+hPIJ0e0qyPBCLsU+bA+fFa6f6SO440Hhm/BMNenVWK6j+7SN5b+9NjMwo1rtsNxrI+nzG
NNHer1gmj9TA4XZCdTdfwYCtKB4sn4hG1w1TVy3ecQe/ujJdBAOn6KnxU/wfEs1eDUbUxXPyAoZL
WHAhCW8rogGBjjM8hQxRG3M7wL4V46LGn2DcGd+zxk5Womxvtr4iOgAvCnMm4qfb0fXl8jGsv+Z7
RBCy6KsJ5XFpin/lbKSWK1QhjfrIBJqPLUQO4/Uv3bwkRJZAZJhx8rvG9TWst6obJiOiLBegY7gC
KkmOnIj5mmO5P3UewHuHMQVxv+wHhIQiV+02xj1qd6EI1MNYC6g9IB3jcw7qq58rC52NpqLaAdyg
tcaQf1NHvXN9MLFMAApZx/JPhAtWk2xhUz+/csP8/d6FNUqmlpftfosvRSd1Je0keIaNdiBRYytF
gG6u/U+TjY84Ybk+Bv1fZSJTD1/5mtM+NDHHnBJe4y8k7jpJ4GCOnv7786CbDiCzrT0pqZuwD7P9
3aciOR35aAmff2sKMqaQR1G8vv19IEPjU4vC0KfNfAP1czOAscB4QEbng3oXBzsGfz30feBDFWWB
IZ9WklZ5Z910leeUCRmLbZD95Nf7Ehxbw63W1nWfELYmGMJgvxLneVGQK/4+w7+gc3zBTqYt1uzj
cujnbxI/MWctFZHLA08EDSALq/fcDmZ9PWK6VhHsCPuCRwT5+59sxkz8GMoC6Mi0/obQtiXvq7iA
Wc2jwnGSo87Ei2ZsyK7tawnhPNFJCBbQBB7Ox33u7KIygJF5r5bG9GyT/ZpQT3xYqoDGNnLTj/FU
yFuvuPoj2lqREUWX6wjvdPqEgA3rZ/+qxK/8xMQD9oqt4I5zvOHZvnLH+OuVu9MRFCtjGWCiMhMp
F0Rq6YaGjcMf/+kkHCUEPftKJSkoll8YSarx56vuEhRPKrXYCWQxMXMlWhfGJ9k5hvEcE1GJcJO7
1HBp4/MCQeg52ZhInMQHS4Z8yiCOTLii9vPwCuQlOltZplBe2Ws0XdtLgEPGk/Kn9U88kuNTcvvB
2vu09DDHpE0ADUt+tCNcsSzsgMi6TlYgciByrTbpOgpPN5vssftE1uq3Ncgzg3//M+rVIyMJbDMb
39RgTFJsA/SYuCEEQipp0Ig2S4GObYrLI+WmdbDR7BQwwiIjR5cDicxcfv9uciwwshJRDHfiYaYK
cgRzuoMP64/hS1lcAXQRpcCQ9qdSFtwEF7oFrys145vhutSvuf6zJaxohPPMBG/UAPTS8w/o8aQj
o91DDmvGOasPepL8p7TxmdUbU1JDTaaGv1XEcdRfsHMo1OeOrAb5gMc8kkH/NUlX/0kFg+Ip+eKg
iaqOoPXAa7PY7dno//7/Tag47zX+9VxvDevrBLviJIh5DiULbppGwj6w+Ikapr16Io5Z2vPiL/ba
j5bJrpC+e3k7VzGh9totJ2ceBjYGslEfvIcsCXT8OqrCiFf2e8mqRIynu3/I3qpaFnnY34JQdOMl
tMS2tCUwCNLsmbBa7DAZ1XN/HZhFA4FpMxlrUNHdpkMiYE3ZMaVnMNuuC6YtGhY8C8P46JgESR94
Naq03JC0WeqeyqJqQVinOPSDo67zb5tRVzxluYV5FUlafs5iCw2yChL6liLUxNCp3r48hDH4yu2r
F5eJEHrv4oc3RMT6OdvzscC9ImMk3310aD8AVYBv5zPoS1GLRRO7nsaZU7RZv+3YH9rYSeY4xTW2
k/Un6EgDAqpfZijX5GFMzjZvuB1R+a1LNju7YB+ikk+j0F0jvNz5bwdOiUWCUMTwIf+U08QZEacw
UgsPB6IBJ49OJgBfTeu3fxb2xGwVk8WQ9t/nbC0iWgZtMhS++UREqef5oW4ZAfekydEZSO6IqQO4
6AMaLf6PeaAz3AX3cB9eobB8TU/o+J/1kBmu6WM+ifu59+r+l5dzP+4e183QvTydnb2+7LP8RK4R
uydxIDjwKl/XDUZgD1xg1mps/DNUoolPbih69uTATDF56SiG7+G87LuwQyJAsTblx+K39tEAf7sy
Idx7faPKWNg2QEbSYnyvCv0stfZRHHeiZzfDUI7hVx6LwAHHlOcYioMChWMJ/YYx/XgdRKKQZwm9
nQ4F6aFDx8/pmFWKSs1sI1pOq8OgZRANsGQSV87yQgS6JCP8tEStwGwXakT4PHQ6Q1GR8x46Q8kG
WBFPRt7STMWz0qII6ebtUBfbaEYp2SgtXQ8r/MJapBAkI+86iETOhlOBWPr6Jgy0iAc6QKyVLXls
jlaoH+sKjKQfQdim3HNME93SrtFBb12+hY2nzXPSblM5jEJLuEpteS5uTXf0esjqc28agGFwx43n
GRRYRQJeBLmnZCuWQcoU1GAWJOiMjfa7ureCV2KzBEhF5seYbkuKKd4HEYsBnx2e5QqX+ZCA3lfM
JseUUEMr0V6Kip9CJDI7WroljP4DrNogLKi4PmPTQzCsDHBkTqVyGzsMUV/aWXpvZBqhApylHZhZ
YCNmSGnSjQF69D/cklM8em7oZxBaJx/G383so2dPOxKvu0yTuvd/umYxUIyIr4LI7dW7xfmz2B0W
QUuPZ/lDbEgGLGse5kgYuyN3SN6pFBzlVF5w0naAGwi/8ikX3Q8HTzV5Iixceej0qx7w7+eFFGZs
NW88LAgGi/cdRCGZNvmkb6gwvIKUI6gX7jRBzNNPQqQhizK+TncMAp4LXuiNd0JeIshpS4qtQ4fK
VdTY/2A2NPpA/lpaNK9Rbmm9tWVTzRl2rI3Mrf6TAO5XVtaqSuxO6BwL/+vBFqRIRoIHx/UER9WN
+q2cZiJkJZ1XW5aX5hqQ+bYTIe6/kae9aTG6DHw07FfwmEwZ8em60OJVe0OhwxtaAQlx3Igi02tL
i9bd3HS/EO34xKXd9o0ydZOEUVE8Xi7bfRdav0nYbR2XjpUUXnbnSjf0R+PTnb1oLsS/Z1Bp2d/H
8mtSozTgVLmJwhCT2qHodnj+r6Eo7IbWq+d0XMUw0MbHtfMc8jH7ZUXjqUPEOogh6MXIs1yavkM4
NvVc3qmxjvYYCCJC/RdmIN2EPPHG0dsJLc188Fqzg8u/r0mRTOyDvzqReQCx0Prv1wshcs2MtfvX
RaLy7sj9Mt8DohTYuTjjddjFVtoWtWA9jLicKgQHVNTEPrAIafV8O0PQE3iv6x9BDwiY7ohlK9je
NpfR6T39+2WGhExU/lAjz9ei76s+S3JNgdOl3j7ez+yJutfeqf5+YEvmrWVvonAPukkilb4VQodX
HECYInTx7UH2UhQDB+fj8S7NHkrGshkqMJ+hPOjKhXSpJOAft3MaoKTfqspCsgFTO1hcYyxyuh/K
44aXDDbsbH34NonHNJbGoRZgQJw88+JNvKiLIZXfkmX1r65R6LT1CnzZJ2yKAwPq8402/pAUznkE
+R2WLUFSfNHhBKFfi1PJVJW7AHsBCSL3mxZylqKhFeZfC0xaSJ3u4ffCKxGL8o6ElatrvBTQp3OL
z9FU7kKcmjZu27YB3O2wWrnT80JhLvSYrjuHztL0/lMND1wZwR2CITqX020gzhsUFMroP4T99i9V
NgcGAGQCMCRF1aRzIYhUM3l6+8U4qMgGW22msD5/CU+aApglO9amTB+2O6QXVt3UTEkVZuzDRht9
pqz7w6rGpP3mecMrrewj1mSD+gSwQARPXtymttAXkNha0t+dWDyF5SQPt93P/8Js0O9RAfijRa6Q
KcbcX9KB96lwaDiT317JxjNAjxUXVo4Ys2MDZS74iquNquwAzK65BuYRUQQfLQ+43hjNHzT6oSvw
6DkABclV3baZRDsNqGFhWg42LMZQXoTY7S5zPwEH02kkrLYid2d+oVjvYRhKmNNY9tes32RLaY0p
fNrFXfE7StNVDXV4jdb9SSo+JDdK4k9O4HHplW6xudk+oyZhNQH3tieOHajjcdWqIQrXJYN9LLcS
jLsXDxLrILPmHwR0SrnRP2axd/c+baNUVZUk4eKKbWsuyStODdjdnDjxtw1conGdhRIYdPlnfibJ
uW+vYcaH9XJz2m8JO66q1zTTlM0T6YuoWT7F+Zh5JzsYr4hl0TT/oDuR9xJT7TBHyYxRuLXix85/
XQ5Se+KCbZH4CBvarReYPDFpFiqrJW22VwVvSgsBx3FtKrtxEoxuGTi1XBb1xlxCgOLgw38iJfuO
b2LGMKK1My160Xix7Y6nwQpoZPr2ija7qf1RZRJ9BMWG/CE5g/5EGWfs4gXsDRuPAifoLxIKyQjY
p2fAZ1pU1tSj13YSCim/B8YRztfPNNtqw3qF/sxpmqom/SAiFMSKdxiETSoBIUsHyUAABssA8DJ/
J2JoFexah6j4JZTWblFfAxY2+5YXhxN7cHbHtlqxya4xen12YH+Z/VhyvEma3lrkS+mdoc92+oMI
cYpQx0tKIQtajIluHQatLFOocL+OyQbAZluILDkjUSH/ljLa0+zVU0eu3YJP7cDgKeIx5gcH4c8f
iaLW1fyT3HXtnHRdkv2rerE35YB5GNYRmpMrilHOddPDTY+Ax8YQp9rOylpJLLG5lz1E53x3ZCp/
TmB5bAjDs2060eCC+DPLYyJ+EAmh5InxbWtzdxMw4IRHb6NjueXj62v/v+gezPmjvHXVIxmK8dpw
QhoE5VvaYJNIebctHuX4TxWCn2mLKLWZNeuEbDsiRw2l+ML9IddAUC+KeBCB/0CCovoDjUzkFYAn
KbGLTjDd9aHKmLNX4+AvEa35PzGvVTijPD0eTBgoLRbHq17alFyr+7oZdBByPNVbSLXzUuKWXwNd
mQn1x8tLGm0yjB5sGd39DNq6WmOzzlGfTgwpFaSdS2jFUIeuKAMlPxRVfIbqiEeZl1vjklNqxQPf
4Wt6KfLbmeBYGN/G1cFCO92Yjq83hY6rUk8zOFUj594dqHwqDVhDUTR5Tif6Z32POGhMGRhV5HMG
vUG6iT9LclG8KjHXaQDdSaAmc1t27UIAKZYV37rD31xP/FaW8VkqRdQhVuiRIz/d4PUgkFzsvTPa
IdSAzjZliIciNKSVcaUYawB2BAmSYnyPY6j6DrP71Li+aa/QJazTyRVAvrU6gaOCIGQmQV0zW3uJ
TPmjf9iS5AErqHIzMdFDSXgPoHPybNWXx3Lx7lTl+iRuyll6VDTc3XV0IvMd2ql/M5aStQPuR+W+
6UR33kAqNFlknxJvfUlPHmH9RSxCS4T1BF9YNcF16kJ/yJkhEOx5kSN4778XTKYbS+RsaNq+D1FM
IOdYy5U5meqROzCbdhwL9Cm3lrEa4rzDc/MzU9GZmQh0iEKXvP85ndPpxa778bRifoScIIPMzOHe
35atdt9tDw+zxxKCv34dB1dcmmR6TmI8iSmN0sMdQwirB11o8aHMo/ltGCmJPGOacVawhDLfH+F6
Xine/faiRRCc3zhtQ7oTveNQaY6B4x0wKK4z9A5A3aNz3VXuNU06xIzqlfI7e2Bxw0uH2RQYK1tU
siaHfR0zshwfuZrm5owpBIFlnPaTSejQhWFKSguzwHTi5tZr7NvKFahKIpA58fZxIG/g+Z874wgr
0rUgpAOlkqfo03SVW6cXqArqWGrEJ3KoDGDDZpnST/b5JiB5uPdZZqrjpDOVIgbsy37me4HPnoFI
G/ZlmNLfl48IRBPEkTzX/FuzqteX3TXCcJdsI3P6Uxa4mses2xoEH3oj7RS3YoVYhUh03qx+grCi
wkbM/xK/9TC2/WEHwDWdIej4VofcAJVrxbfmF82L54vFyagxPr6QapCcbsKajSRQjVQVz4OJeG82
mPMsIiBl1U2gMHjZe0FG4TjVvhhKeXH2wnk0x92T3tPqSJch10ndmWhCyMNDuJuG+nyzesW+PrtE
1nKnJWYcNXjWNdA3vVbcbyjh4jxvsl6N+W+b2sXeXYze+1kVxyQO694c5aUoGbMQU+ZeobGh3vnz
wHhInC3/qZn/wCjQqoFry7a9f9sBb3iY1HQY1aNAL6WcNgcMoWOh39kcjEc9zNCcEz3e/ESEd5Uu
XMUz4JNS4bZSHYIw/JcT+GhjNWBNaVQZCuWgoU87Pc0rE0LnyBBC4U4JuknKYASuYndlsjH/mSpQ
Oif9t55Faz9EzvMc3XBLg/YKoNrmb73cuUFpGk7IMJwCQNPSjKSMJxXa8VoheOUdP2WIFVI7wtcb
Nm/lrVfj31/WUrGAyhvFzU/3sLvgaOpZri/3ZPyI7j1ZGoxozcypyCZxpYNaoNMAD/0uc1o/VG2s
3iII36qjncDy3cJ6uZNNJgUcWsejQp4iB4xEdl3pF95KaUVwGdwR77wE+0jbkSa84U/XFG7vGqZJ
8RV7RfTaOju7gM5Q+RvGkTO9iDOC5qOiFzc7jsdRLqA+/JUHsplJj1GWNmYuZtZBiaSYVV2LsTS8
h5C3PC/eDHWG4Ul1kqe3cxltw161h424dbyTzu1lQCeXeOhdEhPQkv8VbKcKZiF2AP8Iz2HYt9PE
RGb0hPu2IZ7EaRy5zhFOSTPD0Tb+teew44GWms0wm9PpHgOASERhWmd+lW3e6twVMCAqX5wR59ei
n62T0PC172af4Sch/tzkhWfZmfVbaTma/k0rn0o8/jvq6jfKOwiS39aaOJR0pdz61mL8pyryWGfG
PW2SWrqIhO98xgonj9OTjAwGf4qCmNztEYGxQGD7Lu34sMgQbRg2i4RJwF6yQ0W3JhbO6kxddK4I
hptimD+AJNrbQJShKg0CSDa2iue6q4V3uZCGFOVmuzJbOGLIu74HifSGiVHXEfjAyL+7SDhfotCQ
lwtnazJbzc3kCWY89WiilkYdV/RPslKLhwAbDjqzGNmVok3FDrpA/Jrx3XVYGXQCdueINkP3bgjA
4ibm5WJBx3vcSr9aLLMwxoSW/ZUK5CYCISfNhg2EAbvY4HUbcy3evK3EuRfH3AHYDQlVASF3vNdj
ndzkiVnE9cGx1JknIpQGY3YahTYbLmafcLu0YbRmJa13Fx7Dxv4uyAeZZjnDubL67Cz3N+X+CrLx
XFiNRnVN/OXUuSvn6HLTwDEq62t9IITpNtc6+sWsN0awBB1dx3A2oBNZdkqjxMFSx/McgSDJne2D
bjWjPT1542eDL9a/awpjfasqO63caxsDHF5I2yeWZd3D5gLc5u1pO25fL8Ndny6OC6mRTn+t/2E+
qlb1DNh4m8TB9XIkzKT8OgFIkplhte2M5L8fhPuwDq0iq9mblOC6fBvMHIL7yW7pQQD3IhFAiUVD
hnVSMt4ZQ56iZZSRetjdAQgXxl1uQmqz8f4RWi2Suc8RthNlT+HnXlkeW+Ba7kxig3sOD47pWAt9
CUBIFSi3YHZyzmxP84zsBNPedZOc/R3PD8suBCkuB9pbMvGjuIRlyV4Sy+ae2F69COsN5DZ057AO
ocbZ3NZNj8wr9lkvM4MjUn9LjcR+J0AaAFfgK6knDDvVtR1SkbHDtUxatOJrCazsXwbD15GXPx/i
0i43RAFjelwg/ybLE7cRxIgiaiNzL71kHT/k0KyTO8zX4sQzdmEC8MItu0iPwqH1kdFUtGIVrwfu
YsngoGU4LzOwLumitaJShQgIRlCKBOSP5I9tFXfMtClMtSuH9GMx2bQzqbs3PxMMNKOk+ZYXcZ+g
FhMXpk52+TmJkcuYu8NuVehRBsJKz81tGB4OLMctcZpymBHO0Uef339xIVOAU0nfTfivW2PktSk1
jsWTaIgUoBvXuIEwSyI97x0foAlYnkP7zuIAgvGpnmAq+KzRrqiwou2wBQiXme2EfD/pxyb/E8fT
ufyVnI/dyz6pV7uIgTr4O8I3ut7lC46T09nJE9zXirzshlU8aO6SwfnAZyy9pv+0p3YmDwPYY1G/
QWXoVzpapZCEmBsX1udSz9rpQ+3uj0H0CZLVPK7LqTpyLEkmzMcMwjzhRMYL7mQM9BM7Ofj8Rku4
dU6V0YCxdFqLpQbvhao72x5bBj6OFhrW5Mc6i26zTPQvdlDuRG+wXR+pnrOsCprN5THGBgyHFh0d
+0YXIlameQK/aS4XarJpSERzDfX1wqBHaRIilW5kbwPmv+FoE/hN3L1ayudcy1TtsWAOfRiNunAh
kK6QuQp4vSUzkvJKkr3XIkv+7Y3HtTp9hoc6/ljnQpjRHfYtjLNEvktQN+P4LZN66+AzdeWOMC4G
iCB0DXOk2Ws2fMcMIDC8ok18fOIi2LUSo7nODbZI+5cO7aFxkzWnx7OlG9wXZuljjRlJXkoSBhGM
Wx1+rXGsvh8xRI+vjRXqKCoOY9noKXc+ELlIeWom1Mg4sbwBaRTJr0aUxcbRirTniT4VW6Igwk6J
T2sVpczMn5UEpMtJPIGvL/ip3O6hel/gx/HR/Z63SwN7GymcmDTgB9DOSYNjYlpwC7LRiWSARZgN
rj/zUHYDNa402T8+KzO92dzhbcziXGj0zNnJbaNOxSqgVBp7xkvA4Gec223oh3sIvIr6gDjp7FNh
23OtS6SbMKS10+P/jU7+gI/kzwkCLgpnqijcINk1dyODgHt+OOVcMhIscnqeJOSwqZyNMAhjEe3F
e9zcDkPmo+B20D2JuBZsV3OJAmYVVhKeiZBCKlwntfKoBdEt9uQciqzdpQAaWYsPxeMZ9VCOMvDx
bRYCrkOcwGp3aNDNDTZ0H7SWBtikxOSCEqBj5JYjOobm/Qr5nAbdpZKjpLAR4GTYpp6XfZp/2w+f
y/Vaoxwk1NbEeF13yNHkB3bbgdHngEt/KFrk991WEJttOdcQnebjO+Lde+IjVrF8rMM41duD5WTA
E1WLDcEbNQ//lNDkakcehmSXwHD9McGdz05T0uN768K9Ce72aA2gsZicJ4hmlKuG3IhzwKByfORf
5Ajbo+mdXyM+Bd1fE0V7vXUXUSSb7HUN8+LC9Z3uZfjvGy7v+H3NLt11bzeg0bnwnIfZ4F2HgM27
se4Wk8cogsrgYPwdi+kW8QLtEZPr46jEsFfEAZIHcn9/W1dyuz+S8YoXnCsXuXjKtihw26dmJ4BW
j5B8rZPqOgZ07ByzUstItT//s+AZLhhncSBs3Bj2CULsUp/GL4gRCgZDbvGd9xVuWcfQxSWu8Msu
2J14zPvJ82/2RUxHHxdWQhPoFE/xRlqZ2xTKDkfKbnqlyh+UFq+YW64Hi9yDPwK9rkQFm+AE+LHz
a5m/MOqPX2xeuiCi47XcbXO3eecp/nRCJ4CI1caYtt7iYY45RPIdFuPuxLckuhzegHzO13B5CjrK
ua0DBKYOxvpF/hyeoZ4dwj+9I5sTuPlc1z118eYkoXsRguAVoPmB8dAfotUt2uNWsYoWjevKm0Bl
olFUxjcaBtk8CZwiJgzyXe0V639o3fuG5prRfuDzrcuj+zWyBgzLpadIbYbNkOnhdUke+DD4Qvax
ik01gQ4pmLzrjflZmMdT+xki8bCEw+eSWQyRlJWvnuQhkWnsWujsAarix5FL8Uln2Kw2Ydq4Y0jS
I3U87ni/pIpvRCuskJHchd3ZGcdO3EYVz+xTeyK2TYUxNTy1C8denuMcris3UfNY9skBCSJ5R+uN
sPt0QpV+0nxdtP+1vWhGf4pagKqtGhI87qhDHC8aoSeDJ8Gdkdub7M/jS6+5pXWvAQa8kB9auAow
HYHW6aa+R4+8fhOmNNty7eHM8EmEOoy00fJKfYXuEZHYK+WvfguvqEowTblmqKz17lLQqnh1woUN
XUkIQ2GPdCFR4emEeb1wRVughipPXnsGbSj0FnbtsVmiT5FEQzIDggmzkz6Ie/lyoI/9mATllMP/
XL7vFQWmfwEqjzuxCCf+d+xpKcrT91Aat9PbhkZoRaZ8uM0lz2676xp1YXjU/yx4PCjvK11igEbi
2x+dc98yqUrrVyLZ6zKuj7sGo3DRbcimAf8akWMUTz1gcSEWcubahEA4128r3BmrXtNNs6RfTNN1
j+ImIuRm+2jofmy1Cb1H0z8aqD7SgzknyQ+6GrimfXzpwwS/JxmOGEEvbcOjM4voaQViei/aLVvF
dSREG1+R/83UbiRjWRIcPE01Sn4I77/QvQ2eETZ3ttsgYhI4TiNm7guieP3kPZscHpWlL133bFgx
yOPlKHoYuFhVyl2DNsWLzeQHCim93D8WwcTL596Y2seKzqa9q3UOtiJtaxc3dpHX0H/zdYVkDFgk
6idhVvGXX+4/Rf+jfcmi2XolcKTW60eaUV8zKP9RPVLizaDz8By11m7+qjKArq+33YH1VJ+tJP+P
GXJLTc2JUPAJwsCdjdLVBMURxzJrk4zSsIB4HkQoJJTvBa17E9eTUKAQ14t45/pRVIwTZnGhJlb/
PWssrl77qh5OZPJ9PYpiIH2LNxd0CjIcFOkZeX/IGNacwc4cgY+lufTBeCOGkr+ZQ95LRkkqlsu9
OZFoHGUed/y0Fwu7bZ+T9Ffsth2ZsrvcWM3aU5Q7DwFMKVQ2H77ers/EHHbV+SAWm4ml5ocYJSRJ
IhSo0oTkryDRCk3eA1WzWssxtztDepH0rslFgND/q1r9imqn/XmAOiwaVm5sLE/9Y5YrH/mfIAAS
vvNClWAXHPXOjfRWdfoNGe5eLwzox7gkQMrHUsHTz36NH0+P1NewQoi139EZFeUa/k1nmMY0MZQi
qnNYPupZqlKN7D0OHsi+jvKbIUiLvM90HP2b064AQ8FLrK2kiFXFb4EatX8YHJum2ZzwqpPNv7gM
7siXxJwuXQX4XgqCYloc/15jBfghu43zBezMDhXiaC8RpPWPtT8w350kMDHP9N1D7gY+VxGxd6WN
uV4TAuyA+WqOh8y0tN7RuPO1Tilnba9BJSEQDtR49QehxAWFwK0bgVsSWeYTd9FxGC0422c=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_GTWIZARD_init is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpe2_i : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mmcm_reset : out STD_LOGIC;
    reset_in : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_pll0outclk_out : in STD_LOGIC;
    gt0_pll0outrefclk_out : in STD_LOGIC;
    gt0_pll1outclk_out : in STD_LOGIC;
    gt0_pll1outrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gtpe2_i_4 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gtrxreset_gt_d1_reg_0 : in STD_LOGIC;
    gtpe2_i_8 : in STD_LOGIC;
    gt0_pll0refclklost_out : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_GTWIZARD_init;

architecture STRUCTURE of gig_ethernet_pcs_pma_GTWIZARD_init is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_gtrxreset_gt : STD_LOGIC;
  signal gt0_gtrxreset_gt_d1 : STD_LOGIC;
  signal gt0_gttxreset_gt : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal gtwizard_i_n_3 : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal \^reset_in\ : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of gt0_rx_cdrlock_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair139";
begin
  reset_in <= \^reset_in\;
gt0_gtrxreset_gt_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_gtrxreset_gt,
      Q => gt0_gtrxreset_gt_d1,
      R => '0'
    );
gt0_rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(2) => gt0_rx_cdrlock_counter0_carry_n_1,
      CO(1) => gt0_rx_cdrlock_counter0_carry_n_2,
      CO(0) => gt0_rx_cdrlock_counter0_carry_n_3,
      CYINIT => gt0_rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => gt0_rx_cdrlock_counter(4 downto 1)
    );
\gt0_rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => gt0_rx_cdrlock_counter(8 downto 5)
    );
\gt0_rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => gt0_rx_cdrlock_counter(12 downto 9)
    );
\gt0_rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => gt0_rx_cdrlock_counter(16 downto 13)
    );
\gt0_rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => gt0_rx_cdrlock_counter(20 downto 17)
    );
\gt0_rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => gt0_rx_cdrlock_counter(24 downto 21)
    );
\gt0_rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => gt0_rx_cdrlock_counter(28 downto 25)
    );
\gt0_rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => gt0_rx_cdrlock_counter(31 downto 29)
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => gt0_rx_cdrlock_counter(0),
      O => gt0_rx_cdrlock_counter_0(0)
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(12),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter_0(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter_0(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter_0(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter_0(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter_0(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter_0(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter_0(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter_0(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter_0(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter_0(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter_0(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter_0(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter_0(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter_0(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter_0(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter_0(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter_0(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(2),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter_0(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter_0(31)
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(13),
      I1 => gt0_rx_cdrlock_counter(12),
      I2 => gt0_rx_cdrlock_counter(10),
      I3 => gt0_rx_cdrlock_counter(11),
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(2),
      I3 => gt0_rx_cdrlock_counter(3),
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      I2 => gt0_rx_cdrlock_counter(31),
      I3 => gt0_rx_cdrlock_counter(30),
      I4 => gt0_rx_cdrlock_counter(1),
      I5 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(15),
      I1 => gt0_rx_cdrlock_counter(14),
      I2 => gt0_rx_cdrlock_counter(17),
      I3 => gt0_rx_cdrlock_counter(16),
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => gt0_rx_cdrlock_counter(9),
      I3 => gt0_rx_cdrlock_counter(8),
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(23),
      I1 => gt0_rx_cdrlock_counter(22),
      I2 => gt0_rx_cdrlock_counter(25),
      I3 => gt0_rx_cdrlock_counter(24),
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(19),
      I1 => gt0_rx_cdrlock_counter(18),
      I2 => gt0_rx_cdrlock_counter(21),
      I3 => gt0_rx_cdrlock_counter(20),
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(27),
      I1 => gt0_rx_cdrlock_counter(26),
      I2 => gt0_rx_cdrlock_counter(29),
      I3 => gt0_rx_cdrlock_counter(28),
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter_0(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(7),
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(0),
      Q => gt0_rx_cdrlock_counter(0),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(10),
      Q => gt0_rx_cdrlock_counter(10),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(11),
      Q => gt0_rx_cdrlock_counter(11),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(12),
      Q => gt0_rx_cdrlock_counter(12),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(13),
      Q => gt0_rx_cdrlock_counter(13),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(14),
      Q => gt0_rx_cdrlock_counter(14),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(15),
      Q => gt0_rx_cdrlock_counter(15),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(16),
      Q => gt0_rx_cdrlock_counter(16),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(17),
      Q => gt0_rx_cdrlock_counter(17),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(18),
      Q => gt0_rx_cdrlock_counter(18),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(19),
      Q => gt0_rx_cdrlock_counter(19),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(20),
      Q => gt0_rx_cdrlock_counter(20),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(21),
      Q => gt0_rx_cdrlock_counter(21),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(22),
      Q => gt0_rx_cdrlock_counter(22),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(23),
      Q => gt0_rx_cdrlock_counter(23),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(24),
      Q => gt0_rx_cdrlock_counter(24),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(25),
      Q => gt0_rx_cdrlock_counter(25),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(26),
      Q => gt0_rx_cdrlock_counter(26),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(27),
      Q => gt0_rx_cdrlock_counter(27),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(28),
      Q => gt0_rx_cdrlock_counter(28),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(29),
      Q => gt0_rx_cdrlock_counter(29),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(30),
      Q => gt0_rx_cdrlock_counter(30),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(31),
      Q => gt0_rx_cdrlock_counter(31),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(4),
      Q => gt0_rx_cdrlock_counter(4),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => gt0_gtrxreset_gt_d1
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => gt0_gtrxreset_gt_d1
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_gt_d1
    );
gt0_rxresetfsm_i: entity work.gig_ethernet_pcs_pma_RX_STARTUP_FSM
     port map (
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_3,
      data_sync_reg1_0 => data_sync_reg1,
      data_sync_reg6 => gtpe2_i_4,
      gt0_gtrxreset_gt => gt0_gtrxreset_gt,
      gt0_gtrxreset_gt_d1_reg => gt0_gtrxreset_gt_d1_reg_0,
      gt0_pll0lock_out => gt0_pll0lock_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \out\(0),
      reset_time_out_reg_0 => gt0_rx_cdrlocked_reg_n_0
    );
gt0_txresetfsm_i: entity work.gig_ethernet_pcs_pma_TX_STARTUP_FSM
     port map (
      PLL0_RESET_reg_0 => \^reset_in\,
      data_in => data_in,
      data_sync_reg1 => gtpe2_i_4,
      data_sync_reg1_0 => gtwizard_i_n_5,
      data_sync_reg1_1 => data_sync_reg1,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_pll0lock_out => gt0_pll0lock_out,
      gt0_pll0refclklost_out => gt0_pll0refclklost_out,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtpe2_i => gtpe2_i_8,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0)
    );
gtwizard_i: entity work.gig_ethernet_pcs_pma_GTWIZARD_multi_gt
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXBUFSTATUS(0) => RXBUFSTATUS(0),
      RXPD(0) => RXPD(0),
      SR(0) => gt0_gtrxreset_gt_d1,
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_pll0outclk_out => gt0_pll0outclk_out,
      gt0_pll0outrefclk_out => gt0_pll0outrefclk_out,
      gt0_pll1outclk_out => gt0_pll1outclk_out,
      gt0_pll1outrefclk_out => gt0_pll1outrefclk_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtpe2_i => gtwizard_i_n_3,
      gtpe2_i_0 => gtwizard_i_n_5,
      gtpe2_i_1(15 downto 0) => gtpe2_i(15 downto 0),
      gtpe2_i_2(1 downto 0) => gtpe2_i_0(1 downto 0),
      gtpe2_i_3(1 downto 0) => gtpe2_i_1(1 downto 0),
      gtpe2_i_4(1 downto 0) => gtpe2_i_2(1 downto 0),
      gtpe2_i_5(1 downto 0) => gtpe2_i_3(1 downto 0),
      gtpe2_i_6 => gtpe2_i_4,
      gtpe2_i_7(1 downto 0) => gtpe2_i_5(1 downto 0),
      gtpe2_i_8(1 downto 0) => gtpe2_i_6(1 downto 0),
      gtpe2_i_9(1 downto 0) => gtpe2_i_7(1 downto 0),
      reset_out => reset_out,
      reset_sync5 => \^reset_in\,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_GTWIZARD is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpe2_i : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mmcm_reset : out STD_LOGIC;
    PLL0_RESET_reg : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_pll0outclk_out : in STD_LOGIC;
    gt0_pll0outrefclk_out : in STD_LOGIC;
    gt0_pll1outclk_out : in STD_LOGIC;
    gt0_pll1outrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gtpe2_i_4 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtpe2_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gtrxreset_gt_d1_reg : in STD_LOGIC;
    gtpe2_i_8 : in STD_LOGIC;
    gt0_pll0refclklost_out : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_GTWIZARD;

architecture STRUCTURE of gig_ethernet_pcs_pma_GTWIZARD is
begin
inst: entity work.gig_ethernet_pcs_pma_GTWIZARD_init
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXBUFSTATUS(0) => RXBUFSTATUS(0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      data_in => data_in,
      data_out => data_out,
      data_sync_reg1 => data_sync_reg1,
      gt0_gtrxreset_gt_d1_reg_0 => gt0_gtrxreset_gt_d1_reg,
      gt0_pll0lock_out => gt0_pll0lock_out,
      gt0_pll0outclk_out => gt0_pll0outclk_out,
      gt0_pll0outrefclk_out => gt0_pll0outrefclk_out,
      gt0_pll0refclklost_out => gt0_pll0refclklost_out,
      gt0_pll1outclk_out => gt0_pll1outclk_out,
      gt0_pll1outrefclk_out => gt0_pll1outrefclk_out,
      gtpe2_i(15 downto 0) => gtpe2_i(15 downto 0),
      gtpe2_i_0(1 downto 0) => gtpe2_i_0(1 downto 0),
      gtpe2_i_1(1 downto 0) => gtpe2_i_1(1 downto 0),
      gtpe2_i_2(1 downto 0) => gtpe2_i_2(1 downto 0),
      gtpe2_i_3(1 downto 0) => gtpe2_i_3(1 downto 0),
      gtpe2_i_4 => gtpe2_i_4,
      gtpe2_i_5(1 downto 0) => gtpe2_i_5(1 downto 0),
      gtpe2_i_6(1 downto 0) => gtpe2_i_6(1 downto 0),
      gtpe2_i_7(1 downto 0) => gtpe2_i_7(1 downto 0),
      gtpe2_i_8 => gtpe2_i_8,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      reset_in => PLL0_RESET_reg,
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    reset_in : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_pll0outclk_out : in STD_LOGIC;
    gt0_pll0outrefclk_out : in STD_LOGIC;
    gt0_pll1outclk_out : in STD_LOGIC;
    gt0_pll1outrefclk_out : in STD_LOGIC;
    gtpe2_i : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_pll0refclklost_out : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end gig_ethernet_pcs_pma_transceiver;

architecture STRUCTURE of gig_ethernet_pcs_pma_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_int : STD_LOGIC;
  signal gtwizard_inst_n_6 : STD_LOGIC;
  signal gtwizard_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal rxchariscomma_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal rxdisperr_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal wtd_rxpcsreset_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair147";
begin
gtwizard_inst: entity work.gig_ethernet_pcs_pma_GTWIZARD
     port map (
      CLK => CLK,
      D(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      PLL0_RESET_reg => reset_in,
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXBUFSTATUS(0) => gtwizard_inst_n_7,
      RXPD(0) => rxpowerdown,
      TXBUFSTATUS(0) => gtwizard_inst_n_6,
      TXPD(0) => txpowerdown,
      data_in => data_in,
      data_out => data_valid_reg2,
      data_sync_reg1 => data_sync_reg1,
      gt0_gtrxreset_gt_d1_reg => rxreset_int,
      gt0_pll0lock_out => gt0_pll0lock_out,
      gt0_pll0outclk_out => gt0_pll0outclk_out,
      gt0_pll0outrefclk_out => gt0_pll0outrefclk_out,
      gt0_pll0refclklost_out => gt0_pll0refclklost_out,
      gt0_pll1outclk_out => gt0_pll1outclk_out,
      gt0_pll1outrefclk_out => gt0_pll1outrefclk_out,
      gtpe2_i(15 downto 0) => rxdata_int(15 downto 0),
      gtpe2_i_0(1 downto 0) => rxchariscomma_int(1 downto 0),
      gtpe2_i_1(1 downto 0) => rxcharisk_int(1 downto 0),
      gtpe2_i_2(1 downto 0) => rxdisperr_int(1 downto 0),
      gtpe2_i_3(1 downto 0) => rxnotintable_int(1 downto 0),
      gtpe2_i_4 => gtpe2_i,
      gtpe2_i_5(1 downto 0) => txchardispmode_int(1 downto 0),
      gtpe2_i_6(1 downto 0) => txchardispval_int(1 downto 0),
      gtpe2_i_7(1 downto 0) => txcharisk_int(1 downto 0),
      gtpe2_i_8 => txreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      reset_out => encommaalign_int,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
reclock_encommaalign: entity work.gig_ethernet_pcs_pma_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
reclock_rxreset: entity work.gig_ethernet_pcs_pma_reset_sync_1
     port map (
      independent_clock_bufg => independent_clock_bufg,
      reset_out => rxreset_int,
      reset_sync5_0(0) => reset_sync5(0)
    );
reclock_txreset: entity work.gig_ethernet_pcs_pma_reset_sync_2
     port map (
      SR(0) => SR(0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => txreset_int
    );
reset_wtd_timer: entity work.gig_ethernet_pcs_pma_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => gtwizard_inst_n_7,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => reset_sync5(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => reset_sync5(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_sync5(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxchariscomma_int(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxchariscomma_int(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => reset_sync5(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => reset_sync5(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_sync5(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxcharisk_int(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxcharisk_int(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => reset_sync5(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => reset_sync5(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => reset_sync5(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => reset_sync5(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => reset_sync5(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => reset_sync5(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => reset_sync5(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => reset_sync5(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => reset_sync5(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => reset_sync5(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => reset_sync5(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => reset_sync5(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => reset_sync5(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => reset_sync5(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => reset_sync5(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => reset_sync5(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => reset_sync5(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => reset_sync5(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => reset_sync5(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => reset_sync5(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => reset_sync5(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => reset_sync5(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => reset_sync5(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => reset_sync5(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => reset_sync5(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => reset_sync5(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => reset_sync5(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => reset_sync5(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => reset_sync5(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => reset_sync5(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_sync5(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdisperr_int(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxdisperr_int(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => reset_sync5(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => reset_sync5(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_sync5(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxnotintable_int(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => rxnotintable_int(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtpe2_i,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => reset_sync5(0)
    );
sync_block_data_valid: entity work.gig_ethernet_pcs_pma_sync_block_3
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => gtwizard_inst_n_6,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtpe2_i,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtpe2_i,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 12 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    gt0_pll0reset : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 5 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_pll0outclk_out : in STD_LOGIC;
    gt0_pll0outrefclk_out : in STD_LOGIC;
    gt0_pll1outclk_out : in STD_LOGIC;
    gt0_pll1outrefclk_out : in STD_LOGIC;
    gtpe2_i : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_pll0refclklost_out : in STD_LOGIC;
    gt0_pll0lock_out : in STD_LOGIC
  );
end gig_ethernet_pcs_pma_block;

architecture STRUCTURE of gig_ethernet_pcs_pma_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal transceiver_inst_n_12 : STD_LOGIC;
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal tx_reset_done_i : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal NLW_gig_ethernet_pcs_pma_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of gig_ethernet_pcs_pma_core : label is "10'b0101010000";
  attribute C_1588 : integer;
  attribute C_1588 of gig_ethernet_pcs_pma_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of gig_ethernet_pcs_pma_core : label is "gig_ethernet_pcs_pma";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of gig_ethernet_pcs_pma_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of gig_ethernet_pcs_pma_core : label is "artix7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of gig_ethernet_pcs_pma_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of gig_ethernet_pcs_pma_core : label is "TRUE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of gig_ethernet_pcs_pma_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of gig_ethernet_pcs_pma_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of gig_ethernet_pcs_pma_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of gig_ethernet_pcs_pma_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of gig_ethernet_pcs_pma_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of gig_ethernet_pcs_pma_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of gig_ethernet_pcs_pma_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gig_ethernet_pcs_pma_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of gig_ethernet_pcs_pma_core : label is "true";
begin
  resetdone <= \^resetdone\;
  status_vector(12 downto 0) <= \^status_vector\(12 downto 0);
gig_ethernet_pcs_pma_core: entity work.gig_ethernet_pcs_pma_v16_2_13
     port map (
      an_adv_config_val => an_adv_config_val,
      an_adv_config_vector(15) => an_adv_config_vector(5),
      an_adv_config_vector(14) => '0',
      an_adv_config_vector(13 downto 12) => an_adv_config_vector(4 downto 3),
      an_adv_config_vector(11 downto 9) => B"000",
      an_adv_config_vector(8 downto 7) => an_adv_config_vector(2 downto 1),
      an_adv_config_vector(6) => '0',
      an_adv_config_vector(5) => an_adv_config_vector(0),
      an_adv_config_vector(4 downto 0) => B"00000",
      an_enable => NLW_gig_ethernet_pcs_pma_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => data_in,
      drp_daddr(9 downto 0) => NLW_gig_ethernet_pcs_pma_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_gig_ethernet_pcs_pma_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_gig_ethernet_pcs_pma_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_gig_ethernet_pcs_pma_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_gig_ethernet_pcs_pma_core_drp_req_UNCONNECTED,
      en_cdet => NLW_gig_ethernet_pcs_pma_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_gig_ethernet_pcs_pma_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0100111101",
      loc_ref => NLW_gig_ethernet_pcs_pma_core_loc_ref_UNCONNECTED,
      mdc => mdc,
      mdio_in => mdio_i,
      mdio_out => mdio_o,
      mdio_tri => mdio_t,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => phyaddr(4 downto 0),
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => \out\(0),
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011111000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_gig_ethernet_pcs_pma_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_gig_ethernet_pcs_pma_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_gig_ethernet_pcs_pma_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_gig_ethernet_pcs_pma_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_gig_ethernet_pcs_pma_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_gig_ethernet_pcs_pma_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_gig_ethernet_pcs_pma_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_gig_ethernet_pcs_pma_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_gig_ethernet_pcs_pma_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_gig_ethernet_pcs_pma_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 12) => \^status_vector\(12 downto 9),
      status_vector(11 downto 10) => NLW_gig_ethernet_pcs_pma_core_status_vector_UNCONNECTED(11 downto 10),
      status_vector(9 downto 8) => \^status_vector\(8 downto 7),
      status_vector(7) => NLW_gig_ethernet_pcs_pma_core_status_vector_UNCONNECTED(7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_gig_ethernet_pcs_pma_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_rx_reset_done: entity work.gig_ethernet_pcs_pma_sync_block
     port map (
      data_in => transceiver_inst_n_13,
      data_out => tx_reset_done_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
sync_block_tx_reset_done: entity work.gig_ethernet_pcs_pma_sync_block_0
     port map (
      data_in => transceiver_inst_n_12,
      data_out => tx_reset_done_i,
      userclk2 => userclk2
    );
transceiver_inst: entity work.gig_ethernet_pcs_pma_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispmode,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_tx_reset,
      data_in => transceiver_inst_n_12,
      data_sync_reg1 => data_in,
      enablealign => enablealign,
      gt0_pll0lock_out => gt0_pll0lock_out,
      gt0_pll0outclk_out => gt0_pll0outclk_out,
      gt0_pll0outrefclk_out => gt0_pll0outrefclk_out,
      gt0_pll0refclklost_out => gt0_pll0refclklost_out,
      gt0_pll1outclk_out => gt0_pll1outclk_out,
      gt0_pll1outrefclk_out => gt0_pll1outrefclk_out,
      gtpe2_i => gtpe2_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      powerdown => powerdown,
      reset_in => gt0_pll0reset,
      reset_sync5(0) => mgt_rx_reset,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_13,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_pll0outclk_out : out STD_LOGIC;
    gt0_pll0outrefclk_out : out STD_LOGIC;
    gt0_pll1outclk_out : out STD_LOGIC;
    gt0_pll1outrefclk_out : out STD_LOGIC;
    gt0_pll0lock_out : out STD_LOGIC;
    gt0_pll0refclklost_out : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gig_ethernet_pcs_pma_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of gig_ethernet_pcs_pma_support : entity is 0;
end gig_ethernet_pcs_pma_support;

architecture STRUCTURE of gig_ethernet_pcs_pma_support is
  signal \<const0>\ : STD_LOGIC;
  signal PLL0RESET_I : STD_LOGIC;
  signal cpll_reset_i : STD_LOGIC;
  signal \^gt0_pll0lock_out\ : STD_LOGIC;
  signal \^gt0_pll0outclk_out\ : STD_LOGIC;
  signal \^gt0_pll0outrefclk_out\ : STD_LOGIC;
  signal \^gt0_pll0refclklost_out\ : STD_LOGIC;
  signal gt0_pll0reset : STD_LOGIC;
  signal \^gt0_pll1outclk_out\ : STD_LOGIC;
  signal \^gt0_pll1outrefclk_out\ : STD_LOGIC;
  signal \^gtrefclk_bufg_out\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal \^mmcm_locked_out\ : STD_LOGIC;
  signal mmcm_reset : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gt0_pll0lock_out <= \^gt0_pll0lock_out\;
  gt0_pll0outclk_out <= \^gt0_pll0outclk_out\;
  gt0_pll0outrefclk_out <= \^gt0_pll0outrefclk_out\;
  gt0_pll0refclklost_out <= \^gt0_pll0refclklost_out\;
  gt0_pll1outclk_out <= \^gt0_pll1outclk_out\;
  gt0_pll1outrefclk_out <= \^gt0_pll1outrefclk_out\;
  gtrefclk_bufg_out <= \^gtrefclk_bufg_out\;
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \^mmcm_locked_out\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15 downto 12) <= \^status_vector\(15 downto 12);
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9 downto 8) <= \^status_vector\(9 downto 8);
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.gig_ethernet_pcs_pma_clocking
     port map (
      gtrefclk_bufg => \^gtrefclk_bufg_out\,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      mmcm_locked => \^mmcm_locked_out\,
      mmcm_reset => mmcm_reset,
      rxoutclk => rxoutclk,
      rxuserclk2_out => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_gt_common_i: entity work.gig_ethernet_pcs_pma_gt_common
     port map (
      PLL0RESET_I => PLL0RESET_I,
      cpll_reset_i => cpll_reset_i,
      gt0_pll0lock_out => \^gt0_pll0lock_out\,
      gt0_pll0outclk_out => \^gt0_pll0outclk_out\,
      gt0_pll0outrefclk_out => \^gt0_pll0outrefclk_out\,
      gt0_pll0refclklost_out => \^gt0_pll0refclklost_out\,
      gt0_pll1outclk_out => \^gt0_pll1outclk_out\,
      gt0_pll1outrefclk_out => \^gt0_pll1outrefclk_out\,
      gtrefclk_bufg => \^gtrefclk_bufg_out\,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg
    );
core_gt_common_reset_i: entity work.gig_ethernet_pcs_pma_common_reset
     port map (
      PLL0RESET_I => PLL0RESET_I,
      cpll_reset_i => cpll_reset_i,
      gt0_pll0reset => gt0_pll0reset,
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \^pma_reset_out\
    );
core_resets_i: entity work.gig_ethernet_pcs_pma_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.gig_ethernet_pcs_pma_block
     port map (
      CLK => \^gtrefclk_bufg_out\,
      an_adv_config_val => an_adv_config_val,
      an_adv_config_vector(5) => an_adv_config_vector(15),
      an_adv_config_vector(4 downto 3) => an_adv_config_vector(13 downto 12),
      an_adv_config_vector(2 downto 1) => an_adv_config_vector(8 downto 7),
      an_adv_config_vector(0) => an_adv_config_vector(5),
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      data_in => \^mmcm_locked_out\,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_pll0lock_out => \^gt0_pll0lock_out\,
      gt0_pll0outclk_out => \^gt0_pll0outclk_out\,
      gt0_pll0outrefclk_out => \^gt0_pll0outrefclk_out\,
      gt0_pll0refclklost_out => \^gt0_pll0refclklost_out\,
      gt0_pll0reset => gt0_pll0reset,
      gt0_pll1outclk_out => \^gt0_pll1outclk_out\,
      gt0_pll1outrefclk_out => \^gt0_pll1outrefclk_out\,
      gtpe2_i => \^userclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      mdc => mdc,
      mdio_i => mdio_i,
      mdio_o => mdio_o,
      mdio_t => mdio_t,
      mmcm_reset => mmcm_reset,
      \out\(0) => \^pma_reset_out\,
      phyaddr(4 downto 0) => phyaddr(4 downto 0),
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      signal_detect => signal_detect,
      status_vector(12 downto 9) => \^status_vector\(15 downto 12),
      status_vector(8 downto 7) => \^status_vector\(9 downto 8),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gig_ethernet_pcs_pma is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_pll0outclk_out : out STD_LOGIC;
    gt0_pll0outrefclk_out : out STD_LOGIC;
    gt0_pll1outclk_out : out STD_LOGIC;
    gt0_pll1outrefclk_out : out STD_LOGIC;
    gt0_pll0lock_out : out STD_LOGIC;
    gt0_pll0refclklost_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of gig_ethernet_pcs_pma : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gig_ethernet_pcs_pma : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of gig_ethernet_pcs_pma : entity is 0;
end gig_ethernet_pcs_pma;

architecture STRUCTURE of gig_ethernet_pcs_pma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_13,Vivado 2023.1.1";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  status_vector(15 downto 12) <= \^status_vector\(15 downto 12);
  status_vector(11) <= \<const1>\;
  status_vector(10) <= \<const0>\;
  status_vector(9 downto 8) <= \^status_vector\(9 downto 8);
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.gig_ethernet_pcs_pma_support
     port map (
      an_adv_config_val => an_adv_config_val,
      an_adv_config_vector(15) => an_adv_config_vector(15),
      an_adv_config_vector(14) => '0',
      an_adv_config_vector(13 downto 12) => an_adv_config_vector(13 downto 12),
      an_adv_config_vector(11 downto 9) => B"000",
      an_adv_config_vector(8 downto 7) => an_adv_config_vector(8 downto 7),
      an_adv_config_vector(6) => '0',
      an_adv_config_vector(5) => an_adv_config_vector(5),
      an_adv_config_vector(4 downto 0) => B"00000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_pll0lock_out => gt0_pll0lock_out,
      gt0_pll0outclk_out => gt0_pll0outclk_out,
      gt0_pll0outrefclk_out => gt0_pll0outrefclk_out,
      gt0_pll0refclklost_out => gt0_pll0refclklost_out,
      gt0_pll1outclk_out => gt0_pll1outclk_out,
      gt0_pll1outrefclk_out => gt0_pll1outrefclk_out,
      gtrefclk_bufg_out => gtrefclk_bufg_out,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mdc => mdc,
      mdio_i => mdio_i,
      mdio_o => mdio_o,
      mdio_t => mdio_t,
      mmcm_locked_out => mmcm_locked_out,
      phyaddr(4 downto 0) => phyaddr(4 downto 0),
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 12) => \^status_vector\(15 downto 12),
      status_vector(11 downto 10) => NLW_inst_status_vector_UNCONNECTED(11 downto 10),
      status_vector(9 downto 8) => \^status_vector\(9 downto 8),
      status_vector(7) => NLW_inst_status_vector_UNCONNECTED(7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
